
Doc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dec  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08009fd0  08009fd0  00019fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4f4  0800a4f4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4f4  0800a4f4  0001a4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4fc  0800a4fc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4fc  0800a4fc  0001a4fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a500  0800a500  0001a500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a504  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000056c  200001e8  0800a6e8  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  0800a6e8  00020754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014601  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026ac  00000000  00000000  00034815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  00036ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010d8  00000000  00000000  00038070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002742c  00000000  00000000  00039148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013cf9  00000000  00000000  00060574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd7f8  00000000  00000000  0007426d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171a65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bbc  00000000  00000000  00171ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009fb4 	.word	0x08009fb4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	08009fb4 	.word	0x08009fb4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b974 	b.w	8000f38 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468e      	mov	lr, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14d      	bne.n	8000d12 <__udivmoddi4+0xaa>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4694      	mov	ip, r2
 8000c7a:	d969      	bls.n	8000d50 <__udivmoddi4+0xe8>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b152      	cbz	r2, 8000c98 <__udivmoddi4+0x30>
 8000c82:	fa01 f302 	lsl.w	r3, r1, r2
 8000c86:	f1c2 0120 	rsb	r1, r2, #32
 8000c8a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c8e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c92:	ea41 0e03 	orr.w	lr, r1, r3
 8000c96:	4094      	lsls	r4, r2
 8000c98:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c9c:	0c21      	lsrs	r1, r4, #16
 8000c9e:	fbbe f6f8 	udiv	r6, lr, r8
 8000ca2:	fa1f f78c 	uxth.w	r7, ip
 8000ca6:	fb08 e316 	mls	r3, r8, r6, lr
 8000caa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cae:	fb06 f107 	mul.w	r1, r6, r7
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x64>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cbe:	f080 811f 	bcs.w	8000f00 <__udivmoddi4+0x298>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 811c 	bls.w	8000f00 <__udivmoddi4+0x298>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	1a5b      	subs	r3, r3, r1
 8000cce:	b2a4      	uxth	r4, r4
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cdc:	fb00 f707 	mul.w	r7, r0, r7
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x92>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cec:	f080 810a 	bcs.w	8000f04 <__udivmoddi4+0x29c>
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	f240 8107 	bls.w	8000f04 <__udivmoddi4+0x29c>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfe:	1be4      	subs	r4, r4, r7
 8000d00:	2600      	movs	r6, #0
 8000d02:	b11d      	cbz	r5, 8000d0c <__udivmoddi4+0xa4>
 8000d04:	40d4      	lsrs	r4, r2
 8000d06:	2300      	movs	r3, #0
 8000d08:	e9c5 4300 	strd	r4, r3, [r5]
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0xc2>
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	f000 80ef 	beq.w	8000efa <__udivmoddi4+0x292>
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d22:	4630      	mov	r0, r6
 8000d24:	4631      	mov	r1, r6
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	fab3 f683 	clz	r6, r3
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d14a      	bne.n	8000dc8 <__udivmoddi4+0x160>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d302      	bcc.n	8000d3c <__udivmoddi4+0xd4>
 8000d36:	4282      	cmp	r2, r0
 8000d38:	f200 80f9 	bhi.w	8000f2e <__udivmoddi4+0x2c6>
 8000d3c:	1a84      	subs	r4, r0, r2
 8000d3e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d42:	2001      	movs	r0, #1
 8000d44:	469e      	mov	lr, r3
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	d0e0      	beq.n	8000d0c <__udivmoddi4+0xa4>
 8000d4a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d4e:	e7dd      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000d50:	b902      	cbnz	r2, 8000d54 <__udivmoddi4+0xec>
 8000d52:	deff      	udf	#255	; 0xff
 8000d54:	fab2 f282 	clz	r2, r2
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f040 8092 	bne.w	8000e82 <__udivmoddi4+0x21a>
 8000d5e:	eba1 010c 	sub.w	r1, r1, ip
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f fe8c 	uxth.w	lr, ip
 8000d6a:	2601      	movs	r6, #1
 8000d6c:	0c20      	lsrs	r0, r4, #16
 8000d6e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d72:	fb07 1113 	mls	r1, r7, r3, r1
 8000d76:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7a:	fb0e f003 	mul.w	r0, lr, r3
 8000d7e:	4288      	cmp	r0, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x12c>
 8000d82:	eb1c 0101 	adds.w	r1, ip, r1
 8000d86:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x12a>
 8000d8c:	4288      	cmp	r0, r1
 8000d8e:	f200 80cb 	bhi.w	8000f28 <__udivmoddi4+0x2c0>
 8000d92:	4643      	mov	r3, r8
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d9c:	fb07 1110 	mls	r1, r7, r0, r1
 8000da0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000da4:	fb0e fe00 	mul.w	lr, lr, r0
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x156>
 8000dac:	eb1c 0404 	adds.w	r4, ip, r4
 8000db0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000db4:	d202      	bcs.n	8000dbc <__udivmoddi4+0x154>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f200 80bb 	bhi.w	8000f32 <__udivmoddi4+0x2ca>
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	eba4 040e 	sub.w	r4, r4, lr
 8000dc2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dc6:	e79c      	b.n	8000d02 <__udivmoddi4+0x9a>
 8000dc8:	f1c6 0720 	rsb	r7, r6, #32
 8000dcc:	40b3      	lsls	r3, r6
 8000dce:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dd2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dd6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dda:	fa01 f306 	lsl.w	r3, r1, r6
 8000dde:	431c      	orrs	r4, r3
 8000de0:	40f9      	lsrs	r1, r7
 8000de2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000de6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dea:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dee:	0c20      	lsrs	r0, r4, #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fb09 1118 	mls	r1, r9, r8, r1
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	fb08 f00e 	mul.w	r0, r8, lr
 8000e00:	4288      	cmp	r0, r1
 8000e02:	fa02 f206 	lsl.w	r2, r2, r6
 8000e06:	d90b      	bls.n	8000e20 <__udivmoddi4+0x1b8>
 8000e08:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e10:	f080 8088 	bcs.w	8000f24 <__udivmoddi4+0x2bc>
 8000e14:	4288      	cmp	r0, r1
 8000e16:	f240 8085 	bls.w	8000f24 <__udivmoddi4+0x2bc>
 8000e1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	1a09      	subs	r1, r1, r0
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e28:	fb09 1110 	mls	r1, r9, r0, r1
 8000e2c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e34:	458e      	cmp	lr, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1e2>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e40:	d26c      	bcs.n	8000f1c <__udivmoddi4+0x2b4>
 8000e42:	458e      	cmp	lr, r1
 8000e44:	d96a      	bls.n	8000f1c <__udivmoddi4+0x2b4>
 8000e46:	3802      	subs	r0, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e4e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e52:	eba1 010e 	sub.w	r1, r1, lr
 8000e56:	42a1      	cmp	r1, r4
 8000e58:	46c8      	mov	r8, r9
 8000e5a:	46a6      	mov	lr, r4
 8000e5c:	d356      	bcc.n	8000f0c <__udivmoddi4+0x2a4>
 8000e5e:	d053      	beq.n	8000f08 <__udivmoddi4+0x2a0>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x212>
 8000e62:	ebb3 0208 	subs.w	r2, r3, r8
 8000e66:	eb61 010e 	sbc.w	r1, r1, lr
 8000e6a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e6e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e72:	40f1      	lsrs	r1, r6
 8000e74:	431f      	orrs	r7, r3
 8000e76:	e9c5 7100 	strd	r7, r1, [r5]
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	f1c2 0320 	rsb	r3, r2, #32
 8000e86:	40d8      	lsrs	r0, r3
 8000e88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e8c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e90:	4091      	lsls	r1, r2
 8000e92:	4301      	orrs	r1, r0
 8000e94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e98:	fa1f fe8c 	uxth.w	lr, ip
 8000e9c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ea0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ea4:	0c0b      	lsrs	r3, r1, #16
 8000ea6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eaa:	fb00 f60e 	mul.w	r6, r0, lr
 8000eae:	429e      	cmp	r6, r3
 8000eb0:	fa04 f402 	lsl.w	r4, r4, r2
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x260>
 8000eb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eba:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ebe:	d22f      	bcs.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec0:	429e      	cmp	r6, r3
 8000ec2:	d92d      	bls.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	1b9b      	subs	r3, r3, r6
 8000eca:	b289      	uxth	r1, r1
 8000ecc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ed0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ed4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed8:	fb06 f30e 	mul.w	r3, r6, lr
 8000edc:	428b      	cmp	r3, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x28a>
 8000ee0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ee8:	d216      	bcs.n	8000f18 <__udivmoddi4+0x2b0>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	d914      	bls.n	8000f18 <__udivmoddi4+0x2b0>
 8000eee:	3e02      	subs	r6, #2
 8000ef0:	4461      	add	r1, ip
 8000ef2:	1ac9      	subs	r1, r1, r3
 8000ef4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ef8:	e738      	b.n	8000d6c <__udivmoddi4+0x104>
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e705      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e3      	b.n	8000ccc <__udivmoddi4+0x64>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6f8      	b.n	8000cfa <__udivmoddi4+0x92>
 8000f08:	454b      	cmp	r3, r9
 8000f0a:	d2a9      	bcs.n	8000e60 <__udivmoddi4+0x1f8>
 8000f0c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f10:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7a3      	b.n	8000e60 <__udivmoddi4+0x1f8>
 8000f18:	4646      	mov	r6, r8
 8000f1a:	e7ea      	b.n	8000ef2 <__udivmoddi4+0x28a>
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	e794      	b.n	8000e4a <__udivmoddi4+0x1e2>
 8000f20:	4640      	mov	r0, r8
 8000f22:	e7d1      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f24:	46d0      	mov	r8, sl
 8000f26:	e77b      	b.n	8000e20 <__udivmoddi4+0x1b8>
 8000f28:	3b02      	subs	r3, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	e732      	b.n	8000d94 <__udivmoddi4+0x12c>
 8000f2e:	4630      	mov	r0, r6
 8000f30:	e709      	b.n	8000d46 <__udivmoddi4+0xde>
 8000f32:	4464      	add	r4, ip
 8000f34:	3802      	subs	r0, #2
 8000f36:	e742      	b.n	8000dbe <__udivmoddi4+0x156>

08000f38 <__aeabi_idiv0>:
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <toggleLD2>:
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
//Redirect printf to UART
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
//define a function to toggle the LD2 LED in a certain pattern
void toggleLD2(int delay) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2120      	movs	r1, #32
 8000f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4c:	f002 fb1a 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f002 f862 	bl	800301c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2120      	movs	r1, #32
 8000f5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f60:	f002 fb10 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f002 f858 	bl	800301c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2120      	movs	r1, #32
 8000f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f74:	f002 fb06 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(2*delay);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f002 f84d 	bl	800301c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2120      	movs	r1, #32
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f8a:	f002 fafb 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(2*delay);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	4618      	mov	r0, r3
 8000f94:	f002 f842 	bl	800301c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2120      	movs	r1, #32
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa0:	f002 faf0 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f002 f838 	bl	800301c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2120      	movs	r1, #32
 8000fb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb4:	f002 fae6 	bl	8003584 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f002 f82e 	bl	800301c <HAL_Delay>

  //printf("Working\r\n");
  
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <HAL_TIM_IC_CaptureCallback>:

//interrupt handler for the timer
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fcc:	b090      	sub	sp, #64	; 0x40
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if (htim->Instance == TIM5) {
 8000fd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	4bb6      	ldr	r3, [pc, #728]	; (80012b0 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f040 80fa 	bne.w	80011d2 <HAL_TIM_IC_CaptureCallback+0x20a>
      switch (htim->Channel) {
 8000fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fe0:	7f1b      	ldrb	r3, [r3, #28]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d07b      	beq.n	80010de <HAL_TIM_IC_CaptureCallback+0x116>
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	f040 80ef 	bne.w	80011ca <HAL_TIM_IC_CaptureCallback+0x202>
        case HAL_TIM_ACTIVE_CHANNEL_2://right sensor 
          if(timer_flag==0)
 8000fec:	4bb1      	ldr	r3, [pc, #708]	; (80012b4 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d113      	bne.n	800101c <HAL_TIM_IC_CaptureCallback+0x54>
          {
            timer_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000ff8:	f004 faf8 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2200      	movs	r2, #0
 8001000:	633b      	str	r3, [r7, #48]	; 0x30
 8001002:	637a      	str	r2, [r7, #52]	; 0x34
 8001004:	4bac      	ldr	r3, [pc, #688]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8001006:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800100a:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo right counter tr1= %d\r\n",timer_1);
            timer_flag=1;
 800100e:	4ba9      	ldr	r3, [pc, #676]	; (80012b4 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
            timer_fin=0;
 8001014:	4ba9      	ldr	r3, [pc, #676]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	e05b      	b.n	80010d4 <HAL_TIM_IC_CaptureCallback+0x10c>
          }
          else
          {
            timer_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800101c:	2104      	movs	r1, #4
 800101e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001020:	f004 fae4 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 8001024:	4603      	mov	r3, r0
 8001026:	2200      	movs	r2, #0
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
 800102a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800102c:	4ba4      	ldr	r3, [pc, #656]	; (80012c0 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800102e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8001032:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo right counter tr2= %d\r\n",timer_2);
            timer_flag=0;
 8001036:	4b9f      	ldr	r3, [pc, #636]	; (80012b4 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
            timer_fin=1;
 800103c:	4b9f      	ldr	r3, [pc, #636]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x2f4>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
            if(timer_1<timer_2)//if the timer is not overflowed
 8001042:	4b9d      	ldr	r3, [pc, #628]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8001044:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001048:	4b9d      	ldr	r3, [pc, #628]	; (80012c0 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	4290      	cmp	r0, r2
 8001050:	eb71 0303 	sbcs.w	r3, r1, r3
 8001054:	d219      	bcs.n	800108a <HAL_TIM_IC_CaptureCallback+0xc2>
            {
              cmr = (double)(timer_2 - timer_1) * 0.017;//340*100/1e6/2
 8001056:	4b9a      	ldr	r3, [pc, #616]	; (80012c0 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8001058:	e9d3 0100 	ldrd	r0, r1, [r3]
 800105c:	4b96      	ldr	r3, [pc, #600]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 800105e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001062:	1a84      	subs	r4, r0, r2
 8001064:	623c      	str	r4, [r7, #32]
 8001066:	eb61 0303 	sbc.w	r3, r1, r3
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
 800106c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001070:	f7ff fab4 	bl	80005dc <__aeabi_ul2d>
 8001074:	a38a      	add	r3, pc, #552	; (adr r3, 80012a0 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8001076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107a:	f7ff fae5 	bl	8000648 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4990      	ldr	r1, [pc, #576]	; (80012c4 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 8001084:	e9c1 2300 	strd	r2, r3, [r1]
 8001088:	e01d      	b.n	80010c6 <HAL_TIM_IC_CaptureCallback+0xfe>
            }
            else
            {
              cmr = (double)(timer_2 + 0xffffffff - timer_1) * 0.017;//340*100/1e6/2
 800108a:	4b8d      	ldr	r3, [pc, #564]	; (80012c0 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800108c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001090:	4b89      	ldr	r3, [pc, #548]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	ebb0 0802 	subs.w	r8, r0, r2
 800109a:	eb61 0903 	sbc.w	r9, r1, r3
 800109e:	f118 33ff 	adds.w	r3, r8, #4294967295
 80010a2:	61bb      	str	r3, [r7, #24]
 80010a4:	f149 0300 	adc.w	r3, r9, #0
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010ae:	f7ff fa95 	bl	80005dc <__aeabi_ul2d>
 80010b2:	a37b      	add	r3, pc, #492	; (adr r3, 80012a0 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80010b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b8:	f7ff fac6 	bl	8000648 <__aeabi_dmul>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4980      	ldr	r1, [pc, #512]	; (80012c4 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 80010c2:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timer_1=0;
 80010c6:	497c      	ldr	r1, [pc, #496]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	f04f 0300 	mov.w	r3, #0
 80010d0:	e9c1 2300 	strd	r2, r3, [r1]
            //printf("Distance right = %.3f cm. \r\n",  cmr);
          }
          //printf("Echo right: t1= %.3f us,  t2= %.3f us\r",timer_1*10, timer_2*10);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80010d4:	2104      	movs	r1, #4
 80010d6:	487c      	ldr	r0, [pc, #496]	; (80012c8 <HAL_TIM_IC_CaptureCallback+0x300>)
 80010d8:	f003 fcf2 	bl	8004ac0 <HAL_TIM_IC_Start_IT>
          break;
 80010dc:	e07a      	b.n	80011d4 <HAL_TIM_IC_CaptureCallback+0x20c>

        case HAL_TIM_ACTIVE_CHANNEL_1://left sensor
          if(timel_flag==0)
 80010de:	4b7b      	ldr	r3, [pc, #492]	; (80012cc <HAL_TIM_IC_CaptureCallback+0x304>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d113      	bne.n	800110e <HAL_TIM_IC_CaptureCallback+0x146>
          {
            timel_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80010e6:	2100      	movs	r1, #0
 80010e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010ea:	f004 fa7f 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2200      	movs	r2, #0
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	617a      	str	r2, [r7, #20]
 80010f6:	4b76      	ldr	r3, [pc, #472]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x308>)
 80010f8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80010fc:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo left counter tl1= %d\r\n",timel_1);
            timel_flag=1;
 8001100:	4b72      	ldr	r3, [pc, #456]	; (80012cc <HAL_TIM_IC_CaptureCallback+0x304>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
            timel_fin=0;
 8001106:	4b73      	ldr	r3, [pc, #460]	; (80012d4 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
 800110c:	e058      	b.n	80011c0 <HAL_TIM_IC_CaptureCallback+0x1f8>
          }
          else
          {
            timel_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800110e:	2100      	movs	r1, #0
 8001110:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001112:	f004 fa6b 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 8001116:	4603      	mov	r3, r0
 8001118:	2200      	movs	r2, #0
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	60fa      	str	r2, [r7, #12]
 800111e:	4b6e      	ldr	r3, [pc, #440]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0x310>)
 8001120:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001124:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo left counter tl2= %d\r\n",timel_2);
            timel_flag=0;
 8001128:	4b68      	ldr	r3, [pc, #416]	; (80012cc <HAL_TIM_IC_CaptureCallback+0x304>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
            timel_fin=1;
 800112e:	4b69      	ldr	r3, [pc, #420]	; (80012d4 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
            if(timel_1<timel_2)//if the timer is not overflowed
 8001134:	4b66      	ldr	r3, [pc, #408]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x308>)
 8001136:	e9d3 0100 	ldrd	r0, r1, [r3]
 800113a:	4b67      	ldr	r3, [pc, #412]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0x310>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	4290      	cmp	r0, r2
 8001142:	eb71 0303 	sbcs.w	r3, r1, r3
 8001146:	d219      	bcs.n	800117c <HAL_TIM_IC_CaptureCallback+0x1b4>
            {
              cml = (double)(timel_2 - timel_1) * 0.017;//340*100/1e6/2
 8001148:	4b63      	ldr	r3, [pc, #396]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0x310>)
 800114a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800114e:	4b60      	ldr	r3, [pc, #384]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x308>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	1a84      	subs	r4, r0, r2
 8001156:	603c      	str	r4, [r7, #0]
 8001158:	eb61 0303 	sbc.w	r3, r1, r3
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001162:	f7ff fa3b 	bl	80005dc <__aeabi_ul2d>
 8001166:	a34e      	add	r3, pc, #312	; (adr r3, 80012a0 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8001168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116c:	f7ff fa6c 	bl	8000648 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4959      	ldr	r1, [pc, #356]	; (80012dc <HAL_TIM_IC_CaptureCallback+0x314>)
 8001176:	e9c1 2300 	strd	r2, r3, [r1]
 800117a:	e01a      	b.n	80011b2 <HAL_TIM_IC_CaptureCallback+0x1ea>
            }
            else
            {
              cml = (double)(timel_2 + 0xffffffff - timel_1) * 0.017;//340*100/1e6/2
 800117c:	4b56      	ldr	r3, [pc, #344]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0x310>)
 800117e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001182:	4b53      	ldr	r3, [pc, #332]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x308>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	1a84      	subs	r4, r0, r2
 800118a:	eb61 0503 	sbc.w	r5, r1, r3
 800118e:	f114 3aff 	adds.w	sl, r4, #4294967295
 8001192:	f145 0b00 	adc.w	fp, r5, #0
 8001196:	4650      	mov	r0, sl
 8001198:	4659      	mov	r1, fp
 800119a:	f7ff fa1f 	bl	80005dc <__aeabi_ul2d>
 800119e:	a340      	add	r3, pc, #256	; (adr r3, 80012a0 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80011a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a4:	f7ff fa50 	bl	8000648 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	494b      	ldr	r1, [pc, #300]	; (80012dc <HAL_TIM_IC_CaptureCallback+0x314>)
 80011ae:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timel_1=0;
 80011b2:	4947      	ldr	r1, [pc, #284]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x308>)
 80011b4:	f04f 0200 	mov.w	r2, #0
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	e9c1 2300 	strd	r2, r3, [r1]
          }
          //printf("Echo left: t1= %.3f us,  t2= %.3f us\r",timel_1*10, timel_2*10);
          //printf("Distance left = %.3f cm. \r\n",  cml);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80011c0:	2100      	movs	r1, #0
 80011c2:	4841      	ldr	r0, [pc, #260]	; (80012c8 <HAL_TIM_IC_CaptureCallback+0x300>)
 80011c4:	f003 fc7c 	bl	8004ac0 <HAL_TIM_IC_Start_IT>
          break;
 80011c8:	e004      	b.n	80011d4 <HAL_TIM_IC_CaptureCallback+0x20c>
        default:
          printf("Error timer channel.\r\n");
 80011ca:	4845      	ldr	r0, [pc, #276]	; (80012e0 <HAL_TIM_IC_CaptureCallback+0x318>)
 80011cc:	f006 fe3e 	bl	8007e4c <puts>
          break;
 80011d0:	e000      	b.n	80011d4 <HAL_TIM_IC_CaptureCallback+0x20c>
      }
    }
 80011d2:	bf00      	nop
  if (htim->Instance == TIM4) {
 80011d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a42      	ldr	r2, [pc, #264]	; (80012e4 <HAL_TIM_IC_CaptureCallback+0x31c>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	f040 8090 	bne.w	8001300 <HAL_TIM_IC_CaptureCallback+0x338>
    switch (htim->Channel) {
 80011e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011e2:	7f1b      	ldrb	r3, [r3, #28]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d154      	bne.n	8001292 <HAL_TIM_IC_CaptureCallback+0x2ca>
        case HAL_TIM_ACTIVE_CHANNEL_1://right sensor 
          if(timef_flag==0)
 80011e8:	4b3f      	ldr	r3, [pc, #252]	; (80012e8 <HAL_TIM_IC_CaptureCallback+0x320>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <HAL_TIM_IC_CaptureCallback+0x244>
          {
            timef_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011f0:	2100      	movs	r1, #0
 80011f2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80011f4:	f004 f9fa 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4a3c      	ldr	r2, [pc, #240]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x324>)
 80011fc:	6013      	str	r3, [r2, #0]
            //printf("Echo front: tf1= %d us\r",timef_1*10);
            timef_flag=1;
 80011fe:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <HAL_TIM_IC_CaptureCallback+0x320>)
 8001200:	2201      	movs	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
            timef_fin=0;
 8001204:	4b3a      	ldr	r3, [pc, #232]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x328>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
 800120a:	e03d      	b.n	8001288 <HAL_TIM_IC_CaptureCallback+0x2c0>
          }
          else
          {
            timef_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001210:	f004 f9ec 	bl	80055ec <HAL_TIM_ReadCapturedValue>
 8001214:	4603      	mov	r3, r0
 8001216:	4a37      	ldr	r2, [pc, #220]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001218:	6013      	str	r3, [r2, #0]
            timef_flag=0;
 800121a:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <HAL_TIM_IC_CaptureCallback+0x320>)
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
            timef_fin=1;
 8001220:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x328>)
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
            if(timef_1<timef_2)//if the timer is not overflowed
 8001226:	4b31      	ldr	r3, [pc, #196]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x324>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	4b32      	ldr	r3, [pc, #200]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x32c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	d212      	bcs.n	8001258 <HAL_TIM_IC_CaptureCallback+0x290>
            {
              cmf = (double)(timef_2 - timef_1) * 3.4;//340*100/5e3/2
 8001232:	4b30      	ldr	r3, [pc, #192]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x324>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f989 	bl	8000554 <__aeabi_ui2d>
 8001242:	a319      	add	r3, pc, #100	; (adr r3, 80012a8 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8001244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001248:	f7ff f9fe 	bl	8000648 <__aeabi_dmul>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4929      	ldr	r1, [pc, #164]	; (80012f8 <HAL_TIM_IC_CaptureCallback+0x330>)
 8001252:	e9c1 2300 	strd	r2, r3, [r1]
 8001256:	e014      	b.n	8001282 <HAL_TIM_IC_CaptureCallback+0x2ba>
            }
            else
            {
              cmf = (double)(timef_2 + 0xffff - timef_1) * 3.4;//340*100/5e3/2
 8001258:	4b26      	ldr	r3, [pc, #152]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x32c>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b23      	ldr	r3, [pc, #140]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x324>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001266:	33ff      	adds	r3, #255	; 0xff
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f973 	bl	8000554 <__aeabi_ui2d>
 800126e:	a30e      	add	r3, pc, #56	; (adr r3, 80012a8 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8001270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001274:	f7ff f9e8 	bl	8000648 <__aeabi_dmul>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	491e      	ldr	r1, [pc, #120]	; (80012f8 <HAL_TIM_IC_CaptureCallback+0x330>)
 800127e:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timef_1=0;
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x324>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
          }
          //printf("Echo front: t= %.3f us\r\n",timel_1*10, timer_2*10);
          //printf("Distance front = %.3f cm. \r\n",  cmf);
          HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001288:	2100      	movs	r1, #0
 800128a:	481c      	ldr	r0, [pc, #112]	; (80012fc <HAL_TIM_IC_CaptureCallback+0x334>)
 800128c:	f003 fc18 	bl	8004ac0 <HAL_TIM_IC_Start_IT>
          break;
 8001290:	e037      	b.n	8001302 <HAL_TIM_IC_CaptureCallback+0x33a>
        default:
          printf("Error timer channel.\r\n");
 8001292:	4813      	ldr	r0, [pc, #76]	; (80012e0 <HAL_TIM_IC_CaptureCallback+0x318>)
 8001294:	f006 fdda 	bl	8007e4c <puts>
          break;
 8001298:	e033      	b.n	8001302 <HAL_TIM_IC_CaptureCallback+0x33a>
 800129a:	bf00      	nop
 800129c:	f3af 8000 	nop.w
 80012a0:	b020c49c 	.word	0xb020c49c
 80012a4:	3f916872 	.word	0x3f916872
 80012a8:	33333333 	.word	0x33333333
 80012ac:	400b3333 	.word	0x400b3333
 80012b0:	40000c00 	.word	0x40000c00
 80012b4:	200005d8 	.word	0x200005d8
 80012b8:	200005e0 	.word	0x200005e0
 80012bc:	200005d9 	.word	0x200005d9
 80012c0:	200005e8 	.word	0x200005e8
 80012c4:	200005f0 	.word	0x200005f0
 80012c8:	2000056c 	.word	0x2000056c
 80012cc:	200005b8 	.word	0x200005b8
 80012d0:	200005c0 	.word	0x200005c0
 80012d4:	200005b9 	.word	0x200005b9
 80012d8:	200005c8 	.word	0x200005c8
 80012dc:	200005d0 	.word	0x200005d0
 80012e0:	08009fd0 	.word	0x08009fd0
 80012e4:	40000800 	.word	0x40000800
 80012e8:	200005f8 	.word	0x200005f8
 80012ec:	200005fc 	.word	0x200005fc
 80012f0:	200005f9 	.word	0x200005f9
 80012f4:	20000600 	.word	0x20000600
 80012f8:	20000608 	.word	0x20000608
 80012fc:	20000520 	.word	0x20000520
    }
  } 
 8001300:	bf00      	nop
}
 8001302:	bf00      	nop
 8001304:	3740      	adds	r7, #64	; 0x40
 8001306:	46bd      	mov	sp, r7
 8001308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800130c <drive>:

void drive ()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
  //Transfer int to char for output
    char outputstr [11];
    outputstr [0] = 0x90;
 8001312:	2390      	movs	r3, #144	; 0x90
 8001314:	713b      	strb	r3, [r7, #4]
    outputstr [1] = xflag;
 8001316:	4b31      	ldr	r3, [pc, #196]	; (80013dc <drive+0xd0>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	717b      	strb	r3, [r7, #5]
    outputstr [2] = xspeed / 10;
 800131c:	4b30      	ldr	r3, [pc, #192]	; (80013e0 <drive+0xd4>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4a30      	ldr	r2, [pc, #192]	; (80013e4 <drive+0xd8>)
 8001322:	fba2 2303 	umull	r2, r3, r2, r3
 8001326:	08db      	lsrs	r3, r3, #3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	71bb      	strb	r3, [r7, #6]
    outputstr [3] = xspeed % 10;
 800132c:	4b2c      	ldr	r3, [pc, #176]	; (80013e0 <drive+0xd4>)
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	4b2c      	ldr	r3, [pc, #176]	; (80013e4 <drive+0xd8>)
 8001332:	fba3 1302 	umull	r1, r3, r3, r2
 8001336:	08d9      	lsrs	r1, r3, #3
 8001338:	460b      	mov	r3, r1
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	440b      	add	r3, r1
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	b2db      	uxtb	r3, r3
 8001344:	71fb      	strb	r3, [r7, #7]
    outputstr [4] = yflag;
 8001346:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <drive+0xdc>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	723b      	strb	r3, [r7, #8]
    outputstr [5] = yspeed / 10;
 800134c:	4b27      	ldr	r3, [pc, #156]	; (80013ec <drive+0xe0>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4a24      	ldr	r2, [pc, #144]	; (80013e4 <drive+0xd8>)
 8001352:	fba2 2303 	umull	r2, r3, r2, r3
 8001356:	08db      	lsrs	r3, r3, #3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	727b      	strb	r3, [r7, #9]
    outputstr [6] = yspeed % 10;
 800135c:	4b23      	ldr	r3, [pc, #140]	; (80013ec <drive+0xe0>)
 800135e:	781a      	ldrb	r2, [r3, #0]
 8001360:	4b20      	ldr	r3, [pc, #128]	; (80013e4 <drive+0xd8>)
 8001362:	fba3 1302 	umull	r1, r3, r3, r2
 8001366:	08d9      	lsrs	r1, r3, #3
 8001368:	460b      	mov	r3, r1
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	440b      	add	r3, r1
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	72bb      	strb	r3, [r7, #10]
    outputstr [7] = wflag;
 8001376:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <drive+0xe4>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	72fb      	strb	r3, [r7, #11]
    outputstr [8] = wspeed / 100;
 800137c:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <drive+0xe8>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <drive+0xec>)
 8001382:	fba2 2303 	umull	r2, r3, r2, r3
 8001386:	095b      	lsrs	r3, r3, #5
 8001388:	b2db      	uxtb	r3, r3
 800138a:	733b      	strb	r3, [r7, #12]
    outputstr [9] = wspeed % 100 / 10;
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <drive+0xe8>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <drive+0xec>)
 8001392:	fba2 1203 	umull	r1, r2, r2, r3
 8001396:	0952      	lsrs	r2, r2, #5
 8001398:	2164      	movs	r1, #100	; 0x64
 800139a:	fb01 f202 	mul.w	r2, r1, r2
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <drive+0xd8>)
 80013a4:	fba2 2303 	umull	r2, r3, r2, r3
 80013a8:	08db      	lsrs	r3, r3, #3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	737b      	strb	r3, [r7, #13]
    outputstr [10] = wspeed % 10;
 80013ae:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <drive+0xe8>)
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <drive+0xd8>)
 80013b4:	fba3 1302 	umull	r1, r3, r3, r2
 80013b8:	08d9      	lsrs	r1, r3, #3
 80013ba:	460b      	mov	r3, r1
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	73bb      	strb	r3, [r7, #14]
    //Transmit the instruction to the motor driver
    HAL_UART_Transmit(&huart4, (uint8_t*)outputstr, 11, 100);
 80013c8:	1d39      	adds	r1, r7, #4
 80013ca:	2364      	movs	r3, #100	; 0x64
 80013cc:	220b      	movs	r2, #11
 80013ce:	480b      	ldr	r0, [pc, #44]	; (80013fc <drive+0xf0>)
 80013d0:	f005 f914 	bl	80065fc <HAL_UART_Transmit>
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000719 	.word	0x20000719
 80013e0:	20000718 	.word	0x20000718
 80013e4:	cccccccd 	.word	0xcccccccd
 80013e8:	2000071b 	.word	0x2000071b
 80013ec:	2000071a 	.word	0x2000071a
 80013f0:	2000071d 	.word	0x2000071d
 80013f4:	2000071c 	.word	0x2000071c
 80013f8:	51eb851f 	.word	0x51eb851f
 80013fc:	20000294 	.word	0x20000294

08001400 <Left>:
  yspeed=speed;
  yflag=2;
}

void Left(uint8_t speed)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  yspeed=speed;
 800140a:	4a06      	ldr	r2, [pc, #24]	; (8001424 <Left+0x24>)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	7013      	strb	r3, [r2, #0]
  yflag=1;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <Left+0x28>)
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	2000071a 	.word	0x2000071a
 8001428:	2000071b 	.word	0x2000071b

0800142c <Forward>:

void Forward(uint8_t speed)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
  xspeed=speed;
 8001436:	4a06      	ldr	r2, [pc, #24]	; (8001450 <Forward+0x24>)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	7013      	strb	r3, [r2, #0]
  xflag=2;
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <Forward+0x28>)
 800143e:	2202      	movs	r2, #2
 8001440:	701a      	strb	r2, [r3, #0]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	20000718 	.word	0x20000718
 8001454:	20000719 	.word	0x20000719

08001458 <Turn_Left>:
  xspeed=speed;
  xflag=1;
}

void Turn_Left(uint8_t speed)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
  wspeed=speed;
 8001462:	4a06      	ldr	r2, [pc, #24]	; (800147c <Turn_Left+0x24>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	7013      	strb	r3, [r2, #0]
  wflag=2;
 8001468:	4b05      	ldr	r3, [pc, #20]	; (8001480 <Turn_Left+0x28>)
 800146a:	2202      	movs	r2, #2
 800146c:	701a      	strb	r2, [r3, #0]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2000071c 	.word	0x2000071c
 8001480:	2000071d 	.word	0x2000071d

08001484 <Turn_Right>:

void Turn_Right(uint8_t speed)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
  wspeed=speed;
 800148e:	4a06      	ldr	r2, [pc, #24]	; (80014a8 <Turn_Right+0x24>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	7013      	strb	r3, [r2, #0]
  wflag=1;
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <Turn_Right+0x28>)
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	2000071c 	.word	0x2000071c
 80014ac:	2000071d 	.word	0x2000071d

080014b0 <ATKPrcess>:
int atkAngleRound(int a)
{
  return ((a + 360)%360);
}
void ATKPrcess()// update ATK value
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b0a2      	sub	sp, #136	; 0x88
 80014b4:	af00      	add	r7, sp, #0
  int r = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  char ATKbuf[100];

  UART_ENABLE_RE(huart1);
 80014bc:	4b76      	ldr	r3, [pc, #472]	; (8001698 <ATKPrcess+0x1e8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4b75      	ldr	r3, [pc, #468]	; (8001698 <ATKPrcess+0x1e8>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f042 0204 	orr.w	r2, r2, #4
 80014ca:	601a      	str	r2, [r3, #0]
  if (HAL_UART_Receive(&huart1, (uint8_t*)ATKbuf, 30, HAL_MAX_DELAY) == HAL_ERROR) // Read frames from ATK
 80014cc:	f107 0110 	add.w	r1, r7, #16
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	221e      	movs	r2, #30
 80014d6:	4870      	ldr	r0, [pc, #448]	; (8001698 <ATKPrcess+0x1e8>)
 80014d8:	f005 f926 	bl	8006728 <HAL_UART_Receive>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d108      	bne.n	80014f4 <ATKPrcess+0x44>
  {
    UART_DISABLE_RE(huart1); //error
 80014e2:	4b6d      	ldr	r3, [pc, #436]	; (8001698 <ATKPrcess+0x1e8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b6b      	ldr	r3, [pc, #428]	; (8001698 <ATKPrcess+0x1e8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f022 0204 	bic.w	r2, r2, #4
 80014f0:	601a      	str	r2, [r3, #0]
    return;
 80014f2:	e0ce      	b.n	8001692 <ATKPrcess+0x1e2>
  } 
  UART_DISABLE_RE(huart1);
 80014f4:	4b68      	ldr	r3, [pc, #416]	; (8001698 <ATKPrcess+0x1e8>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b67      	ldr	r3, [pc, #412]	; (8001698 <ATKPrcess+0x1e8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f022 0204 	bic.w	r2, r2, #4
 8001502:	601a      	str	r2, [r3, #0]
  // char pp[] = "\x90\x90\x90\x90";
  // SendPC(pp, 4);
  // SendPC(ATKbuf, 30);

  char ATKframes[10];
  for(r = 3; r<30; r++){ // Find the Report message
 8001504:	2303      	movs	r3, #3
 8001506:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800150a:	e061      	b.n	80015d0 <ATKPrcess+0x120>
    if((ATKbuf[r-3] == 0x55 && ATKbuf[r-2] == 0x55) && ATKbuf[r-1] == 0x01)
 800150c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001510:	3b03      	subs	r3, #3
 8001512:	3388      	adds	r3, #136	; 0x88
 8001514:	443b      	add	r3, r7
 8001516:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 800151a:	2b55      	cmp	r3, #85	; 0x55
 800151c:	d153      	bne.n	80015c6 <ATKPrcess+0x116>
 800151e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001522:	3b02      	subs	r3, #2
 8001524:	3388      	adds	r3, #136	; 0x88
 8001526:	443b      	add	r3, r7
 8001528:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 800152c:	2b55      	cmp	r3, #85	; 0x55
 800152e:	d14a      	bne.n	80015c6 <ATKPrcess+0x116>
 8001530:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001534:	3b01      	subs	r3, #1
 8001536:	3388      	adds	r3, #136	; 0x88
 8001538:	443b      	add	r3, r7
 800153a:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d141      	bne.n	80015c6 <ATKPrcess+0x116>
    {
      int i = 0, N = ATKbuf[r];
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001548:	f107 0210 	add.w	r2, r7, #16
 800154c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001550:	4413      	add	r3, r2
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	67bb      	str	r3, [r7, #120]	; 0x78
      char * tmp = &ATKbuf[r+1];
 8001556:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800155a:	3301      	adds	r3, #1
 800155c:	f107 0210 	add.w	r2, r7, #16
 8001560:	4413      	add	r3, r2
 8001562:	677b      	str	r3, [r7, #116]	; 0x74
      
      // char pp[] = "\x90\x90\x90\x90";
      // SendPC(pp, 4);
      // SendPC(tmp, 8);

      uint8_t sum = 0x55 + 0x55 + 0x01 + N;  //checksum
 8001564:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001566:	b2db      	uxtb	r3, r3
 8001568:	3b55      	subs	r3, #85	; 0x55
 800156a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      for(i = 0; i < N; i++)
 800156e:	2300      	movs	r3, #0
 8001570:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001574:	e019      	b.n	80015aa <ATKPrcess+0xfa>
      {
        ATKframes[i] = tmp[i];
 8001576:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800157a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800157c:	4413      	add	r3, r2
 800157e:	7819      	ldrb	r1, [r3, #0]
 8001580:	1d3a      	adds	r2, r7, #4
 8001582:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001586:	4413      	add	r3, r2
 8001588:	460a      	mov	r2, r1
 800158a:	701a      	strb	r2, [r3, #0]
        sum += tmp[i];
 800158c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001590:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001592:	4413      	add	r3, r2
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800159a:	4413      	add	r3, r2
 800159c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      for(i = 0; i < N; i++)
 80015a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015a4:	3301      	adds	r3, #1
 80015a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80015aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80015ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015b0:	429a      	cmp	r2, r3
 80015b2:	dbe0      	blt.n	8001576 <ATKPrcess+0xc6>
      }

      if(sum == tmp[i]) 
 80015b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015b8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d009      	beq.n	80015da <ATKPrcess+0x12a>
  for(r = 3; r<30; r++){ // Find the Report message
 80015c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015ca:	3301      	adds	r3, #1
 80015cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80015d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015d4:	2b1d      	cmp	r3, #29
 80015d6:	dd99      	ble.n	800150c <ATKPrcess+0x5c>
 80015d8:	e000      	b.n	80015dc <ATKPrcess+0x12c>
      {
        break; // if checksum pass 
 80015da:	bf00      	nop
      }

    }
  }

  if(r == 30) // Do not find the correct reply
 80015dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015e0:	2b1e      	cmp	r3, #30
 80015e2:	d055      	beq.n	8001690 <ATKPrcess+0x1e0>
  {
    return;
  }

  roll = (float)((int16_t)(ATKframes[1] << 8) | ATKframes[0]) / 32768 * 180;
 80015e4:	797b      	ldrb	r3, [r7, #5]
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	461a      	mov	r2, r3
 80015ec:	793b      	ldrb	r3, [r7, #4]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f8:	eddf 6a28 	vldr	s13, [pc, #160]	; 800169c <ATKPrcess+0x1ec>
 80015fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001600:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80016a0 <ATKPrcess+0x1f0>
 8001604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001608:	4b26      	ldr	r3, [pc, #152]	; (80016a4 <ATKPrcess+0x1f4>)
 800160a:	edc3 7a00 	vstr	s15, [r3]
  pitch = (float)((int16_t)(ATKframes[3] << 8) | ATKframes[2]) / 32768 * 180;
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b21b      	sxth	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	79bb      	ldrb	r3, [r7, #6]
 8001618:	4313      	orrs	r3, r2
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001622:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800169c <ATKPrcess+0x1ec>
 8001626:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800162a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80016a0 <ATKPrcess+0x1f0>
 800162e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <ATKPrcess+0x1f8>)
 8001634:	edc3 7a00 	vstr	s15, [r3]
  roll = (float)((int16_t)(ATKframes[5] << 8) | ATKframes[4]) / 32768 * 180;
 8001638:	7a7b      	ldrb	r3, [r7, #9]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21b      	sxth	r3, r3
 800163e:	461a      	mov	r2, r3
 8001640:	7a3b      	ldrb	r3, [r7, #8]
 8001642:	4313      	orrs	r3, r2
 8001644:	ee07 3a90 	vmov	s15, r3
 8001648:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800164c:	eddf 6a13 	vldr	s13, [pc, #76]	; 800169c <ATKPrcess+0x1ec>
 8001650:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001654:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80016a0 <ATKPrcess+0x1f0>
 8001658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <ATKPrcess+0x1f4>)
 800165e:	edc3 7a00 	vstr	s15, [r3]
  selfAngelint = ((int)roll + 180) % 360;
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <ATKPrcess+0x1f4>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800166c:	ee17 3a90 	vmov	r3, s15
 8001670:	33b4      	adds	r3, #180	; 0xb4
 8001672:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <ATKPrcess+0x1fc>)
 8001674:	fb82 1203 	smull	r1, r2, r2, r3
 8001678:	441a      	add	r2, r3
 800167a:	1211      	asrs	r1, r2, #8
 800167c:	17da      	asrs	r2, r3, #31
 800167e:	1a8a      	subs	r2, r1, r2
 8001680:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001684:	fb01 f202 	mul.w	r2, r1, r2
 8001688:	1a9a      	subs	r2, r3, r2
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <ATKPrcess+0x200>)
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	e000      	b.n	8001692 <ATKPrcess+0x1e2>
    return;
 8001690:	bf00      	nop
  // qwq[0] = (int)(selfAngelint/100) + '0'; 
  // qwq[1] = (int)(selfAngelint/10)%10 + '0'; 
  // qwq[2] = selfAngelint%10 + '0'; 
  // qwq[3] = '\n';
  // HAL_UART_Transmit(&huart5, qwq, 4, HAL_MAX_DELAY);
}
 8001692:	3788      	adds	r7, #136	; 0x88
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	200003b4 	.word	0x200003b4
 800169c:	47000000 	.word	0x47000000
 80016a0:	43340000 	.word	0x43340000
 80016a4:	20000728 	.word	0x20000728
 80016a8:	2000072c 	.word	0x2000072c
 80016ac:	b60b60b7 	.word	0xb60b60b7
 80016b0:	20000730 	.word	0x20000730

080016b4 <Set_angle>:

void Set_angle(TIM_HandleTypeDef * htim,uint32_t Channel,uint8_t angle,uint32_t countPeriod,uint32_t CycleTime) 
{
 80016b4:	b5b0      	push	{r4, r5, r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71fb      	strb	r3, [r7, #7]
	uint16_t compare_value=0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	82fb      	strh	r3, [r7, #22]
  if(angle<=180)
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	2bb4      	cmp	r3, #180	; 0xb4
 80016cc:	d861      	bhi.n	8001792 <Set_angle+0xde>
  {
    compare_value=0.5*countPeriod/CycleTime+angle*countPeriod/CycleTime/90; //compute the compare_value
 80016ce:	6838      	ldr	r0, [r7, #0]
 80016d0:	f7fe ff40 	bl	8000554 <__aeabi_ui2d>
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	4b30      	ldr	r3, [pc, #192]	; (800179c <Set_angle+0xe8>)
 80016da:	f7fe ffb5 	bl	8000648 <__aeabi_dmul>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4614      	mov	r4, r2
 80016e4:	461d      	mov	r5, r3
 80016e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80016e8:	f7fe ff34 	bl	8000554 <__aeabi_ui2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4620      	mov	r0, r4
 80016f2:	4629      	mov	r1, r5
 80016f4:	f7ff f8d2 	bl	800089c <__aeabi_ddiv>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4614      	mov	r4, r2
 80016fe:	461d      	mov	r5, r3
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	fb03 f202 	mul.w	r2, r3, r2
 8001708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800170a:	fbb2 f3f3 	udiv	r3, r2, r3
 800170e:	085b      	lsrs	r3, r3, #1
 8001710:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <Set_angle+0xec>)
 8001712:	fba2 2303 	umull	r2, r3, r2, r3
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe ff1b 	bl	8000554 <__aeabi_ui2d>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4620      	mov	r0, r4
 8001724:	4629      	mov	r1, r5
 8001726:	f7fe fdd9 	bl	80002dc <__adddf3>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4610      	mov	r0, r2
 8001730:	4619      	mov	r1, r3
 8001732:	f7ff fa61 	bl	8000bf8 <__aeabi_d2uiz>
 8001736:	4603      	mov	r3, r0
 8001738:	82fb      	strh	r3, [r7, #22]
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d104      	bne.n	800174a <Set_angle+0x96>
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	8afa      	ldrh	r2, [r7, #22]
 8001746:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8001748:	e023      	b.n	8001792 <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	2b04      	cmp	r3, #4
 800174e:	d104      	bne.n	800175a <Set_angle+0xa6>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	8afb      	ldrh	r3, [r7, #22]
 8001756:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001758:	e01b      	b.n	8001792 <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b08      	cmp	r3, #8
 800175e:	d104      	bne.n	800176a <Set_angle+0xb6>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	8afb      	ldrh	r3, [r7, #22]
 8001766:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001768:	e013      	b.n	8001792 <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	2b0c      	cmp	r3, #12
 800176e:	d104      	bne.n	800177a <Set_angle+0xc6>
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	8afb      	ldrh	r3, [r7, #22]
 8001776:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001778:	e00b      	b.n	8001792 <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	2b10      	cmp	r3, #16
 800177e:	d104      	bne.n	800178a <Set_angle+0xd6>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	8afb      	ldrh	r3, [r7, #22]
 8001786:	6493      	str	r3, [r2, #72]	; 0x48
}
 8001788:	e003      	b.n	8001792 <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	8afb      	ldrh	r3, [r7, #22]
 8001790:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bdb0      	pop	{r4, r5, r7, pc}
 800179a:	bf00      	nop
 800179c:	3fe00000 	.word	0x3fe00000
 80017a0:	b60b60b7 	.word	0xb60b60b7

080017a4 <GetOpemMv>:

int GetOpemMv() // Return Turn Angle
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0

  uint8_t r = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	75fb      	strb	r3, [r7, #23]
  char Mvbuf[10];
  char* frame;
  uint8_t TurnAngle = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	75bb      	strb	r3, [r7, #22]

  UART_ENABLE_RE(huart3);
 80017b2:	4b37      	ldr	r3, [pc, #220]	; (8001890 <GetOpemMv+0xec>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b35      	ldr	r3, [pc, #212]	; (8001890 <GetOpemMv+0xec>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f042 0204 	orr.w	r2, r2, #4
 80017c0:	601a      	str	r2, [r3, #0]
  if (HAL_UART_Receive(&huart3, (uint8_t*)Mvbuf, 10, HAL_MAX_DELAY) == HAL_ERROR) // Read frames from ATK
 80017c2:	1d39      	adds	r1, r7, #4
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	220a      	movs	r2, #10
 80017ca:	4831      	ldr	r0, [pc, #196]	; (8001890 <GetOpemMv+0xec>)
 80017cc:	f004 ffac 	bl	8006728 <HAL_UART_Receive>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d109      	bne.n	80017ea <GetOpemMv+0x46>
  {
    UART_DISABLE_RE(huart3); //error
 80017d6:	4b2e      	ldr	r3, [pc, #184]	; (8001890 <GetOpemMv+0xec>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b2c      	ldr	r3, [pc, #176]	; (8001890 <GetOpemMv+0xec>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 0204 	bic.w	r2, r2, #4
 80017e4:	601a      	str	r2, [r3, #0]
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e04d      	b.n	8001886 <GetOpemMv+0xe2>
  } 
  UART_DISABLE_RE(huart3);
 80017ea:	4b29      	ldr	r3, [pc, #164]	; (8001890 <GetOpemMv+0xec>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4b27      	ldr	r3, [pc, #156]	; (8001890 <GetOpemMv+0xec>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 0204 	bic.w	r2, r2, #4
 80017f8:	601a      	str	r2, [r3, #0]

  for(r=0; r<5;r++)
 80017fa:	2300      	movs	r3, #0
 80017fc:	75fb      	strb	r3, [r7, #23]
 80017fe:	e035      	b.n	800186c <GetOpemMv+0xc8>
  {
    if(Mvbuf[r] == 'a')
 8001800:	7dfb      	ldrb	r3, [r7, #23]
 8001802:	3318      	adds	r3, #24
 8001804:	443b      	add	r3, r7
 8001806:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800180a:	2b61      	cmp	r3, #97	; 0x61
 800180c:	d12b      	bne.n	8001866 <GetOpemMv+0xc2>
    {
      frame = Mvbuf + r;
 800180e:	7dfb      	ldrb	r3, [r7, #23]
 8001810:	1d3a      	adds	r2, r7, #4
 8001812:	4413      	add	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
      if (frame[1] == '1')
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	3301      	adds	r3, #1
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b31      	cmp	r3, #49	; 0x31
 800181e:	d122      	bne.n	8001866 <GetOpemMv+0xc2>
      {
        TurnAngle = (frame[2] - '0') * 100 + (frame[3] - '0') * 10 + (frame[4] - '0');
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	3302      	adds	r3, #2
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	3b30      	subs	r3, #48	; 0x30
 8001828:	b2db      	uxtb	r3, r3
 800182a:	461a      	mov	r2, r3
 800182c:	0092      	lsls	r2, r2, #2
 800182e:	4413      	add	r3, r2
 8001830:	461a      	mov	r2, r3
 8001832:	0091      	lsls	r1, r2, #2
 8001834:	461a      	mov	r2, r3
 8001836:	460b      	mov	r3, r1
 8001838:	4413      	add	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	b2da      	uxtb	r2, r3
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	3303      	adds	r3, #3
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	3b30      	subs	r3, #48	; 0x30
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4619      	mov	r1, r3
 800184a:	0089      	lsls	r1, r1, #2
 800184c:	440b      	add	r3, r1
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4413      	add	r3, r2
 8001854:	b2da      	uxtb	r2, r3
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	3304      	adds	r3, #4
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4413      	add	r3, r2
 800185e:	b2db      	uxtb	r3, r3
 8001860:	3b30      	subs	r3, #48	; 0x30
 8001862:	75bb      	strb	r3, [r7, #22]
        break;
 8001864:	e005      	b.n	8001872 <GetOpemMv+0xce>
  for(r=0; r<5;r++)
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	3301      	adds	r3, #1
 800186a:	75fb      	strb	r3, [r7, #23]
 800186c:	7dfb      	ldrb	r3, [r7, #23]
 800186e:	2b04      	cmp	r3, #4
 8001870:	d9c6      	bls.n	8001800 <GetOpemMv+0x5c>
      }
    }
  }
  if(Mvbuf[r] == 'a')
 8001872:	7dfb      	ldrb	r3, [r7, #23]
 8001874:	3318      	adds	r3, #24
 8001876:	443b      	add	r3, r7
 8001878:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800187c:	2b61      	cmp	r3, #97	; 0x61
 800187e:	d101      	bne.n	8001884 <GetOpemMv+0xe0>
    return TurnAngle;
 8001880:	7dbb      	ldrb	r3, [r7, #22]
 8001882:	e000      	b.n	8001886 <GetOpemMv+0xe2>
  return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
}
 8001886:	4618      	mov	r0, r3
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000444 	.word	0x20000444
 8001894:	00000000 	.word	0x00000000

08001898 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800189e:	f001 fb4c 	bl	8002f3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a2:	f000 f927 	bl	8001af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a6:	f000 fcb1 	bl	800220c <MX_GPIO_Init>
  MX_TIM5_Init();
 80018aa:	f000 fc33 	bl	8002114 <MX_TIM5_Init>
  MX_TIM1_Init();
 80018ae:	f000 fae7 	bl	8001e80 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80018b2:	f000 f96b 	bl	8001b8c <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 80018b6:	f000 f9b3 	bl	8001c20 <MX_UART4_Init>
  MX_TIM4_Init();
 80018ba:	f000 fbb9 	bl	8002030 <MX_TIM4_Init>
  MX_UART5_Init();
 80018be:	f000 f9fb 	bl	8001cb8 <MX_UART5_Init>
  MX_USART1_UART_Init();
 80018c2:	f000 fa45 	bl	8001d50 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80018c6:	f000 fa8f 	bl	8001de8 <MX_USART3_UART_Init>

  UART_DISABLE_RE(huart1);// DISABLE ATK uart first (otherwise MCU canot rev message from ATK, small feature here)
 80018ca:	4b77      	ldr	r3, [pc, #476]	; (8001aa8 <main+0x210>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b75      	ldr	r3, [pc, #468]	; (8001aa8 <main+0x210>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0204 	bic.w	r2, r2, #4
 80018d8:	601a      	str	r2, [r3, #0]
  UART_DISABLE_RE(huart3);
 80018da:	4b74      	ldr	r3, [pc, #464]	; (8001aac <main+0x214>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b72      	ldr	r3, [pc, #456]	; (8001aac <main+0x214>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0204 	bic.w	r2, r2, #4
 80018e8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN 2 */
  //Load parameters to PID
  PID(&myPIDultra, &Inputultra, &Outputultra, &Setpointultra,  20, 40, 1, _PID_P_ON_E, _PID_CD_DIRECT);
 80018ea:	2300      	movs	r3, #0
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	2301      	movs	r3, #1
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	ed9f 2b5b 	vldr	d2, [pc, #364]	; 8001a60 <main+0x1c8>
 80018f6:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 8001a68 <main+0x1d0>
 80018fa:	ed9f 0b5d 	vldr	d0, [pc, #372]	; 8001a70 <main+0x1d8>
 80018fe:	4b6c      	ldr	r3, [pc, #432]	; (8001ab0 <main+0x218>)
 8001900:	4a6c      	ldr	r2, [pc, #432]	; (8001ab4 <main+0x21c>)
 8001902:	496d      	ldr	r1, [pc, #436]	; (8001ab8 <main+0x220>)
 8001904:	486d      	ldr	r0, [pc, #436]	; (8001abc <main+0x224>)
 8001906:	f000 fd4f 	bl	80023a8 <PID>
  PID_SetMode(&myPIDultra, _PID_MODE_AUTOMATIC);
 800190a:	2101      	movs	r1, #1
 800190c:	486b      	ldr	r0, [pc, #428]	; (8001abc <main+0x224>)
 800190e:	f000 fd97 	bl	8002440 <PID_SetMode>
  PID_SetSampleTime(&myPIDultra, 50);
 8001912:	2132      	movs	r1, #50	; 0x32
 8001914:	4869      	ldr	r0, [pc, #420]	; (8001abc <main+0x224>)
 8001916:	f000 ff07 	bl	8002728 <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDultra, -500, 500);
 800191a:	ed9f 1b57 	vldr	d1, [pc, #348]	; 8001a78 <main+0x1e0>
 800191e:	ed9f 0b58 	vldr	d0, [pc, #352]	; 8001a80 <main+0x1e8>
 8001922:	4866      	ldr	r0, [pc, #408]	; (8001abc <main+0x224>)
 8001924:	f000 fdaa 	bl	800247c <PID_SetOutputLimits>

  PID(&myPIDdistance, &Inputdistance, &Outputdistance, &Setpointdistance,  0.8, 200, 15, _PID_P_ON_E, _PID_CD_DIRECT);
 8001928:	2300      	movs	r3, #0
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	2301      	movs	r3, #1
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	ed9f 2b55 	vldr	d2, [pc, #340]	; 8001a88 <main+0x1f0>
 8001934:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8001a90 <main+0x1f8>
 8001938:	ed9f 0b57 	vldr	d0, [pc, #348]	; 8001a98 <main+0x200>
 800193c:	4b60      	ldr	r3, [pc, #384]	; (8001ac0 <main+0x228>)
 800193e:	4a61      	ldr	r2, [pc, #388]	; (8001ac4 <main+0x22c>)
 8001940:	4961      	ldr	r1, [pc, #388]	; (8001ac8 <main+0x230>)
 8001942:	4862      	ldr	r0, [pc, #392]	; (8001acc <main+0x234>)
 8001944:	f000 fd30 	bl	80023a8 <PID>
  PID_SetMode(&myPIDdistance, _PID_MODE_AUTOMATIC);
 8001948:	2101      	movs	r1, #1
 800194a:	4860      	ldr	r0, [pc, #384]	; (8001acc <main+0x234>)
 800194c:	f000 fd78 	bl	8002440 <PID_SetMode>
  PID_SetSampleTime(&myPIDdistance, 50);
 8001950:	2132      	movs	r1, #50	; 0x32
 8001952:	485e      	ldr	r0, [pc, #376]	; (8001acc <main+0x234>)
 8001954:	f000 fee8 	bl	8002728 <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDdistance, -20, 20);
 8001958:	ed9f 1b45 	vldr	d1, [pc, #276]	; 8001a70 <main+0x1d8>
 800195c:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8001aa0 <main+0x208>
 8001960:	485a      	ldr	r0, [pc, #360]	; (8001acc <main+0x234>)
 8001962:	f000 fd8b 	bl	800247c <PID_SetOutputLimits>

  //start TIM1 PWM generator
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001966:	2100      	movs	r1, #0
 8001968:	4859      	ldr	r0, [pc, #356]	; (8001ad0 <main+0x238>)
 800196a:	f002 ff35 	bl	80047d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // Machine Arm: 0(normal) and 180(putting)
 800196e:	2104      	movs	r1, #4
 8001970:	4857      	ldr	r0, [pc, #348]	; (8001ad0 <main+0x238>)
 8001972:	f002 ff31 	bl	80047d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); // Bule servo(top): 90
 8001976:	2108      	movs	r1, #8
 8001978:	4855      	ldr	r0, [pc, #340]	; (8001ad0 <main+0x238>)
 800197a:	f002 ff2d 	bl	80047d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // Bule servo(openmv): 110(rectangle) and 65(45 degree)
 800197e:	210c      	movs	r1, #12
 8001980:	4853      	ldr	r0, [pc, #332]	; (8001ad0 <main+0x238>)
 8001982:	f002 ff29 	bl	80047d8 <HAL_TIM_PWM_Start>
  //start TIM5 IT left and right sensor
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001986:	2100      	movs	r1, #0
 8001988:	4852      	ldr	r0, [pc, #328]	; (8001ad4 <main+0x23c>)
 800198a:	f003 f899 	bl	8004ac0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 800198e:	2104      	movs	r1, #4
 8001990:	4850      	ldr	r0, [pc, #320]	; (8001ad4 <main+0x23c>)
 8001992:	f003 f895 	bl	8004ac0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001996:	2100      	movs	r1, #0
 8001998:	484f      	ldr	r0, [pc, #316]	; (8001ad8 <main+0x240>)
 800199a:	f003 f891 	bl	8004ac0 <HAL_TIM_IC_Start_IT>

  //Servo initial position
  Set_angle(&htim1,TIM_CHANNEL_2, 0,20000,20);
 800199e:	2314      	movs	r3, #20
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80019a6:	2200      	movs	r2, #0
 80019a8:	2104      	movs	r1, #4
 80019aa:	4849      	ldr	r0, [pc, #292]	; (8001ad0 <main+0x238>)
 80019ac:	f7ff fe82 	bl	80016b4 <Set_angle>
  Set_angle(&htim1,TIM_CHANNEL_3, 90,20000,20);
 80019b0:	2314      	movs	r3, #20
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	f644 6320 	movw	r3, #20000	; 0x4e20
 80019b8:	225a      	movs	r2, #90	; 0x5a
 80019ba:	2108      	movs	r1, #8
 80019bc:	4844      	ldr	r0, [pc, #272]	; (8001ad0 <main+0x238>)
 80019be:	f7ff fe79 	bl	80016b4 <Set_angle>
  Set_angle(&htim1,TIM_CHANNEL_4, 110,20000,20);
 80019c2:	2314      	movs	r3, #20
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80019ca:	226e      	movs	r2, #110	; 0x6e
 80019cc:	210c      	movs	r1, #12
 80019ce:	4840      	ldr	r0, [pc, #256]	; (8001ad0 <main+0x238>)
 80019d0:	f7ff fe70 	bl	80016b4 <Set_angle>

  //Recode initial Pitch
  ATKPrcess();
 80019d4:	f7ff fd6c 	bl	80014b0 <ATKPrcess>
  initial_Pitch = pitch;
 80019d8:	4b40      	ldr	r3, [pc, #256]	; (8001adc <main+0x244>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a40      	ldr	r2, [pc, #256]	; (8001ae0 <main+0x248>)
 80019de:	6013      	str	r3, [r2, #0]
  initial_selfAngelint = selfAngelint;
 80019e0:	4b40      	ldr	r3, [pc, #256]	; (8001ae4 <main+0x24c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a40      	ldr	r2, [pc, #256]	; (8001ae8 <main+0x250>)
 80019e6:	6013      	str	r3, [r2, #0]

  int openmvAngle = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	607b      	str	r3, [r7, #4]
  printf("Initialized. \r\n");
 80019ec:	483f      	ldr	r0, [pc, #252]	; (8001aec <main+0x254>)
 80019ee:	f006 fa2d 	bl	8007e4c <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /****************TASK1******************/
	  //follow the curve
	   openmvAngle = GetOpemMv();
 80019f2:	f7ff fed7 	bl	80017a4 <GetOpemMv>
 80019f6:	6078      	str	r0, [r7, #4]
	       if (openmvAngle != HAL_ERROR)
	       {
	       }
	       Left(0);
 80019f8:	2000      	movs	r0, #0
 80019fa:	f7ff fd01 	bl	8001400 <Left>
          int omega=(openmv_instrction[5]-30)*10+(openmv_instrction[6]-30);
 80019fe:	4b3c      	ldr	r3, [pc, #240]	; (8001af0 <main+0x258>)
 8001a00:	795b      	ldrb	r3, [r3, #5]
 8001a02:	f1a3 021e 	sub.w	r2, r3, #30
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b37      	ldr	r3, [pc, #220]	; (8001af0 <main+0x258>)
 8001a12:	799b      	ldrb	r3, [r3, #6]
 8001a14:	3b1e      	subs	r3, #30
 8001a16:	4413      	add	r3, r2
 8001a18:	603b      	str	r3, [r7, #0]
          if(omega <=10)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2b0a      	cmp	r3, #10
 8001a1e:	dc03      	bgt.n	8001a28 <main+0x190>
          {
            Left(0);
 8001a20:	2000      	movs	r0, #0
 8001a22:	f7ff fced 	bl	8001400 <Left>
 8001a26:	e7e4      	b.n	80019f2 <main+0x15a>
          }
          else
          {
            switch (openmv_instrction[4])
 8001a28:	4b31      	ldr	r3, [pc, #196]	; (8001af0 <main+0x258>)
 8001a2a:	791b      	ldrb	r3, [r3, #4]
 8001a2c:	2b30      	cmp	r3, #48	; 0x30
 8001a2e:	d002      	beq.n	8001a36 <main+0x19e>
 8001a30:	2b31      	cmp	r3, #49	; 0x31
 8001a32:	d006      	beq.n	8001a42 <main+0x1aa>
 8001a34:	e00b      	b.n	8001a4e <main+0x1b6>
            {
              //05 00 013: 0代表负\左，1代表正\右，第一位是符号位，发送三个数：x,y,w
            case '0':
              Turn_Left(omega);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fd0c 	bl	8001458 <Turn_Left>
              break;
 8001a40:	e005      	b.n	8001a4e <main+0x1b6>

            case '1':
              Turn_Right(omega);
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fd1c 	bl	8001484 <Turn_Right>
              break;
 8001a4c:	bf00      	nop
            }

	        Forward(20);
 8001a4e:	2014      	movs	r0, #20
 8001a50:	f7ff fcec 	bl	800142c <Forward>
          toggleLD2(100);
 8001a54:	2064      	movs	r0, #100	; 0x64
 8001a56:	f7ff fa71 	bl	8000f3c <toggleLD2>
	        drive();
 8001a5a:	f7ff fc57 	bl	800130c <drive>
  {
 8001a5e:	e7c8      	b.n	80019f2 <main+0x15a>
 8001a60:	00000000 	.word	0x00000000
 8001a64:	3ff00000 	.word	0x3ff00000
 8001a68:	00000000 	.word	0x00000000
 8001a6c:	40440000 	.word	0x40440000
 8001a70:	00000000 	.word	0x00000000
 8001a74:	40340000 	.word	0x40340000
 8001a78:	00000000 	.word	0x00000000
 8001a7c:	407f4000 	.word	0x407f4000
 8001a80:	00000000 	.word	0x00000000
 8001a84:	c07f4000 	.word	0xc07f4000
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	402e0000 	.word	0x402e0000
 8001a90:	00000000 	.word	0x00000000
 8001a94:	40690000 	.word	0x40690000
 8001a98:	9999999a 	.word	0x9999999a
 8001a9c:	3fe99999 	.word	0x3fe99999
 8001aa0:	00000000 	.word	0x00000000
 8001aa4:	c0340000 	.word	0xc0340000
 8001aa8:	200003b4 	.word	0x200003b4
 8001aac:	20000444 	.word	0x20000444
 8001ab0:	20000620 	.word	0x20000620
 8001ab4:	20000618 	.word	0x20000618
 8001ab8:	20000610 	.word	0x20000610
 8001abc:	20000638 	.word	0x20000638
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	20000630 	.word	0x20000630
 8001ac8:	20000628 	.word	0x20000628
 8001acc:	200006a8 	.word	0x200006a8
 8001ad0:	200004d4 	.word	0x200004d4
 8001ad4:	2000056c 	.word	0x2000056c
 8001ad8:	20000520 	.word	0x20000520
 8001adc:	2000072c 	.word	0x2000072c
 8001ae0:	20000734 	.word	0x20000734
 8001ae4:	20000730 	.word	0x20000730
 8001ae8:	20000738 	.word	0x20000738
 8001aec:	0800a0c8 	.word	0x0800a0c8
 8001af0:	20000720 	.word	0x20000720

08001af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b094      	sub	sp, #80	; 0x50
 8001af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001afa:	f107 0318 	add.w	r3, r7, #24
 8001afe:	2238      	movs	r2, #56	; 0x38
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f005 fcc2 	bl	800748c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
 8001b14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f001 fd70 	bl	80035fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b26:	2340      	movs	r3, #64	; 0x40
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001b32:	2304      	movs	r3, #4
 8001b34:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001b36:	2355      	movs	r3, #85	; 0x55
 8001b38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b42:	2302      	movs	r3, #2
 8001b44:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b46:	f107 0318 	add.w	r3, r7, #24
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f001 fe0a 	bl	8003764 <HAL_RCC_OscConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001b56:	f000 fbe5 	bl	8002324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b5a:	230f      	movs	r3, #15
 8001b5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2104      	movs	r1, #4
 8001b72:	4618      	mov	r0, r3
 8001b74:	f002 f90e 	bl	8003d94 <HAL_RCC_ClockConfig>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001b7e:	f000 fbd1 	bl	8002324 <Error_Handler>
  }
}
 8001b82:	bf00      	nop
 8001b84:	3750      	adds	r7, #80	; 0x50
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001b90:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001b92:	4a22      	ldr	r2, [pc, #136]	; (8001c1c <MX_LPUART1_UART_Init+0x90>)
 8001b94:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001b96:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001b98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b9c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9e:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001baa:	4b1b      	ldr	r3, [pc, #108]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001bb0:	4b19      	ldr	r3, [pc, #100]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bb2:	220c      	movs	r2, #12
 8001bb4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb6:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bbc:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc8:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001bce:	4812      	ldr	r0, [pc, #72]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bd0:	f004 fcc4 	bl	800655c <HAL_UART_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001bda:	f000 fba3 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bde:	2100      	movs	r1, #0
 8001be0:	480d      	ldr	r0, [pc, #52]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001be2:	f005 fb5f 	bl	80072a4 <HAL_UARTEx_SetTxFifoThreshold>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001bec:	f000 fb9a 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	4809      	ldr	r0, [pc, #36]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001bf4:	f005 fb94 	bl	8007320 <HAL_UARTEx_SetRxFifoThreshold>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001bfe:	f000 fb91 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001c02:	4805      	ldr	r0, [pc, #20]	; (8001c18 <MX_LPUART1_UART_Init+0x8c>)
 8001c04:	f005 fb15 	bl	8007232 <HAL_UARTEx_DisableFifoMode>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001c0e:	f000 fb89 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000204 	.word	0x20000204
 8001c1c:	40008000 	.word	0x40008000

08001c20 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001c24:	4b22      	ldr	r3, [pc, #136]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c26:	4a23      	ldr	r2, [pc, #140]	; (8001cb4 <MX_UART4_Init+0x94>)
 8001c28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001c2a:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001c32:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001c38:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001c3e:	4b1c      	ldr	r3, [pc, #112]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001c44:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c46:	220c      	movs	r2, #12
 8001c48:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c4a:	4b19      	ldr	r3, [pc, #100]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c50:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c56:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c5c:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c62:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001c68:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c6a:	f004 fc77 	bl	800655c <HAL_UART_Init>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001c74:	f000 fb56 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	480d      	ldr	r0, [pc, #52]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c7c:	f005 fb12 	bl	80072a4 <HAL_UARTEx_SetTxFifoThreshold>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001c86:	f000 fb4d 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4808      	ldr	r0, [pc, #32]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c8e:	f005 fb47 	bl	8007320 <HAL_UARTEx_SetRxFifoThreshold>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001c98:	f000 fb44 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001c9c:	4804      	ldr	r0, [pc, #16]	; (8001cb0 <MX_UART4_Init+0x90>)
 8001c9e:	f005 fac8 	bl	8007232 <HAL_UARTEx_DisableFifoMode>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001ca8:	f000 fb3c 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000294 	.word	0x20000294
 8001cb4:	40004c00 	.word	0x40004c00

08001cb8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001cbc:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cbe:	4a23      	ldr	r2, [pc, #140]	; (8001d4c <MX_UART5_Init+0x94>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001cc2:	4b21      	ldr	r3, [pc, #132]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cc8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b1f      	ldr	r3, [pc, #124]	; (8001d48 <MX_UART5_Init+0x90>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b1d      	ldr	r3, [pc, #116]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b1c      	ldr	r3, [pc, #112]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b19      	ldr	r3, [pc, #100]	; (8001d48 <MX_UART5_Init+0x90>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cee:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cf4:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <MX_UART5_Init+0x90>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001d00:	4811      	ldr	r0, [pc, #68]	; (8001d48 <MX_UART5_Init+0x90>)
 8001d02:	f004 fc2b 	bl	800655c <HAL_UART_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001d0c:	f000 fb0a 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d10:	2100      	movs	r1, #0
 8001d12:	480d      	ldr	r0, [pc, #52]	; (8001d48 <MX_UART5_Init+0x90>)
 8001d14:	f005 fac6 	bl	80072a4 <HAL_UARTEx_SetTxFifoThreshold>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001d1e:	f000 fb01 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d22:	2100      	movs	r1, #0
 8001d24:	4808      	ldr	r0, [pc, #32]	; (8001d48 <MX_UART5_Init+0x90>)
 8001d26:	f005 fafb 	bl	8007320 <HAL_UARTEx_SetRxFifoThreshold>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001d30:	f000 faf8 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001d34:	4804      	ldr	r0, [pc, #16]	; (8001d48 <MX_UART5_Init+0x90>)
 8001d36:	f005 fa7c 	bl	8007232 <HAL_UARTEx_DisableFifoMode>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001d40:	f000 faf0 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000324 	.word	0x20000324
 8001d4c:	40005000 	.word	0x40005000

08001d50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d54:	4b22      	ldr	r3, [pc, #136]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d56:	4a23      	ldr	r2, [pc, #140]	; (8001de4 <MX_USART1_UART_Init+0x94>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d86:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d98:	4811      	ldr	r0, [pc, #68]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d9a:	f004 fbdf 	bl	800655c <HAL_UART_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001da4:	f000 fabe 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da8:	2100      	movs	r1, #0
 8001daa:	480d      	ldr	r0, [pc, #52]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dac:	f005 fa7a 	bl	80072a4 <HAL_UARTEx_SetTxFifoThreshold>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001db6:	f000 fab5 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4808      	ldr	r0, [pc, #32]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dbe:	f005 faaf 	bl	8007320 <HAL_UARTEx_SetRxFifoThreshold>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001dc8:	f000 faac 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001dcc:	4804      	ldr	r0, [pc, #16]	; (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dce:	f005 fa30 	bl	8007232 <HAL_UARTEx_DisableFifoMode>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001dd8:	f000 faa4 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200003b4 	.word	0x200003b4
 8001de4:	40013800 	.word	0x40013800

08001de8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dec:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001dee:	4a23      	ldr	r2, [pc, #140]	; (8001e7c <MX_USART3_UART_Init+0x94>)
 8001df0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001df2:	4b21      	ldr	r3, [pc, #132]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001df4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001df8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dfa:	4b1f      	ldr	r3, [pc, #124]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e0c:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e0e:	220c      	movs	r2, #12
 8001e10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e12:	4b19      	ldr	r3, [pc, #100]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e1e:	4b16      	ldr	r3, [pc, #88]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e2a:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e30:	4811      	ldr	r0, [pc, #68]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e32:	f004 fb93 	bl	800655c <HAL_UART_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e3c:	f000 fa72 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e40:	2100      	movs	r1, #0
 8001e42:	480d      	ldr	r0, [pc, #52]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e44:	f005 fa2e 	bl	80072a4 <HAL_UARTEx_SetTxFifoThreshold>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e4e:	f000 fa69 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e52:	2100      	movs	r1, #0
 8001e54:	4808      	ldr	r0, [pc, #32]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e56:	f005 fa63 	bl	8007320 <HAL_UARTEx_SetRxFifoThreshold>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e60:	f000 fa60 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e64:	4804      	ldr	r0, [pc, #16]	; (8001e78 <MX_USART3_UART_Init+0x90>)
 8001e66:	f005 f9e4 	bl	8007232 <HAL_UARTEx_DisableFifoMode>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e70:	f000 fa58 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000444 	.word	0x20000444
 8001e7c:	40004800 	.word	0x40004800

08001e80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b09c      	sub	sp, #112	; 0x70
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e86:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	615a      	str	r2, [r3, #20]
 8001eb2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eb4:	1d3b      	adds	r3, r7, #4
 8001eb6:	2234      	movs	r2, #52	; 0x34
 8001eb8:	2100      	movs	r1, #0
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f005 fae6 	bl	800748c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ec0:	4b59      	ldr	r3, [pc, #356]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ec2:	4a5a      	ldr	r2, [pc, #360]	; (800202c <MX_TIM1_Init+0x1ac>)
 8001ec4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1699;
 8001ec6:	4b58      	ldr	r3, [pc, #352]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ec8:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8001ecc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ece:	4b56      	ldr	r3, [pc, #344]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3499;
 8001ed4:	4b54      	ldr	r3, [pc, #336]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ed6:	f640 52ab 	movw	r2, #3499	; 0xdab
 8001eda:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001edc:	4b52      	ldr	r3, [pc, #328]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ee2:	4b51      	ldr	r3, [pc, #324]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	4b4f      	ldr	r3, [pc, #316]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eee:	484e      	ldr	r0, [pc, #312]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001ef0:	f002 fbba 	bl	8004668 <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001efa:	f000 fa13 	bl	8002324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f02:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f04:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4847      	ldr	r0, [pc, #284]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001f0c:	f003 fa58 	bl	80053c0 <HAL_TIM_ConfigClockSource>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001f16:	f000 fa05 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f1a:	4843      	ldr	r0, [pc, #268]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001f1c:	f002 fbfb 	bl	8004716 <HAL_TIM_PWM_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001f26:	f000 f9fd 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f36:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	483a      	ldr	r0, [pc, #232]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001f3e:	f004 f97f 	bl	8006240 <HAL_TIMEx_MasterConfigSynchronization>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001f48:	f000 f9ec 	bl	8002324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f4c:	2360      	movs	r3, #96	; 0x60
 8001f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1;
 8001f50:	2301      	movs	r3, #1
 8001f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f54:	2300      	movs	r3, #0
 8001f56:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f60:	2300      	movs	r3, #0
 8001f62:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f64:	2300      	movs	r3, #0
 8001f66:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f68:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	4619      	mov	r1, r3
 8001f70:	482d      	ldr	r0, [pc, #180]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001f72:	f003 f911 	bl	8005198 <HAL_TIM_PWM_ConfigChannel>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001f7c:	f000 f9d2 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f80:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f84:	2204      	movs	r2, #4
 8001f86:	4619      	mov	r1, r3
 8001f88:	4827      	ldr	r0, [pc, #156]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001f8a:	f003 f905 	bl	8005198 <HAL_TIM_PWM_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001f94:	f000 f9c6 	bl	8002324 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f9c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4820      	ldr	r0, [pc, #128]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001fa6:	f003 f8f7 	bl	8005198 <HAL_TIM_PWM_ConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001fb0:	f000 f9b8 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fb4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fb8:	220c      	movs	r2, #12
 8001fba:	4619      	mov	r1, r3
 8001fbc:	481a      	ldr	r0, [pc, #104]	; (8002028 <MX_TIM1_Init+0x1a8>)
 8001fbe:	f003 f8eb 	bl	8005198 <HAL_TIM_PWM_ConfigChannel>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001fc8:	f000 f9ac 	bl	8002324 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fe0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fe4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ff2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ff6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002004:	1d3b      	adds	r3, r7, #4
 8002006:	4619      	mov	r1, r3
 8002008:	4807      	ldr	r0, [pc, #28]	; (8002028 <MX_TIM1_Init+0x1a8>)
 800200a:	f004 f9af 	bl	800636c <HAL_TIMEx_ConfigBreakDeadTime>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 8002014:	f000 f986 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002018:	4803      	ldr	r0, [pc, #12]	; (8002028 <MX_TIM1_Init+0x1a8>)
 800201a:	f000 fe0f 	bl	8002c3c <HAL_TIM_MspPostInit>

}
 800201e:	bf00      	nop
 8002020:	3770      	adds	r7, #112	; 0x70
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200004d4 	.word	0x200004d4
 800202c:	40012c00 	.word	0x40012c00

08002030 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	; 0x30
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002036:	f107 0320 	add.w	r3, r7, #32
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800205c:	4b2b      	ldr	r3, [pc, #172]	; (800210c <MX_TIM4_Init+0xdc>)
 800205e:	4a2c      	ldr	r2, [pc, #176]	; (8002110 <MX_TIM4_Init+0xe0>)
 8002060:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 33999;
 8002062:	4b2a      	ldr	r3, [pc, #168]	; (800210c <MX_TIM4_Init+0xdc>)
 8002064:	f248 42cf 	movw	r2, #33999	; 0x84cf
 8002068:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206a:	4b28      	ldr	r3, [pc, #160]	; (800210c <MX_TIM4_Init+0xdc>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002070:	4b26      	ldr	r3, [pc, #152]	; (800210c <MX_TIM4_Init+0xdc>)
 8002072:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002076:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002078:	4b24      	ldr	r3, [pc, #144]	; (800210c <MX_TIM4_Init+0xdc>)
 800207a:	2200      	movs	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207e:	4b23      	ldr	r3, [pc, #140]	; (800210c <MX_TIM4_Init+0xdc>)
 8002080:	2200      	movs	r2, #0
 8002082:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002084:	4821      	ldr	r0, [pc, #132]	; (800210c <MX_TIM4_Init+0xdc>)
 8002086:	f002 faef 	bl	8004668 <HAL_TIM_Base_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002090:	f000 f948 	bl	8002324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002098:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800209a:	f107 0320 	add.w	r3, r7, #32
 800209e:	4619      	mov	r1, r3
 80020a0:	481a      	ldr	r0, [pc, #104]	; (800210c <MX_TIM4_Init+0xdc>)
 80020a2:	f003 f98d 	bl	80053c0 <HAL_TIM_ConfigClockSource>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80020ac:	f000 f93a 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80020b0:	4816      	ldr	r0, [pc, #88]	; (800210c <MX_TIM4_Init+0xdc>)
 80020b2:	f002 fca3 	bl	80049fc <HAL_TIM_IC_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 80020bc:	f000 f932 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	4619      	mov	r1, r3
 80020ce:	480f      	ldr	r0, [pc, #60]	; (800210c <MX_TIM4_Init+0xdc>)
 80020d0:	f004 f8b6 	bl	8006240 <HAL_TIMEx_MasterConfigSynchronization>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80020da:	f000 f923 	bl	8002324 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80020de:	230a      	movs	r3, #10
 80020e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020e2:	2301      	movs	r3, #1
 80020e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	2200      	movs	r2, #0
 80020f2:	4619      	mov	r1, r3
 80020f4:	4805      	ldr	r0, [pc, #20]	; (800210c <MX_TIM4_Init+0xdc>)
 80020f6:	f002 ffb2 	bl	800505e <HAL_TIM_IC_ConfigChannel>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002100:	f000 f910 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002104:	bf00      	nop
 8002106:	3730      	adds	r7, #48	; 0x30
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20000520 	.word	0x20000520
 8002110:	40000800 	.word	0x40000800

08002114 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	; 0x30
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800211a:	f107 0320 	add.w	r3, r7, #32
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002134:	1d3b      	adds	r3, r7, #4
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	605a      	str	r2, [r3, #4]
 800213c:	609a      	str	r2, [r3, #8]
 800213e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002140:	4b30      	ldr	r3, [pc, #192]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002142:	4a31      	ldr	r2, [pc, #196]	; (8002208 <MX_TIM5_Init+0xf4>)
 8002144:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8002146:	4b2f      	ldr	r3, [pc, #188]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002148:	22a9      	movs	r2, #169	; 0xa9
 800214a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b2d      	ldr	r3, [pc, #180]	; (8002204 <MX_TIM5_Init+0xf0>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 8002152:	4b2c      	ldr	r3, [pc, #176]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002154:	f04f 32ff 	mov.w	r2, #4294967295
 8002158:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <MX_TIM5_Init+0xf0>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b28      	ldr	r3, [pc, #160]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002166:	4827      	ldr	r0, [pc, #156]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002168:	f002 fa7e 	bl	8004668 <HAL_TIM_Base_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8002172:	f000 f8d7 	bl	8002324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800217a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800217c:	f107 0320 	add.w	r3, r7, #32
 8002180:	4619      	mov	r1, r3
 8002182:	4820      	ldr	r0, [pc, #128]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002184:	f003 f91c 	bl	80053c0 <HAL_TIM_ConfigClockSource>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800218e:	f000 f8c9 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002192:	481c      	ldr	r0, [pc, #112]	; (8002204 <MX_TIM5_Init+0xf0>)
 8002194:	f002 fc32 	bl	80049fc <HAL_TIM_IC_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800219e:	f000 f8c1 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4814      	ldr	r0, [pc, #80]	; (8002204 <MX_TIM5_Init+0xf0>)
 80021b2:	f004 f845 	bl	8006240 <HAL_TIMEx_MasterConfigSynchronization>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80021bc:	f000 f8b2 	bl	8002324 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80021c0:	230a      	movs	r3, #10
 80021c2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021c4:	2301      	movs	r3, #1
 80021c6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021d0:	1d3b      	adds	r3, r7, #4
 80021d2:	2200      	movs	r2, #0
 80021d4:	4619      	mov	r1, r3
 80021d6:	480b      	ldr	r0, [pc, #44]	; (8002204 <MX_TIM5_Init+0xf0>)
 80021d8:	f002 ff41 	bl	800505e <HAL_TIM_IC_ConfigChannel>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 80021e2:	f000 f89f 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	2204      	movs	r2, #4
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_TIM5_Init+0xf0>)
 80021ee:	f002 ff36 	bl	800505e <HAL_TIM_IC_ConfigChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 80021f8:	f000 f894 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80021fc:	bf00      	nop
 80021fe:	3730      	adds	r7, #48	; 0x30
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	2000056c 	.word	0x2000056c
 8002208:	40000c00 	.word	0x40000c00

0800220c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	; 0x28
 8002210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	60da      	str	r2, [r3, #12]
 8002220:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002222:	4b35      	ldr	r3, [pc, #212]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002226:	4a34      	ldr	r2, [pc, #208]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002228:	f043 0304 	orr.w	r3, r3, #4
 800222c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800222e:	4b32      	ldr	r3, [pc, #200]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800223a:	4b2f      	ldr	r3, [pc, #188]	; (80022f8 <MX_GPIO_Init+0xec>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223e:	4a2e      	ldr	r2, [pc, #184]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002240:	f043 0320 	orr.w	r3, r3, #32
 8002244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002246:	4b2c      	ldr	r3, [pc, #176]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	4b29      	ldr	r3, [pc, #164]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002256:	4a28      	ldr	r2, [pc, #160]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800225e:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	4b23      	ldr	r3, [pc, #140]	; (80022f8 <MX_GPIO_Init+0xec>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226e:	4a22      	ldr	r2, [pc, #136]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002270:	f043 0302 	orr.w	r3, r3, #2
 8002274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002276:	4b20      	ldr	r3, [pc, #128]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	607b      	str	r3, [r7, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002282:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002286:	4a1c      	ldr	r2, [pc, #112]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002288:	f043 0308 	orr.w	r3, r3, #8
 800228c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800228e:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <MX_GPIO_Init+0xec>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	603b      	str	r3, [r7, #0]
 8002298:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800229a:	2200      	movs	r2, #0
 800229c:	2120      	movs	r1, #32
 800229e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a2:	f001 f96f 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80022a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	480f      	ldr	r0, [pc, #60]	; (80022fc <MX_GPIO_Init+0xf0>)
 80022be:	f000 ffdf 	bl	8003280 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80022c2:	2320      	movs	r3, #32
 80022c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022dc:	f000 ffd0 	bl	8003280 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2100      	movs	r1, #0
 80022e4:	2028      	movs	r0, #40	; 0x28
 80022e6:	f000 ff96 	bl	8003216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022ea:	2028      	movs	r0, #40	; 0x28
 80022ec:	f000 ffad 	bl	800324a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022f0:	bf00      	nop
 80022f2:	3728      	adds	r7, #40	; 0x28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40021000 	.word	0x40021000
 80022fc:	48000800 	.word	0x48000800

08002300 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002308:	1d39      	adds	r1, r7, #4
 800230a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800230e:	2201      	movs	r2, #1
 8002310:	4803      	ldr	r0, [pc, #12]	; (8002320 <__io_putchar+0x20>)
 8002312:	f004 f973 	bl	80065fc <HAL_UART_Transmit>

  return ch;
 8002316:	687b      	ldr	r3, [r7, #4]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000204 	.word	0x20000204

08002324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
}
 800232a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800232c:	e7fe      	b.n	800232c <Error_Handler+0x8>

0800232e <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800235e:	f7fe fc03 	bl	8000b68 <__aeabi_dcmpgt>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d006      	beq.n	8002376 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8002374:	e011      	b.n	800239a <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002382:	f7fe fbd3 	bl	8000b2c <__aeabi_dcmplt>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d100      	bne.n	800238e <PID_Init+0x60>
}
 800238c:	e005      	b.n	800239a <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	0000      	movs	r0, r0
 80023a4:	0000      	movs	r0, r0
	...

080023a8 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	; 0x28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6278      	str	r0, [r7, #36]	; 0x24
 80023b0:	6239      	str	r1, [r7, #32]
 80023b2:	61fa      	str	r2, [r7, #28]
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	ed87 0b04 	vstr	d0, [r7, #16]
 80023ba:	ed87 1b02 	vstr	d1, [r7, #8]
 80023be:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	6a3a      	ldr	r2, [r7, #32]
 80023cc:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	2200      	movs	r2, #0
 80023d8:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 80023da:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002430 <PID+0x88>
 80023de:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002438 <PID+0x90>
 80023e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023e4:	f000 f84a 	bl	800247c <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	2264      	movs	r2, #100	; 0x64
 80023ec:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 80023ee:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80023f2:	4619      	mov	r1, r3
 80023f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023f6:	f000 f957 	bl	80026a8 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 80023fa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80023fe:	4619      	mov	r1, r3
 8002400:	ed97 2b00 	vldr	d2, [r7]
 8002404:	ed97 1b02 	vldr	d1, [r7, #8]
 8002408:	ed97 0b04 	vldr	d0, [r7, #16]
 800240c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800240e:	f000 f8a3 	bl	8002558 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 8002412:	f000 fdf7 	bl	8003004 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	1ad2      	subs	r2, r2, r3
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	605a      	str	r2, [r3, #4]
	
}
 8002422:	bf00      	nop
 8002424:	3728      	adds	r7, #40	; 0x28
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	f3af 8000 	nop.w
 8002430:	00000000 	.word	0x00000000
 8002434:	406fe000 	.word	0x406fe000
	...

08002440 <PID_SetMode>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	2b01      	cmp	r3, #1
 8002450:	bf0c      	ite	eq
 8002452:	2301      	moveq	r3, #1
 8002454:	2300      	movne	r3, #0
 8002456:	b2db      	uxtb	r3, r3
 8002458:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <PID_SetMode+0x2e>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	785b      	ldrb	r3, [r3, #1]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff60 	bl	800232e <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	7bfa      	ldrb	r2, [r7, #15]
 8002472:	705a      	strb	r2, [r3, #1]
	
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6178      	str	r0, [r7, #20]
 8002484:	ed87 0b02 	vstr	d0, [r7, #8]
 8002488:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800248c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002490:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002494:	f7fe fb5e 	bl	8000b54 <__aeabi_dcmpge>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d158      	bne.n	8002550 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 800249e:	6979      	ldr	r1, [r7, #20]
 80024a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024a4:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 80024a8:	6979      	ldr	r1, [r7, #20]
 80024aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024ae:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	785b      	ldrb	r3, [r3, #1]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d04b      	beq.n	8002552 <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80024c8:	f7fe fb4e 	bl	8000b68 <__aeabi_dcmpgt>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80024dc:	e9c1 2300 	strd	r2, r3, [r1]
 80024e0:	e012      	b.n	8002508 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80024f0:	f7fe fb1c 	bl	8000b2c <__aeabi_dcmplt>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d006      	beq.n	8002508 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002504:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002514:	f7fe fb28 	bl	8000b68 <__aeabi_dcmpgt>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d006      	beq.n	800252c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002524:	6979      	ldr	r1, [r7, #20]
 8002526:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800252a:	e012      	b.n	8002552 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002538:	f7fe faf8 	bl	8000b2c <__aeabi_dcmplt>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d007      	beq.n	8002552 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002548:	6979      	ldr	r1, [r7, #20]
 800254a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800254e:	e000      	b.n	8002552 <PID_SetOutputLimits+0xd6>
		return;
 8002550:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	; 0x28
 800255c:	af00      	add	r7, sp, #0
 800255e:	61f8      	str	r0, [r7, #28]
 8002560:	ed87 0b04 	vstr	d0, [r7, #16]
 8002564:	ed87 1b02 	vstr	d1, [r7, #8]
 8002568:	ed87 2b00 	vstr	d2, [r7]
 800256c:	460b      	mov	r3, r1
 800256e:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800257c:	f7fe fad6 	bl	8000b2c <__aeabi_dcmplt>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	f040 8089 	bne.w	800269a <PID_SetTunings2+0x142>
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002594:	f7fe faca 	bl	8000b2c <__aeabi_dcmplt>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d17d      	bne.n	800269a <PID_SetTunings2+0x142>
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025aa:	f7fe fabf 	bl	8000b2c <__aeabi_dcmplt>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d172      	bne.n	800269a <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	7efa      	ldrb	r2, [r7, #27]
 80025b8:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 80025ba:	7efb      	ldrb	r3, [r7, #27]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	bf0c      	ite	eq
 80025c0:	2301      	moveq	r3, #1
 80025c2:	2300      	movne	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 80025cc:	69f9      	ldr	r1, [r7, #28]
 80025ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 80025d6:	69f9      	ldr	r1, [r7, #28]
 80025d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025dc:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 80025e0:	69f9      	ldr	r1, [r7, #28]
 80025e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025e6:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fd ffb0 	bl	8000554 <__aeabi_ui2d>
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	4b2a      	ldr	r3, [pc, #168]	; (80026a4 <PID_SetTunings2+0x14c>)
 80025fa:	f7fe f94f 	bl	800089c <__aeabi_ddiv>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 8002606:	69f9      	ldr	r1, [r7, #28]
 8002608:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800260c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8002610:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002614:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002618:	f7fe f816 	bl	8000648 <__aeabi_dmul>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	69f9      	ldr	r1, [r7, #28]
 8002622:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8002626:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800262a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800262e:	f7fe f935 	bl	800089c <__aeabi_ddiv>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	69f9      	ldr	r1, [r7, #28]
 8002638:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	78db      	ldrb	r3, [r3, #3]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d12b      	bne.n	800269c <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800264a:	f04f 0000 	mov.w	r0, #0
 800264e:	f04f 0100 	mov.w	r1, #0
 8002652:	f7fd fe41 	bl	80002d8 <__aeabi_dsub>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	69f9      	ldr	r1, [r7, #28]
 800265c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002666:	f04f 0000 	mov.w	r0, #0
 800266a:	f04f 0100 	mov.w	r1, #0
 800266e:	f7fd fe33 	bl	80002d8 <__aeabi_dsub>
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	69f9      	ldr	r1, [r7, #28]
 8002678:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002682:	f04f 0000 	mov.w	r0, #0
 8002686:	f04f 0100 	mov.w	r1, #0
 800268a:	f7fd fe25 	bl	80002d8 <__aeabi_dsub>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	69f9      	ldr	r1, [r7, #28]
 8002694:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002698:	e000      	b.n	800269c <PID_SetTunings2+0x144>
		return;
 800269a:	bf00      	nop
		
	}
	
}
 800269c:	3728      	adds	r7, #40	; 0x28
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	408f4000 	.word	0x408f4000

080026a8 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	785b      	ldrb	r3, [r3, #1]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d02e      	beq.n	800271a <PID_SetControllerDirection+0x72>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	78db      	ldrb	r3, [r3, #3]
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d029      	beq.n	800271a <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80026cc:	f04f 0000 	mov.w	r0, #0
 80026d0:	f04f 0100 	mov.w	r1, #0
 80026d4:	f7fd fe00 	bl	80002d8 <__aeabi_dsub>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80026e8:	f04f 0000 	mov.w	r0, #0
 80026ec:	f04f 0100 	mov.w	r1, #0
 80026f0:	f7fd fdf2 	bl	80002d8 <__aeabi_dsub>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002704:	f04f 0000 	mov.w	r0, #0
 8002708:	f04f 0100 	mov.w	r1, #0
 800270c:	f7fd fde4 	bl	80002d8 <__aeabi_dsub>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	70da      	strb	r2, [r3, #3]
	
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002728:	b5b0      	push	{r4, r5, r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	dd2e      	ble.n	8002796 <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002738:	6838      	ldr	r0, [r7, #0]
 800273a:	f7fd ff1b 	bl	8000574 <__aeabi_i2d>
 800273e:	4604      	mov	r4, r0
 8002740:	460d      	mov	r5, r1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd ff04 	bl	8000554 <__aeabi_ui2d>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4620      	mov	r0, r4
 8002752:	4629      	mov	r1, r5
 8002754:	f7fe f8a2 	bl	800089c <__aeabi_ddiv>
 8002758:	4602      	mov	r2, r0
 800275a:	460b      	mov	r3, r1
 800275c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002766:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800276a:	f7fd ff6d 	bl	8000648 <__aeabi_dmul>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800277e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002782:	f7fe f88b 	bl	800089c <__aeabi_ddiv>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	609a      	str	r2, [r3, #8]
		
	}
	
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080027a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a6:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <HAL_MspInit+0x44>)
 80027a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027aa:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <HAL_MspInit+0x44>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6613      	str	r3, [r2, #96]	; 0x60
 80027b2:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <HAL_MspInit+0x44>)
 80027b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b09      	ldr	r3, [pc, #36]	; (80027e4 <HAL_MspInit+0x44>)
 80027c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c2:	4a08      	ldr	r2, [pc, #32]	; (80027e4 <HAL_MspInit+0x44>)
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	6593      	str	r3, [r2, #88]	; 0x58
 80027ca:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <HAL_MspInit+0x44>)
 80027cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80027d6:	f000 ffb5 	bl	8003744 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000

080027e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b0a8      	sub	sp, #160	; 0xa0
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002800:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002804:	2254      	movs	r2, #84	; 0x54
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f004 fe3f 	bl	800748c <memset>
  if(huart->Instance==LPUART1)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4ab5      	ldr	r2, [pc, #724]	; (8002ae8 <HAL_UART_MspInit+0x300>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d13c      	bne.n	8002892 <HAL_UART_MspInit+0xaa>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002818:	2320      	movs	r3, #32
 800281a:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800281c:	2300      	movs	r3, #0
 800281e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002820:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002824:	4618      	mov	r0, r3
 8002826:	f001 fcd1 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002830:	f7ff fd78 	bl	8002324 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002834:	4bad      	ldr	r3, [pc, #692]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002838:	4aac      	ldr	r2, [pc, #688]	; (8002aec <HAL_UART_MspInit+0x304>)
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002840:	4baa      	ldr	r3, [pc, #680]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	637b      	str	r3, [r7, #52]	; 0x34
 800284a:	6b7b      	ldr	r3, [r7, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284c:	4ba7      	ldr	r3, [pc, #668]	; (8002aec <HAL_UART_MspInit+0x304>)
 800284e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002850:	4aa6      	ldr	r2, [pc, #664]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002858:	4ba4      	ldr	r3, [pc, #656]	; (8002aec <HAL_UART_MspInit+0x304>)
 800285a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	633b      	str	r3, [r7, #48]	; 0x30
 8002862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002864:	230c      	movs	r3, #12
 8002866:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002876:	2300      	movs	r3, #0
 8002878:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800287c:	230c      	movs	r3, #12
 800287e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002882:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002886:	4619      	mov	r1, r3
 8002888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288c:	f000 fcf8 	bl	8003280 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002890:	e126      	b.n	8002ae0 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==UART4)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a96      	ldr	r2, [pc, #600]	; (8002af0 <HAL_UART_MspInit+0x308>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d13c      	bne.n	8002916 <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800289c:	2308      	movs	r3, #8
 800289e:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80028a0:	2300      	movs	r3, #0
 80028a2:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80028a8:	4618      	mov	r0, r3
 80028aa:	f001 fc8f 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80028b4:	f7ff fd36 	bl	8002324 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 80028b8:	4b8c      	ldr	r3, [pc, #560]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028bc:	4a8b      	ldr	r2, [pc, #556]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80028c2:	6593      	str	r3, [r2, #88]	; 0x58
 80028c4:	4b89      	ldr	r3, [pc, #548]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d0:	4b86      	ldr	r3, [pc, #536]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d4:	4a85      	ldr	r2, [pc, #532]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028dc:	4b83      	ldr	r3, [pc, #524]	; (8002aec <HAL_UART_MspInit+0x304>)
 80028de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80028e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f0:	2302      	movs	r3, #2
 80028f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002902:	2305      	movs	r3, #5
 8002904:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002908:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800290c:	4619      	mov	r1, r3
 800290e:	4879      	ldr	r0, [pc, #484]	; (8002af4 <HAL_UART_MspInit+0x30c>)
 8002910:	f000 fcb6 	bl	8003280 <HAL_GPIO_Init>
}
 8002914:	e0e4      	b.n	8002ae0 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==UART5)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a77      	ldr	r2, [pc, #476]	; (8002af8 <HAL_UART_MspInit+0x310>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d15d      	bne.n	80029dc <HAL_UART_MspInit+0x1f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002920:	2310      	movs	r3, #16
 8002922:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002924:	2300      	movs	r3, #0
 8002926:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002928:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800292c:	4618      	mov	r0, r3
 800292e:	f001 fc4d 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_UART_MspInit+0x154>
      Error_Handler();
 8002938:	f7ff fcf4 	bl	8002324 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800293c:	4b6b      	ldr	r3, [pc, #428]	; (8002aec <HAL_UART_MspInit+0x304>)
 800293e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002940:	4a6a      	ldr	r2, [pc, #424]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002946:	6593      	str	r3, [r2, #88]	; 0x58
 8002948:	4b68      	ldr	r3, [pc, #416]	; (8002aec <HAL_UART_MspInit+0x304>)
 800294a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002954:	4b65      	ldr	r3, [pc, #404]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002958:	4a64      	ldr	r2, [pc, #400]	; (8002aec <HAL_UART_MspInit+0x304>)
 800295a:	f043 0304 	orr.w	r3, r3, #4
 800295e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002960:	4b62      	ldr	r3, [pc, #392]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	623b      	str	r3, [r7, #32]
 800296a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800296c:	4b5f      	ldr	r3, [pc, #380]	; (8002aec <HAL_UART_MspInit+0x304>)
 800296e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002970:	4a5e      	ldr	r2, [pc, #376]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002972:	f043 0308 	orr.w	r3, r3, #8
 8002976:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002978:	4b5c      	ldr	r3, [pc, #368]	; (8002aec <HAL_UART_MspInit+0x304>)
 800297a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297c:	f003 0308 	and.w	r3, r3, #8
 8002980:	61fb      	str	r3, [r7, #28]
 8002982:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002988:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002998:	2300      	movs	r3, #0
 800299a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800299e:	2305      	movs	r3, #5
 80029a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029a4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80029a8:	4619      	mov	r1, r3
 80029aa:	4852      	ldr	r0, [pc, #328]	; (8002af4 <HAL_UART_MspInit+0x30c>)
 80029ac:	f000 fc68 	bl	8003280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029b0:	2304      	movs	r3, #4
 80029b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b6:	2302      	movs	r3, #2
 80029b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80029c8:	2305      	movs	r3, #5
 80029ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029ce:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80029d2:	4619      	mov	r1, r3
 80029d4:	4849      	ldr	r0, [pc, #292]	; (8002afc <HAL_UART_MspInit+0x314>)
 80029d6:	f000 fc53 	bl	8003280 <HAL_GPIO_Init>
}
 80029da:	e081      	b.n	8002ae0 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==USART1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a47      	ldr	r2, [pc, #284]	; (8002b00 <HAL_UART_MspInit+0x318>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d13b      	bne.n	8002a5e <HAL_UART_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029e6:	2301      	movs	r3, #1
 80029e8:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029ea:	2300      	movs	r3, #0
 80029ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80029f2:	4618      	mov	r0, r3
 80029f4:	f001 fbea 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_UART_MspInit+0x21a>
      Error_Handler();
 80029fe:	f7ff fc91 	bl	8002324 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a02:	4b3a      	ldr	r3, [pc, #232]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a06:	4a39      	ldr	r2, [pc, #228]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a0c:	6613      	str	r3, [r2, #96]	; 0x60
 8002a0e:	4b37      	ldr	r3, [pc, #220]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a16:	61bb      	str	r3, [r7, #24]
 8002a18:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a1a:	4b34      	ldr	r3, [pc, #208]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1e:	4a33      	ldr	r2, [pc, #204]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a20:	f043 0304 	orr.w	r3, r3, #4
 8002a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a26:	4b31      	ldr	r3, [pc, #196]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002a32:	2330      	movs	r3, #48	; 0x30
 8002a34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a44:	2300      	movs	r3, #0
 8002a46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a50:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002a54:	4619      	mov	r1, r3
 8002a56:	4827      	ldr	r0, [pc, #156]	; (8002af4 <HAL_UART_MspInit+0x30c>)
 8002a58:	f000 fc12 	bl	8003280 <HAL_GPIO_Init>
}
 8002a5c:	e040      	b.n	8002ae0 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==USART3)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a28      	ldr	r2, [pc, #160]	; (8002b04 <HAL_UART_MspInit+0x31c>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d13b      	bne.n	8002ae0 <HAL_UART_MspInit+0x2f8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a70:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002a74:	4618      	mov	r0, r3
 8002a76:	f001 fba9 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_UART_MspInit+0x29c>
      Error_Handler();
 8002a80:	f7ff fc50 	bl	8002324 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a84:	4b19      	ldr	r3, [pc, #100]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a88:	4a18      	ldr	r2, [pc, #96]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a8e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a90:	4b16      	ldr	r3, [pc, #88]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a98:	613b      	str	r3, [r7, #16]
 8002a9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9c:	4b13      	ldr	r3, [pc, #76]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	4a12      	ldr	r2, [pc, #72]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002aa2:	f043 0302 	orr.w	r3, r3, #2
 8002aa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aa8:	4b10      	ldr	r3, [pc, #64]	; (8002aec <HAL_UART_MspInit+0x304>)
 8002aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ab4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ab8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002abc:	2302      	movs	r3, #2
 8002abe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ace:	2307      	movs	r3, #7
 8002ad0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002ad8:	4619      	mov	r1, r3
 8002ada:	480b      	ldr	r0, [pc, #44]	; (8002b08 <HAL_UART_MspInit+0x320>)
 8002adc:	f000 fbd0 	bl	8003280 <HAL_GPIO_Init>
}
 8002ae0:	bf00      	nop
 8002ae2:	37a0      	adds	r7, #160	; 0xa0
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40008000 	.word	0x40008000
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40004c00 	.word	0x40004c00
 8002af4:	48000800 	.word	0x48000800
 8002af8:	40005000 	.word	0x40005000
 8002afc:	48000c00 	.word	0x48000c00
 8002b00:	40013800 	.word	0x40013800
 8002b04:	40004800 	.word	0x40004800
 8002b08:	48000400 	.word	0x48000400

08002b0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b08c      	sub	sp, #48	; 0x30
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 031c 	add.w	r3, r7, #28
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a40      	ldr	r2, [pc, #256]	; (8002c2c <HAL_TIM_Base_MspInit+0x120>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d10c      	bne.n	8002b48 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b2e:	4b40      	ldr	r3, [pc, #256]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b32:	4a3f      	ldr	r2, [pc, #252]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b38:	6613      	str	r3, [r2, #96]	; 0x60
 8002b3a:	4b3d      	ldr	r3, [pc, #244]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b42:	61bb      	str	r3, [r7, #24]
 8002b44:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002b46:	e06d      	b.n	8002c24 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM4)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a39      	ldr	r2, [pc, #228]	; (8002c34 <HAL_TIM_Base_MspInit+0x128>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d132      	bne.n	8002bb8 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b52:	4b37      	ldr	r3, [pc, #220]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b56:	4a36      	ldr	r2, [pc, #216]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b58:	f043 0304 	orr.w	r3, r3, #4
 8002b5c:	6593      	str	r3, [r2, #88]	; 0x58
 8002b5e:	4b34      	ldr	r3, [pc, #208]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6a:	4b31      	ldr	r3, [pc, #196]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6e:	4a30      	ldr	r2, [pc, #192]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b76:	4b2e      	ldr	r3, [pc, #184]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002b82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b90:	2300      	movs	r3, #0
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002b94:	230a      	movs	r3, #10
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b98:	f107 031c 	add.w	r3, r7, #28
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ba2:	f000 fb6d 	bl	8003280 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2100      	movs	r1, #0
 8002baa:	201e      	movs	r0, #30
 8002bac:	f000 fb33 	bl	8003216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bb0:	201e      	movs	r0, #30
 8002bb2:	f000 fb4a 	bl	800324a <HAL_NVIC_EnableIRQ>
}
 8002bb6:	e035      	b.n	8002c24 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM5)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1e      	ldr	r2, [pc, #120]	; (8002c38 <HAL_TIM_Base_MspInit+0x12c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d130      	bne.n	8002c24 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002bc2:	4b1b      	ldr	r3, [pc, #108]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc6:	4a1a      	ldr	r2, [pc, #104]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002bc8:	f043 0308 	orr.w	r3, r3, #8
 8002bcc:	6593      	str	r3, [r2, #88]	; 0x58
 8002bce:	4b18      	ldr	r3, [pc, #96]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bda:	4b15      	ldr	r3, [pc, #84]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bde:	4a14      	ldr	r2, [pc, #80]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002be6:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <HAL_TIM_Base_MspInit+0x124>)
 8002be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ul_Pin|ur_Pin;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c02:	2302      	movs	r3, #2
 8002c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c06:	f107 031c 	add.w	r3, r7, #28
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c10:	f000 fb36 	bl	8003280 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002c14:	2200      	movs	r2, #0
 8002c16:	2100      	movs	r1, #0
 8002c18:	2032      	movs	r0, #50	; 0x32
 8002c1a:	f000 fafc 	bl	8003216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002c1e:	2032      	movs	r0, #50	; 0x32
 8002c20:	f000 fb13 	bl	800324a <HAL_NVIC_EnableIRQ>
}
 8002c24:	bf00      	nop
 8002c26:	3730      	adds	r7, #48	; 0x30
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40012c00 	.word	0x40012c00
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40000800 	.word	0x40000800
 8002c38:	40000c00 	.word	0x40000c00

08002c3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b088      	sub	sp, #32
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 030c 	add.w	r3, r7, #12
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a11      	ldr	r2, [pc, #68]	; (8002ca0 <HAL_TIM_MspPostInit+0x64>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d11b      	bne.n	8002c96 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c5e:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <HAL_TIM_MspPostInit+0x68>)
 8002c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c62:	4a10      	ldr	r2, [pc, #64]	; (8002ca4 <HAL_TIM_MspPostInit+0x68>)
 8002c64:	f043 0304 	orr.w	r3, r3, #4
 8002c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <HAL_TIM_MspPostInit+0x68>)
 8002c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = uen_Pin|metal_Pin|bluea_Pin|blueb_Pin;
 8002c76:	230f      	movs	r3, #15
 8002c78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002c86:	2302      	movs	r3, #2
 8002c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c8a:	f107 030c 	add.w	r3, r7, #12
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4805      	ldr	r0, [pc, #20]	; (8002ca8 <HAL_TIM_MspPostInit+0x6c>)
 8002c92:	f000 faf5 	bl	8003280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c96:	bf00      	nop
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40012c00 	.word	0x40012c00
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	48000800 	.word	0x48000800

08002cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cb0:	e7fe      	b.n	8002cb0 <NMI_Handler+0x4>

08002cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cb6:	e7fe      	b.n	8002cb6 <HardFault_Handler+0x4>

08002cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cbc:	e7fe      	b.n	8002cbc <MemManage_Handler+0x4>

08002cbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cc2:	e7fe      	b.n	8002cc2 <BusFault_Handler+0x4>

08002cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc8:	e7fe      	b.n	8002cc8 <UsageFault_Handler+0x4>

08002cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf8:	f000 f972 	bl	8002fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d04:	4802      	ldr	r0, [pc, #8]	; (8002d10 <TIM4_IRQHandler+0x10>)
 8002d06:	f002 f82b 	bl	8004d60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000520 	.word	0x20000520

08002d14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002d18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002d1c:	f000 fc4a 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d28:	4802      	ldr	r0, [pc, #8]	; (8002d34 <TIM5_IRQHandler+0x10>)
 8002d2a:	f002 f819 	bl	8004d60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	2000056c 	.word	0x2000056c

08002d38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  return 1;
 8002d3c:	2301      	movs	r3, #1
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <_kill>:

int _kill(int pid, int sig)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d52:	f004 fb71 	bl	8007438 <__errno>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2216      	movs	r2, #22
 8002d5a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <_exit>:

void _exit (int status)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d70:	f04f 31ff 	mov.w	r1, #4294967295
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7ff ffe7 	bl	8002d48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d7a:	e7fe      	b.n	8002d7a <_exit+0x12>

08002d7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	e00a      	b.n	8002da4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d8e:	f3af 8000 	nop.w
 8002d92:	4601      	mov	r1, r0
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	60ba      	str	r2, [r7, #8]
 8002d9a:	b2ca      	uxtb	r2, r1
 8002d9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	3301      	adds	r3, #1
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	dbf0      	blt.n	8002d8e <_read+0x12>
  }

  return len;
 8002dac:	687b      	ldr	r3, [r7, #4]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b086      	sub	sp, #24
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	60f8      	str	r0, [r7, #12]
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	617b      	str	r3, [r7, #20]
 8002dc6:	e009      	b.n	8002ddc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	60ba      	str	r2, [r7, #8]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fa95 	bl	8002300 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	617b      	str	r3, [r7, #20]
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	dbf1      	blt.n	8002dc8 <_write+0x12>
  }
  return len;
 8002de4:	687b      	ldr	r3, [r7, #4]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <_close>:

int _close(int file)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002df6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e16:	605a      	str	r2, [r3, #4]
  return 0;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <_isatty>:

int _isatty(int file)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e2e:	2301      	movs	r3, #1
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e60:	4a14      	ldr	r2, [pc, #80]	; (8002eb4 <_sbrk+0x5c>)
 8002e62:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <_sbrk+0x60>)
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e6c:	4b13      	ldr	r3, [pc, #76]	; (8002ebc <_sbrk+0x64>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d102      	bne.n	8002e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <_sbrk+0x64>)
 8002e76:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <_sbrk+0x68>)
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <_sbrk+0x64>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4413      	add	r3, r2
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d207      	bcs.n	8002e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e88:	f004 fad6 	bl	8007438 <__errno>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	220c      	movs	r2, #12
 8002e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e92:	f04f 33ff 	mov.w	r3, #4294967295
 8002e96:	e009      	b.n	8002eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <_sbrk+0x64>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e9e:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <_sbrk+0x64>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	4a05      	ldr	r2, [pc, #20]	; (8002ebc <_sbrk+0x64>)
 8002ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20020000 	.word	0x20020000
 8002eb8:	00000400 	.word	0x00000400
 8002ebc:	2000073c 	.word	0x2000073c
 8002ec0:	20000758 	.word	0x20000758

08002ec4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002ec8:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <SystemInit+0x20>)
 8002eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ece:	4a05      	ldr	r2, [pc, #20]	; (8002ee4 <SystemInit+0x20>)
 8002ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	e000ed00 	.word	0xe000ed00

08002ee8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ee8:	480d      	ldr	r0, [pc, #52]	; (8002f20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002eea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002eec:	480d      	ldr	r0, [pc, #52]	; (8002f24 <LoopForever+0x6>)
  ldr r1, =_edata
 8002eee:	490e      	ldr	r1, [pc, #56]	; (8002f28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ef0:	4a0e      	ldr	r2, [pc, #56]	; (8002f2c <LoopForever+0xe>)
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002ef4:	e002      	b.n	8002efc <LoopCopyDataInit>

08002ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002efa:	3304      	adds	r3, #4

08002efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f00:	d3f9      	bcc.n	8002ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f02:	4a0b      	ldr	r2, [pc, #44]	; (8002f30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f04:	4c0b      	ldr	r4, [pc, #44]	; (8002f34 <LoopForever+0x16>)
  movs r3, #0
 8002f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f08:	e001      	b.n	8002f0e <LoopFillZerobss>

08002f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f0c:	3204      	adds	r2, #4

08002f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f10:	d3fb      	bcc.n	8002f0a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f12:	f7ff ffd7 	bl	8002ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f16:	f004 fa95 	bl	8007444 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f1a:	f7fe fcbd 	bl	8001898 <main>

08002f1e <LoopForever>:

LoopForever:
    b LoopForever
 8002f1e:	e7fe      	b.n	8002f1e <LoopForever>
  ldr   r0, =_estack
 8002f20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f28:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002f2c:	0800a504 	.word	0x0800a504
  ldr r2, =_sbss
 8002f30:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f34:	20000754 	.word	0x20000754

08002f38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f38:	e7fe      	b.n	8002f38 <ADC1_2_IRQHandler>

08002f3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b082      	sub	sp, #8
 8002f3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f44:	2003      	movs	r0, #3
 8002f46:	f000 f95b 	bl	8003200 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f000 f80e 	bl	8002f6c <HAL_InitTick>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d002      	beq.n	8002f5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	71fb      	strb	r3, [r7, #7]
 8002f5a:	e001      	b.n	8002f60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f5c:	f7ff fc20 	bl	80027a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f60:	79fb      	ldrb	r3, [r7, #7]

}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002f78:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <HAL_InitTick+0x68>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d022      	beq.n	8002fc6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002f80:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <HAL_InitTick+0x6c>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4b13      	ldr	r3, [pc, #76]	; (8002fd4 <HAL_InitTick+0x68>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 f966 	bl	8003266 <HAL_SYSTICK_Config>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10f      	bne.n	8002fc0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b0f      	cmp	r3, #15
 8002fa4:	d809      	bhi.n	8002fba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	6879      	ldr	r1, [r7, #4]
 8002faa:	f04f 30ff 	mov.w	r0, #4294967295
 8002fae:	f000 f932 	bl	8003216 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	; (8002fdc <HAL_InitTick+0x70>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6013      	str	r3, [r2, #0]
 8002fb8:	e007      	b.n	8002fca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	73fb      	strb	r3, [r7, #15]
 8002fbe:	e004      	b.n	8002fca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
 8002fc4:	e001      	b.n	8002fca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	20000010 	.word	0x20000010
 8002fd8:	20000008 	.word	0x20000008
 8002fdc:	2000000c 	.word	0x2000000c

08002fe0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fe4:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <HAL_IncTick+0x1c>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b05      	ldr	r3, [pc, #20]	; (8003000 <HAL_IncTick+0x20>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4413      	add	r3, r2
 8002fee:	4a03      	ldr	r2, [pc, #12]	; (8002ffc <HAL_IncTick+0x1c>)
 8002ff0:	6013      	str	r3, [r2, #0]
}
 8002ff2:	bf00      	nop
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	20000740 	.word	0x20000740
 8003000:	20000010 	.word	0x20000010

08003004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  return uwTick;
 8003008:	4b03      	ldr	r3, [pc, #12]	; (8003018 <HAL_GetTick+0x14>)
 800300a:	681b      	ldr	r3, [r3, #0]
}
 800300c:	4618      	mov	r0, r3
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20000740 	.word	0x20000740

0800301c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003024:	f7ff ffee 	bl	8003004 <HAL_GetTick>
 8003028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003034:	d004      	beq.n	8003040 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003036:	4b09      	ldr	r3, [pc, #36]	; (800305c <HAL_Delay+0x40>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4413      	add	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003040:	bf00      	nop
 8003042:	f7ff ffdf 	bl	8003004 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	429a      	cmp	r2, r3
 8003050:	d8f7      	bhi.n	8003042 <HAL_Delay+0x26>
  {
  }
}
 8003052:	bf00      	nop
 8003054:	bf00      	nop
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20000010 	.word	0x20000010

08003060 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800307c:	4013      	ands	r3, r2
 800307e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003088:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800308c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003092:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	60d3      	str	r3, [r2, #12]
}
 8003098:	bf00      	nop
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030ac:	4b04      	ldr	r3, [pc, #16]	; (80030c0 <__NVIC_GetPriorityGrouping+0x18>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	0a1b      	lsrs	r3, r3, #8
 80030b2:	f003 0307 	and.w	r3, r3, #7
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	db0b      	blt.n	80030ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	f003 021f 	and.w	r2, r3, #31
 80030dc:	4907      	ldr	r1, [pc, #28]	; (80030fc <__NVIC_EnableIRQ+0x38>)
 80030de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e2:	095b      	lsrs	r3, r3, #5
 80030e4:	2001      	movs	r0, #1
 80030e6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	e000e100 	.word	0xe000e100

08003100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	6039      	str	r1, [r7, #0]
 800310a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003110:	2b00      	cmp	r3, #0
 8003112:	db0a      	blt.n	800312a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	b2da      	uxtb	r2, r3
 8003118:	490c      	ldr	r1, [pc, #48]	; (800314c <__NVIC_SetPriority+0x4c>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	0112      	lsls	r2, r2, #4
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	440b      	add	r3, r1
 8003124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003128:	e00a      	b.n	8003140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	b2da      	uxtb	r2, r3
 800312e:	4908      	ldr	r1, [pc, #32]	; (8003150 <__NVIC_SetPriority+0x50>)
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	3b04      	subs	r3, #4
 8003138:	0112      	lsls	r2, r2, #4
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	440b      	add	r3, r1
 800313e:	761a      	strb	r2, [r3, #24]
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	e000e100 	.word	0xe000e100
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003154:	b480      	push	{r7}
 8003156:	b089      	sub	sp, #36	; 0x24
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f1c3 0307 	rsb	r3, r3, #7
 800316e:	2b04      	cmp	r3, #4
 8003170:	bf28      	it	cs
 8003172:	2304      	movcs	r3, #4
 8003174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	3304      	adds	r3, #4
 800317a:	2b06      	cmp	r3, #6
 800317c:	d902      	bls.n	8003184 <NVIC_EncodePriority+0x30>
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	3b03      	subs	r3, #3
 8003182:	e000      	b.n	8003186 <NVIC_EncodePriority+0x32>
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003188:	f04f 32ff 	mov.w	r2, #4294967295
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43da      	mvns	r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	401a      	ands	r2, r3
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800319c:	f04f 31ff 	mov.w	r1, #4294967295
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	fa01 f303 	lsl.w	r3, r1, r3
 80031a6:	43d9      	mvns	r1, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031ac:	4313      	orrs	r3, r2
         );
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3724      	adds	r7, #36	; 0x24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031cc:	d301      	bcc.n	80031d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031ce:	2301      	movs	r3, #1
 80031d0:	e00f      	b.n	80031f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031d2:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <SysTick_Config+0x40>)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031da:	210f      	movs	r1, #15
 80031dc:	f04f 30ff 	mov.w	r0, #4294967295
 80031e0:	f7ff ff8e 	bl	8003100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <SysTick_Config+0x40>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ea:	4b04      	ldr	r3, [pc, #16]	; (80031fc <SysTick_Config+0x40>)
 80031ec:	2207      	movs	r2, #7
 80031ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	e000e010 	.word	0xe000e010

08003200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f7ff ff29 	bl	8003060 <__NVIC_SetPriorityGrouping>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b086      	sub	sp, #24
 800321a:	af00      	add	r7, sp, #0
 800321c:	4603      	mov	r3, r0
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003224:	f7ff ff40 	bl	80030a8 <__NVIC_GetPriorityGrouping>
 8003228:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	68b9      	ldr	r1, [r7, #8]
 800322e:	6978      	ldr	r0, [r7, #20]
 8003230:	f7ff ff90 	bl	8003154 <NVIC_EncodePriority>
 8003234:	4602      	mov	r2, r0
 8003236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800323a:	4611      	mov	r1, r2
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff ff5f 	bl	8003100 <__NVIC_SetPriority>
}
 8003242:	bf00      	nop
 8003244:	3718      	adds	r7, #24
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b082      	sub	sp, #8
 800324e:	af00      	add	r7, sp, #0
 8003250:	4603      	mov	r3, r0
 8003252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff ff33 	bl	80030c4 <__NVIC_EnableIRQ>
}
 800325e:	bf00      	nop
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b082      	sub	sp, #8
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7ff ffa4 	bl	80031bc <SysTick_Config>
 8003274:	4603      	mov	r3, r0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800328e:	e15a      	b.n	8003546 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	2101      	movs	r1, #1
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	4013      	ands	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 814c 	beq.w	8003540 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d005      	beq.n	80032c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d130      	bne.n	8003322 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	2203      	movs	r2, #3
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	4013      	ands	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032f6:	2201      	movs	r2, #1
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4013      	ands	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	f003 0201 	and.w	r2, r3, #1
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b03      	cmp	r3, #3
 800332c:	d017      	beq.n	800335e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4013      	ands	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d123      	bne.n	80033b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	08da      	lsrs	r2, r3, #3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3208      	adds	r2, #8
 8003372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	220f      	movs	r2, #15
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4013      	ands	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	08da      	lsrs	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	6939      	ldr	r1, [r7, #16]
 80033ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	2203      	movs	r2, #3
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 0203 	and.w	r2, r3, #3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 80a6 	beq.w	8003540 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f4:	4b5b      	ldr	r3, [pc, #364]	; (8003564 <HAL_GPIO_Init+0x2e4>)
 80033f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f8:	4a5a      	ldr	r2, [pc, #360]	; (8003564 <HAL_GPIO_Init+0x2e4>)
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	6613      	str	r3, [r2, #96]	; 0x60
 8003400:	4b58      	ldr	r3, [pc, #352]	; (8003564 <HAL_GPIO_Init+0x2e4>)
 8003402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800340c:	4a56      	ldr	r2, [pc, #344]	; (8003568 <HAL_GPIO_Init+0x2e8>)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	089b      	lsrs	r3, r3, #2
 8003412:	3302      	adds	r3, #2
 8003414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	220f      	movs	r2, #15
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	43db      	mvns	r3, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4013      	ands	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003436:	d01f      	beq.n	8003478 <HAL_GPIO_Init+0x1f8>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a4c      	ldr	r2, [pc, #304]	; (800356c <HAL_GPIO_Init+0x2ec>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d019      	beq.n	8003474 <HAL_GPIO_Init+0x1f4>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a4b      	ldr	r2, [pc, #300]	; (8003570 <HAL_GPIO_Init+0x2f0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d013      	beq.n	8003470 <HAL_GPIO_Init+0x1f0>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a4a      	ldr	r2, [pc, #296]	; (8003574 <HAL_GPIO_Init+0x2f4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00d      	beq.n	800346c <HAL_GPIO_Init+0x1ec>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a49      	ldr	r2, [pc, #292]	; (8003578 <HAL_GPIO_Init+0x2f8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d007      	beq.n	8003468 <HAL_GPIO_Init+0x1e8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a48      	ldr	r2, [pc, #288]	; (800357c <HAL_GPIO_Init+0x2fc>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d101      	bne.n	8003464 <HAL_GPIO_Init+0x1e4>
 8003460:	2305      	movs	r3, #5
 8003462:	e00a      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 8003464:	2306      	movs	r3, #6
 8003466:	e008      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 8003468:	2304      	movs	r3, #4
 800346a:	e006      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 800346c:	2303      	movs	r3, #3
 800346e:	e004      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 8003470:	2302      	movs	r3, #2
 8003472:	e002      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_GPIO_Init+0x1fa>
 8003478:	2300      	movs	r3, #0
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	f002 0203 	and.w	r2, r2, #3
 8003480:	0092      	lsls	r2, r2, #2
 8003482:	4093      	lsls	r3, r2
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800348a:	4937      	ldr	r1, [pc, #220]	; (8003568 <HAL_GPIO_Init+0x2e8>)
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	3302      	adds	r3, #2
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003498:	4b39      	ldr	r3, [pc, #228]	; (8003580 <HAL_GPIO_Init+0x300>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	43db      	mvns	r3, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4013      	ands	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034bc:	4a30      	ldr	r2, [pc, #192]	; (8003580 <HAL_GPIO_Init+0x300>)
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80034c2:	4b2f      	ldr	r3, [pc, #188]	; (8003580 <HAL_GPIO_Init+0x300>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	43db      	mvns	r3, r3
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034e6:	4a26      	ldr	r2, [pc, #152]	; (8003580 <HAL_GPIO_Init+0x300>)
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80034ec:	4b24      	ldr	r3, [pc, #144]	; (8003580 <HAL_GPIO_Init+0x300>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4013      	ands	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003510:	4a1b      	ldr	r2, [pc, #108]	; (8003580 <HAL_GPIO_Init+0x300>)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003516:	4b1a      	ldr	r3, [pc, #104]	; (8003580 <HAL_GPIO_Init+0x300>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	43db      	mvns	r3, r3
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	4013      	ands	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800353a:	4a11      	ldr	r2, [pc, #68]	; (8003580 <HAL_GPIO_Init+0x300>)
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	3301      	adds	r3, #1
 8003544:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	fa22 f303 	lsr.w	r3, r2, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	f47f ae9d 	bne.w	8003290 <HAL_GPIO_Init+0x10>
  }
}
 8003556:	bf00      	nop
 8003558:	bf00      	nop
 800355a:	371c      	adds	r7, #28
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	40021000 	.word	0x40021000
 8003568:	40010000 	.word	0x40010000
 800356c:	48000400 	.word	0x48000400
 8003570:	48000800 	.word	0x48000800
 8003574:	48000c00 	.word	0x48000c00
 8003578:	48001000 	.word	0x48001000
 800357c:	48001400 	.word	0x48001400
 8003580:	40010400 	.word	0x40010400

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035a0:	e002      	b.n	80035a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035a2:	887a      	ldrh	r2, [r7, #2]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035be:	4b08      	ldr	r3, [pc, #32]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ca:	4a05      	ldr	r2, [pc, #20]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f806 	bl	80035e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40010400 	.word	0x40010400

080035e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d141      	bne.n	800368e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800360a:	4b4b      	ldr	r3, [pc, #300]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003616:	d131      	bne.n	800367c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003618:	4b47      	ldr	r3, [pc, #284]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800361a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800361e:	4a46      	ldr	r2, [pc, #280]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003620:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003624:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003628:	4b43      	ldr	r3, [pc, #268]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003630:	4a41      	ldr	r2, [pc, #260]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003632:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003636:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003638:	4b40      	ldr	r3, [pc, #256]	; (800373c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2232      	movs	r2, #50	; 0x32
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	4a3f      	ldr	r2, [pc, #252]	; (8003740 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	0c9b      	lsrs	r3, r3, #18
 800364a:	3301      	adds	r3, #1
 800364c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800364e:	e002      	b.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	3b01      	subs	r3, #1
 8003654:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003656:	4b38      	ldr	r3, [pc, #224]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003662:	d102      	bne.n	800366a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f2      	bne.n	8003650 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800366a:	4b33      	ldr	r3, [pc, #204]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003676:	d158      	bne.n	800372a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e057      	b.n	800372c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800367c:	4b2e      	ldr	r3, [pc, #184]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800367e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003682:	4a2d      	ldr	r2, [pc, #180]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003684:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003688:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800368c:	e04d      	b.n	800372a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003694:	d141      	bne.n	800371a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003696:	4b28      	ldr	r3, [pc, #160]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800369e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a2:	d131      	bne.n	8003708 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036a4:	4b24      	ldr	r3, [pc, #144]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036aa:	4a23      	ldr	r2, [pc, #140]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036b4:	4b20      	ldr	r3, [pc, #128]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036bc:	4a1e      	ldr	r2, [pc, #120]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036c4:	4b1d      	ldr	r3, [pc, #116]	; (800373c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2232      	movs	r2, #50	; 0x32
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	4a1c      	ldr	r2, [pc, #112]	; (8003740 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036d0:	fba2 2303 	umull	r2, r3, r2, r3
 80036d4:	0c9b      	lsrs	r3, r3, #18
 80036d6:	3301      	adds	r3, #1
 80036d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036da:	e002      	b.n	80036e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	3b01      	subs	r3, #1
 80036e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036e2:	4b15      	ldr	r3, [pc, #84]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ee:	d102      	bne.n	80036f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f2      	bne.n	80036dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036f6:	4b10      	ldr	r3, [pc, #64]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003702:	d112      	bne.n	800372a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e011      	b.n	800372c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003708:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003714:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003718:	e007      	b.n	800372a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800371a:	4b07      	ldr	r3, [pc, #28]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003722:	4a05      	ldr	r2, [pc, #20]	; (8003738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003724:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003728:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	40007000 	.word	0x40007000
 800373c:	20000008 	.word	0x20000008
 8003740:	431bde83 	.word	0x431bde83

08003744 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003748:	4b05      	ldr	r3, [pc, #20]	; (8003760 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	4a04      	ldr	r2, [pc, #16]	; (8003760 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800374e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003752:	6093      	str	r3, [r2, #8]
}
 8003754:	bf00      	nop
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40007000 	.word	0x40007000

08003764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b088      	sub	sp, #32
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e306      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d075      	beq.n	800386e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003782:	4b97      	ldr	r3, [pc, #604]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800378c:	4b94      	ldr	r3, [pc, #592]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	2b0c      	cmp	r3, #12
 800379a:	d102      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3e>
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d002      	beq.n	80037a8 <HAL_RCC_OscConfig+0x44>
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d10b      	bne.n	80037c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a8:	4b8d      	ldr	r3, [pc, #564]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d05b      	beq.n	800386c <HAL_RCC_OscConfig+0x108>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d157      	bne.n	800386c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e2e1      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c8:	d106      	bne.n	80037d8 <HAL_RCC_OscConfig+0x74>
 80037ca:	4b85      	ldr	r3, [pc, #532]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a84      	ldr	r2, [pc, #528]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	e01d      	b.n	8003814 <HAL_RCC_OscConfig+0xb0>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037e0:	d10c      	bne.n	80037fc <HAL_RCC_OscConfig+0x98>
 80037e2:	4b7f      	ldr	r3, [pc, #508]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a7e      	ldr	r2, [pc, #504]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	4b7c      	ldr	r3, [pc, #496]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a7b      	ldr	r2, [pc, #492]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037f8:	6013      	str	r3, [r2, #0]
 80037fa:	e00b      	b.n	8003814 <HAL_RCC_OscConfig+0xb0>
 80037fc:	4b78      	ldr	r3, [pc, #480]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a77      	ldr	r2, [pc, #476]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003806:	6013      	str	r3, [r2, #0]
 8003808:	4b75      	ldr	r3, [pc, #468]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a74      	ldr	r2, [pc, #464]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800380e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d013      	beq.n	8003844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381c:	f7ff fbf2 	bl	8003004 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003824:	f7ff fbee 	bl	8003004 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b64      	cmp	r3, #100	; 0x64
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e2a6      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003836:	4b6a      	ldr	r3, [pc, #424]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0f0      	beq.n	8003824 <HAL_RCC_OscConfig+0xc0>
 8003842:	e014      	b.n	800386e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003844:	f7ff fbde 	bl	8003004 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800384c:	f7ff fbda 	bl	8003004 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	; 0x64
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e292      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800385e:	4b60      	ldr	r3, [pc, #384]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1f0      	bne.n	800384c <HAL_RCC_OscConfig+0xe8>
 800386a:	e000      	b.n	800386e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800386c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d075      	beq.n	8003966 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800387a:	4b59      	ldr	r3, [pc, #356]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003884:	4b56      	ldr	r3, [pc, #344]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b0c      	cmp	r3, #12
 8003892:	d102      	bne.n	800389a <HAL_RCC_OscConfig+0x136>
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d002      	beq.n	80038a0 <HAL_RCC_OscConfig+0x13c>
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2b04      	cmp	r3, #4
 800389e:	d11f      	bne.n	80038e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038a0:	4b4f      	ldr	r3, [pc, #316]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d005      	beq.n	80038b8 <HAL_RCC_OscConfig+0x154>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e265      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b8:	4b49      	ldr	r3, [pc, #292]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	061b      	lsls	r3, r3, #24
 80038c6:	4946      	ldr	r1, [pc, #280]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038cc:	4b45      	ldr	r3, [pc, #276]	; (80039e4 <HAL_RCC_OscConfig+0x280>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fb4b 	bl	8002f6c <HAL_InitTick>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d043      	beq.n	8003964 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e251      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d023      	beq.n	8003930 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e8:	4b3d      	ldr	r3, [pc, #244]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a3c      	ldr	r2, [pc, #240]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80038ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f4:	f7ff fb86 	bl	8003004 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038fc:	f7ff fb82 	bl	8003004 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e23a      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800390e:	4b34      	ldr	r3, [pc, #208]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0f0      	beq.n	80038fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800391a:	4b31      	ldr	r3, [pc, #196]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	061b      	lsls	r3, r3, #24
 8003928:	492d      	ldr	r1, [pc, #180]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800392a:	4313      	orrs	r3, r2
 800392c:	604b      	str	r3, [r1, #4]
 800392e:	e01a      	b.n	8003966 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003930:	4b2b      	ldr	r3, [pc, #172]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a2a      	ldr	r2, [pc, #168]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003936:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800393a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393c:	f7ff fb62 	bl	8003004 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003944:	f7ff fb5e 	bl	8003004 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e216      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003956:	4b22      	ldr	r3, [pc, #136]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0x1e0>
 8003962:	e000      	b.n	8003966 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003964:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	2b00      	cmp	r3, #0
 8003970:	d041      	beq.n	80039f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d01c      	beq.n	80039b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800397a:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 800397c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003980:	4a17      	ldr	r2, [pc, #92]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 8003982:	f043 0301 	orr.w	r3, r3, #1
 8003986:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800398a:	f7ff fb3b 	bl	8003004 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003992:	f7ff fb37 	bl	8003004 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e1ef      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039a4:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80039a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0ef      	beq.n	8003992 <HAL_RCC_OscConfig+0x22e>
 80039b2:	e020      	b.n	80039f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039b4:	4b0a      	ldr	r3, [pc, #40]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80039b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ba:	4a09      	ldr	r2, [pc, #36]	; (80039e0 <HAL_RCC_OscConfig+0x27c>)
 80039bc:	f023 0301 	bic.w	r3, r3, #1
 80039c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c4:	f7ff fb1e 	bl	8003004 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039ca:	e00d      	b.n	80039e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039cc:	f7ff fb1a 	bl	8003004 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d906      	bls.n	80039e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e1d2      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
 80039de:	bf00      	nop
 80039e0:	40021000 	.word	0x40021000
 80039e4:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039e8:	4b8c      	ldr	r3, [pc, #560]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 80039ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1ea      	bne.n	80039cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0304 	and.w	r3, r3, #4
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f000 80a6 	beq.w	8003b50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a04:	2300      	movs	r3, #0
 8003a06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a08:	4b84      	ldr	r3, [pc, #528]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_RCC_OscConfig+0x2b4>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <HAL_RCC_OscConfig+0x2b6>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00d      	beq.n	8003a3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a1e:	4b7f      	ldr	r3, [pc, #508]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a22:	4a7e      	ldr	r2, [pc, #504]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a28:	6593      	str	r3, [r2, #88]	; 0x58
 8003a2a:	4b7c      	ldr	r3, [pc, #496]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a36:	2301      	movs	r3, #1
 8003a38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a3a:	4b79      	ldr	r3, [pc, #484]	; (8003c20 <HAL_RCC_OscConfig+0x4bc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d118      	bne.n	8003a78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a46:	4b76      	ldr	r3, [pc, #472]	; (8003c20 <HAL_RCC_OscConfig+0x4bc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a75      	ldr	r2, [pc, #468]	; (8003c20 <HAL_RCC_OscConfig+0x4bc>)
 8003a4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a52:	f7ff fad7 	bl	8003004 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a5a:	f7ff fad3 	bl	8003004 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e18b      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6c:	4b6c      	ldr	r3, [pc, #432]	; (8003c20 <HAL_RCC_OscConfig+0x4bc>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0f0      	beq.n	8003a5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d108      	bne.n	8003a92 <HAL_RCC_OscConfig+0x32e>
 8003a80:	4b66      	ldr	r3, [pc, #408]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a86:	4a65      	ldr	r2, [pc, #404]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a90:	e024      	b.n	8003adc <HAL_RCC_OscConfig+0x378>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	d110      	bne.n	8003abc <HAL_RCC_OscConfig+0x358>
 8003a9a:	4b60      	ldr	r3, [pc, #384]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa0:	4a5e      	ldr	r2, [pc, #376]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003aa2:	f043 0304 	orr.w	r3, r3, #4
 8003aa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003aaa:	4b5c      	ldr	r3, [pc, #368]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ab0:	4a5a      	ldr	r2, [pc, #360]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ab2:	f043 0301 	orr.w	r3, r3, #1
 8003ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003aba:	e00f      	b.n	8003adc <HAL_RCC_OscConfig+0x378>
 8003abc:	4b57      	ldr	r3, [pc, #348]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac2:	4a56      	ldr	r2, [pc, #344]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ac4:	f023 0301 	bic.w	r3, r3, #1
 8003ac8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003acc:	4b53      	ldr	r3, [pc, #332]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad2:	4a52      	ldr	r2, [pc, #328]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ad4:	f023 0304 	bic.w	r3, r3, #4
 8003ad8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d016      	beq.n	8003b12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae4:	f7ff fa8e 	bl	8003004 <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aec:	f7ff fa8a 	bl	8003004 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e140      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b02:	4b46      	ldr	r3, [pc, #280]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0ed      	beq.n	8003aec <HAL_RCC_OscConfig+0x388>
 8003b10:	e015      	b.n	8003b3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b12:	f7ff fa77 	bl	8003004 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b18:	e00a      	b.n	8003b30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1a:	f7ff fa73 	bl	8003004 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e129      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b30:	4b3a      	ldr	r3, [pc, #232]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1ed      	bne.n	8003b1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b3e:	7ffb      	ldrb	r3, [r7, #31]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d105      	bne.n	8003b50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b44:	4b35      	ldr	r3, [pc, #212]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b48:	4a34      	ldr	r2, [pc, #208]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b4e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0320 	and.w	r3, r3, #32
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d03c      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d01c      	beq.n	8003b9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b64:	4b2d      	ldr	r3, [pc, #180]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b6a:	4a2c      	ldr	r2, [pc, #176]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b6c:	f043 0301 	orr.w	r3, r3, #1
 8003b70:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b74:	f7ff fa46 	bl	8003004 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b7c:	f7ff fa42 	bl	8003004 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e0fa      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b8e:	4b23      	ldr	r3, [pc, #140]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003b90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0ef      	beq.n	8003b7c <HAL_RCC_OscConfig+0x418>
 8003b9c:	e01b      	b.n	8003bd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b9e:	4b1f      	ldr	r3, [pc, #124]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ba0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ba4:	4a1d      	ldr	r2, [pc, #116]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003ba6:	f023 0301 	bic.w	r3, r3, #1
 8003baa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bae:	f7ff fa29 	bl	8003004 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bb6:	f7ff fa25 	bl	8003004 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e0dd      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bc8:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1ef      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 80d1 	beq.w	8003d82 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003be0:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f003 030c 	and.w	r3, r3, #12
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	f000 808b 	beq.w	8003d04 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d15e      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf6:	4b09      	ldr	r3, [pc, #36]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a08      	ldr	r2, [pc, #32]	; (8003c1c <HAL_RCC_OscConfig+0x4b8>)
 8003bfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c02:	f7ff f9ff 	bl	8003004 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c08:	e00c      	b.n	8003c24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0a:	f7ff f9fb 	bl	8003004 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d905      	bls.n	8003c24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e0b3      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c24:	4b59      	ldr	r3, [pc, #356]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1ec      	bne.n	8003c0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c30:	4b56      	ldr	r3, [pc, #344]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c32:	68da      	ldr	r2, [r3, #12]
 8003c34:	4b56      	ldr	r3, [pc, #344]	; (8003d90 <HAL_RCC_OscConfig+0x62c>)
 8003c36:	4013      	ands	r3, r2
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6a11      	ldr	r1, [r2, #32]
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c40:	3a01      	subs	r2, #1
 8003c42:	0112      	lsls	r2, r2, #4
 8003c44:	4311      	orrs	r1, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c4a:	0212      	lsls	r2, r2, #8
 8003c4c:	4311      	orrs	r1, r2
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c52:	0852      	lsrs	r2, r2, #1
 8003c54:	3a01      	subs	r2, #1
 8003c56:	0552      	lsls	r2, r2, #21
 8003c58:	4311      	orrs	r1, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c5e:	0852      	lsrs	r2, r2, #1
 8003c60:	3a01      	subs	r2, #1
 8003c62:	0652      	lsls	r2, r2, #25
 8003c64:	4311      	orrs	r1, r2
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c6a:	06d2      	lsls	r2, r2, #27
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	4947      	ldr	r1, [pc, #284]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c74:	4b45      	ldr	r3, [pc, #276]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a44      	ldr	r2, [pc, #272]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c80:	4b42      	ldr	r3, [pc, #264]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	4a41      	ldr	r2, [pc, #260]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8c:	f7ff f9ba 	bl	8003004 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c94:	f7ff f9b6 	bl	8003004 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e06e      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ca6:	4b39      	ldr	r3, [pc, #228]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0f0      	beq.n	8003c94 <HAL_RCC_OscConfig+0x530>
 8003cb2:	e066      	b.n	8003d82 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb4:	4b35      	ldr	r3, [pc, #212]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a34      	ldr	r2, [pc, #208]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cbe:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003cc0:	4b32      	ldr	r3, [pc, #200]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	4a31      	ldr	r2, [pc, #196]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cc6:	f023 0303 	bic.w	r3, r3, #3
 8003cca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003ccc:	4b2f      	ldr	r3, [pc, #188]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4a2e      	ldr	r2, [pc, #184]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cd2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cda:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cdc:	f7ff f992 	bl	8003004 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce4:	f7ff f98e 	bl	8003004 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e046      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf6:	4b25      	ldr	r3, [pc, #148]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x580>
 8003d02:	e03e      	b.n	8003d82 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	69db      	ldr	r3, [r3, #28]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e039      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003d10:	4b1e      	ldr	r3, [pc, #120]	; (8003d8c <HAL_RCC_OscConfig+0x628>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f003 0203 	and.w	r2, r3, #3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d12c      	bne.n	8003d7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d123      	bne.n	8003d7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d11b      	bne.n	8003d7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d113      	bne.n	8003d7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d60:	085b      	lsrs	r3, r3, #1
 8003d62:	3b01      	subs	r3, #1
 8003d64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d74:	085b      	lsrs	r3, r3, #1
 8003d76:	3b01      	subs	r3, #1
 8003d78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d001      	beq.n	8003d82 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	019f800c 	.word	0x019f800c

08003d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e11e      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dac:	4b91      	ldr	r3, [pc, #580]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d910      	bls.n	8003ddc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dba:	4b8e      	ldr	r3, [pc, #568]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f023 020f 	bic.w	r2, r3, #15
 8003dc2:	498c      	ldr	r1, [pc, #560]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dca:	4b8a      	ldr	r3, [pc, #552]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d001      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e106      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d073      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b03      	cmp	r3, #3
 8003dee:	d129      	bne.n	8003e44 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003df0:	4b81      	ldr	r3, [pc, #516]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e0f4      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003e00:	f000 f99e 	bl	8004140 <RCC_GetSysClockFreqFromPLLSource>
 8003e04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	4a7c      	ldr	r2, [pc, #496]	; (8003ffc <HAL_RCC_ClockConfig+0x268>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d93f      	bls.n	8003e8e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e0e:	4b7a      	ldr	r3, [pc, #488]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d009      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d033      	beq.n	8003e8e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d12f      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e2e:	4b72      	ldr	r3, [pc, #456]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e36:	4a70      	ldr	r2, [pc, #448]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	617b      	str	r3, [r7, #20]
 8003e42:	e024      	b.n	8003e8e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d107      	bne.n	8003e5c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e4c:	4b6a      	ldr	r3, [pc, #424]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d109      	bne.n	8003e6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e0c6      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e5c:	4b66      	ldr	r3, [pc, #408]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0be      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003e6c:	f000 f8ce 	bl	800400c <HAL_RCC_GetSysClockFreq>
 8003e70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4a61      	ldr	r2, [pc, #388]	; (8003ffc <HAL_RCC_ClockConfig+0x268>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d909      	bls.n	8003e8e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e7a:	4b5f      	ldr	r3, [pc, #380]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e82:	4a5d      	ldr	r2, [pc, #372]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e88:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003e8a:	2380      	movs	r3, #128	; 0x80
 8003e8c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e8e:	4b5a      	ldr	r3, [pc, #360]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f023 0203 	bic.w	r2, r3, #3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	4957      	ldr	r1, [pc, #348]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea0:	f7ff f8b0 	bl	8003004 <HAL_GetTick>
 8003ea4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea8:	f7ff f8ac 	bl	8003004 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e095      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ebe:	4b4e      	ldr	r3, [pc, #312]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 020c 	and.w	r2, r3, #12
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d1eb      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d023      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ee8:	4b43      	ldr	r3, [pc, #268]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	4a42      	ldr	r2, [pc, #264]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003eee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ef2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f00:	4b3d      	ldr	r3, [pc, #244]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003f08:	4a3b      	ldr	r2, [pc, #236]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f10:	4b39      	ldr	r3, [pc, #228]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	4936      	ldr	r1, [pc, #216]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	608b      	str	r3, [r1, #8]
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	2b80      	cmp	r3, #128	; 0x80
 8003f28:	d105      	bne.n	8003f36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003f2a:	4b33      	ldr	r3, [pc, #204]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	4a32      	ldr	r2, [pc, #200]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f36:	4b2f      	ldr	r3, [pc, #188]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d21d      	bcs.n	8003f80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f44:	4b2b      	ldr	r3, [pc, #172]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 020f 	bic.w	r2, r3, #15
 8003f4c:	4929      	ldr	r1, [pc, #164]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f54:	f7ff f856 	bl	8003004 <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5c:	f7ff f852 	bl	8003004 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e03b      	b.n	8003fea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f72:	4b20      	ldr	r3, [pc, #128]	; (8003ff4 <HAL_RCC_ClockConfig+0x260>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 030f 	and.w	r3, r3, #15
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d1ed      	bne.n	8003f5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f8c:	4b1a      	ldr	r3, [pc, #104]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4917      	ldr	r1, [pc, #92]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003faa:	4b13      	ldr	r3, [pc, #76]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	490f      	ldr	r1, [pc, #60]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fbe:	f000 f825 	bl	800400c <HAL_RCC_GetSysClockFreq>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	; (8003ff8 <HAL_RCC_ClockConfig+0x264>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	091b      	lsrs	r3, r3, #4
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	490c      	ldr	r1, [pc, #48]	; (8004000 <HAL_RCC_ClockConfig+0x26c>)
 8003fd0:	5ccb      	ldrb	r3, [r1, r3]
 8003fd2:	f003 031f 	and.w	r3, r3, #31
 8003fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fda:	4a0a      	ldr	r2, [pc, #40]	; (8004004 <HAL_RCC_ClockConfig+0x270>)
 8003fdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003fde:	4b0a      	ldr	r3, [pc, #40]	; (8004008 <HAL_RCC_ClockConfig+0x274>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fe ffc2 	bl	8002f6c <HAL_InitTick>
 8003fe8:	4603      	mov	r3, r0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40022000 	.word	0x40022000
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	04c4b400 	.word	0x04c4b400
 8004000:	0800a0d8 	.word	0x0800a0d8
 8004004:	20000008 	.word	0x20000008
 8004008:	2000000c 	.word	0x2000000c

0800400c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004012:	4b2c      	ldr	r3, [pc, #176]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 030c 	and.w	r3, r3, #12
 800401a:	2b04      	cmp	r3, #4
 800401c:	d102      	bne.n	8004024 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800401e:	4b2a      	ldr	r3, [pc, #168]	; (80040c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004020:	613b      	str	r3, [r7, #16]
 8004022:	e047      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004024:	4b27      	ldr	r3, [pc, #156]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f003 030c 	and.w	r3, r3, #12
 800402c:	2b08      	cmp	r3, #8
 800402e:	d102      	bne.n	8004036 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004030:	4b26      	ldr	r3, [pc, #152]	; (80040cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	e03e      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004036:	4b23      	ldr	r3, [pc, #140]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b0c      	cmp	r3, #12
 8004040:	d136      	bne.n	80040b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004042:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800404c:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	3301      	adds	r3, #1
 8004058:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b03      	cmp	r3, #3
 800405e:	d10c      	bne.n	800407a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004060:	4a1a      	ldr	r2, [pc, #104]	; (80040cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	fbb2 f3f3 	udiv	r3, r2, r3
 8004068:	4a16      	ldr	r2, [pc, #88]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800406a:	68d2      	ldr	r2, [r2, #12]
 800406c:	0a12      	lsrs	r2, r2, #8
 800406e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004072:	fb02 f303 	mul.w	r3, r2, r3
 8004076:	617b      	str	r3, [r7, #20]
      break;
 8004078:	e00c      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800407a:	4a13      	ldr	r2, [pc, #76]	; (80040c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004082:	4a10      	ldr	r2, [pc, #64]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004084:	68d2      	ldr	r2, [r2, #12]
 8004086:	0a12      	lsrs	r2, r2, #8
 8004088:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800408c:	fb02 f303 	mul.w	r3, r2, r3
 8004090:	617b      	str	r3, [r7, #20]
      break;
 8004092:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004094:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	0e5b      	lsrs	r3, r3, #25
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	3301      	adds	r3, #1
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	613b      	str	r3, [r7, #16]
 80040ae:	e001      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80040b4:	693b      	ldr	r3, [r7, #16]
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	371c      	adds	r7, #28
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	40021000 	.word	0x40021000
 80040c8:	00f42400 	.word	0x00f42400
 80040cc:	016e3600 	.word	0x016e3600

080040d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040d4:	4b03      	ldr	r3, [pc, #12]	; (80040e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040d6:	681b      	ldr	r3, [r3, #0]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	20000008 	.word	0x20000008

080040e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040ec:	f7ff fff0 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 80040f0:	4602      	mov	r2, r0
 80040f2:	4b06      	ldr	r3, [pc, #24]	; (800410c <HAL_RCC_GetPCLK1Freq+0x24>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	4904      	ldr	r1, [pc, #16]	; (8004110 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040fe:	5ccb      	ldrb	r3, [r1, r3]
 8004100:	f003 031f 	and.w	r3, r3, #31
 8004104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004108:	4618      	mov	r0, r3
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40021000 	.word	0x40021000
 8004110:	0800a0e8 	.word	0x0800a0e8

08004114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004118:	f7ff ffda 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 800411c:	4602      	mov	r2, r0
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	0adb      	lsrs	r3, r3, #11
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	4904      	ldr	r1, [pc, #16]	; (800413c <HAL_RCC_GetPCLK2Freq+0x28>)
 800412a:	5ccb      	ldrb	r3, [r1, r3]
 800412c:	f003 031f 	and.w	r3, r3, #31
 8004130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004134:	4618      	mov	r0, r3
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40021000 	.word	0x40021000
 800413c:	0800a0e8 	.word	0x0800a0e8

08004140 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004146:	4b1e      	ldr	r3, [pc, #120]	; (80041c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004150:	4b1b      	ldr	r3, [pc, #108]	; (80041c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	3301      	adds	r3, #1
 800415c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d10c      	bne.n	800417e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004164:	4a17      	ldr	r2, [pc, #92]	; (80041c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	4a14      	ldr	r2, [pc, #80]	; (80041c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800416e:	68d2      	ldr	r2, [r2, #12]
 8004170:	0a12      	lsrs	r2, r2, #8
 8004172:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004176:	fb02 f303 	mul.w	r3, r2, r3
 800417a:	617b      	str	r3, [r7, #20]
    break;
 800417c:	e00c      	b.n	8004198 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800417e:	4a12      	ldr	r2, [pc, #72]	; (80041c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	fbb2 f3f3 	udiv	r3, r2, r3
 8004186:	4a0e      	ldr	r2, [pc, #56]	; (80041c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004188:	68d2      	ldr	r2, [r2, #12]
 800418a:	0a12      	lsrs	r2, r2, #8
 800418c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004190:	fb02 f303 	mul.w	r3, r2, r3
 8004194:	617b      	str	r3, [r7, #20]
    break;
 8004196:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004198:	4b09      	ldr	r3, [pc, #36]	; (80041c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	0e5b      	lsrs	r3, r3, #25
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	3301      	adds	r3, #1
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80041b2:	687b      	ldr	r3, [r7, #4]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	40021000 	.word	0x40021000
 80041c4:	016e3600 	.word	0x016e3600
 80041c8:	00f42400 	.word	0x00f42400

080041cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041d4:	2300      	movs	r3, #0
 80041d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041d8:	2300      	movs	r3, #0
 80041da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f000 8098 	beq.w	800431a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ea:	2300      	movs	r3, #0
 80041ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ee:	4b43      	ldr	r3, [pc, #268]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10d      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041fa:	4b40      	ldr	r3, [pc, #256]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041fe:	4a3f      	ldr	r2, [pc, #252]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004204:	6593      	str	r3, [r2, #88]	; 0x58
 8004206:	4b3d      	ldr	r3, [pc, #244]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800420a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420e:	60bb      	str	r3, [r7, #8]
 8004210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004212:	2301      	movs	r3, #1
 8004214:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004216:	4b3a      	ldr	r3, [pc, #232]	; (8004300 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a39      	ldr	r2, [pc, #228]	; (8004300 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800421c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004220:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004222:	f7fe feef 	bl	8003004 <HAL_GetTick>
 8004226:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004228:	e009      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422a:	f7fe feeb 	bl	8003004 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d902      	bls.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	74fb      	strb	r3, [r7, #19]
        break;
 800423c:	e005      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800423e:	4b30      	ldr	r3, [pc, #192]	; (8004300 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0ef      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d159      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004250:	4b2a      	ldr	r3, [pc, #168]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800425a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01e      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	429a      	cmp	r2, r3
 800426a:	d019      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800426c:	4b23      	ldr	r3, [pc, #140]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800426e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004276:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004278:	4b20      	ldr	r3, [pc, #128]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800427e:	4a1f      	ldr	r2, [pc, #124]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004288:	4b1c      	ldr	r3, [pc, #112]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800428a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428e:	4a1b      	ldr	r2, [pc, #108]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004298:	4a18      	ldr	r2, [pc, #96]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d016      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042aa:	f7fe feab 	bl	8003004 <HAL_GetTick>
 80042ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042b0:	e00b      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b2:	f7fe fea7 	bl	8003004 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d902      	bls.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	74fb      	strb	r3, [r7, #19]
            break;
 80042c8:	e006      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ca:	4b0c      	ldr	r3, [pc, #48]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0ec      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80042d8:	7cfb      	ldrb	r3, [r7, #19]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10b      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042de:	4b07      	ldr	r3, [pc, #28]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ec:	4903      	ldr	r1, [pc, #12]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80042f4:	e008      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042f6:	7cfb      	ldrb	r3, [r7, #19]
 80042f8:	74bb      	strb	r3, [r7, #18]
 80042fa:	e005      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80042fc:	40021000 	.word	0x40021000
 8004300:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004308:	7c7b      	ldrb	r3, [r7, #17]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d105      	bne.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800430e:	4ba7      	ldr	r3, [pc, #668]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004312:	4aa6      	ldr	r2, [pc, #664]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004314:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004318:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00a      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004326:	4ba1      	ldr	r3, [pc, #644]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432c:	f023 0203 	bic.w	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	499d      	ldr	r1, [pc, #628]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d00a      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004348:	4b98      	ldr	r3, [pc, #608]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434e:	f023 020c 	bic.w	r2, r3, #12
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	4995      	ldr	r1, [pc, #596]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004358:	4313      	orrs	r3, r2
 800435a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0304 	and.w	r3, r3, #4
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00a      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800436a:	4b90      	ldr	r3, [pc, #576]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800436c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004370:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	498c      	ldr	r1, [pc, #560]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437a:	4313      	orrs	r3, r2
 800437c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00a      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800438c:	4b87      	ldr	r3, [pc, #540]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004392:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	4984      	ldr	r1, [pc, #528]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439c:	4313      	orrs	r3, r2
 800439e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043ae:	4b7f      	ldr	r3, [pc, #508]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	497b      	ldr	r1, [pc, #492]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0320 	and.w	r3, r3, #32
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00a      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043d0:	4b76      	ldr	r3, [pc, #472]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	4973      	ldr	r1, [pc, #460]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00a      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043f2:	4b6e      	ldr	r3, [pc, #440]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	496a      	ldr	r1, [pc, #424]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004402:	4313      	orrs	r3, r2
 8004404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00a      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004414:	4b65      	ldr	r3, [pc, #404]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800441a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	4962      	ldr	r1, [pc, #392]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004424:	4313      	orrs	r3, r2
 8004426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004436:	4b5d      	ldr	r3, [pc, #372]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	4959      	ldr	r1, [pc, #356]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004446:	4313      	orrs	r3, r2
 8004448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004458:	4b54      	ldr	r3, [pc, #336]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800445a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800445e:	f023 0203 	bic.w	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004466:	4951      	ldr	r1, [pc, #324]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800447a:	4b4c      	ldr	r3, [pc, #304]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800447c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004480:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	4948      	ldr	r1, [pc, #288]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448a:	4313      	orrs	r3, r2
 800448c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004498:	2b00      	cmp	r3, #0
 800449a:	d015      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800449c:	4b43      	ldr	r3, [pc, #268]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	4940      	ldr	r1, [pc, #256]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ba:	d105      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044bc:	4b3b      	ldr	r3, [pc, #236]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	4a3a      	ldr	r2, [pc, #232]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d015      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044d4:	4b35      	ldr	r3, [pc, #212]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e2:	4932      	ldr	r1, [pc, #200]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044f2:	d105      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f4:	4b2d      	ldr	r3, [pc, #180]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	4a2c      	ldr	r2, [pc, #176]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044fe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d015      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800450c:	4b27      	ldr	r3, [pc, #156]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004512:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451a:	4924      	ldr	r1, [pc, #144]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004526:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800452a:	d105      	bne.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800452c:	4b1f      	ldr	r3, [pc, #124]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	4a1e      	ldr	r2, [pc, #120]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004536:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d015      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004544:	4b19      	ldr	r3, [pc, #100]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004552:	4916      	ldr	r1, [pc, #88]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004554:	4313      	orrs	r3, r2
 8004556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004562:	d105      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004564:	4b11      	ldr	r3, [pc, #68]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4a10      	ldr	r2, [pc, #64]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800456a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800456e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d019      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800457c:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004582:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458a:	4908      	ldr	r1, [pc, #32]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004596:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800459a:	d109      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800459c:	4b03      	ldr	r3, [pc, #12]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	4a02      	ldr	r2, [pc, #8]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045a6:	60d3      	str	r3, [r2, #12]
 80045a8:	e002      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80045aa:	bf00      	nop
 80045ac:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d015      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045bc:	4b29      	ldr	r3, [pc, #164]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	4926      	ldr	r1, [pc, #152]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045da:	d105      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80045dc:	4b21      	ldr	r3, [pc, #132]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	4a20      	ldr	r2, [pc, #128]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d015      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80045f4:	4b1b      	ldr	r3, [pc, #108]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045fa:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004602:	4918      	ldr	r1, [pc, #96]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004604:	4313      	orrs	r3, r2
 8004606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800460e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004612:	d105      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004614:	4b13      	ldr	r3, [pc, #76]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	4a12      	ldr	r2, [pc, #72]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800461a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800461e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d015      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800462c:	4b0d      	ldr	r3, [pc, #52]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800462e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004632:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800463a:	490a      	ldr	r1, [pc, #40]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004646:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800464a:	d105      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464c:	4b05      	ldr	r3, [pc, #20]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a04      	ldr	r2, [pc, #16]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004656:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004658:	7cbb      	ldrb	r3, [r7, #18]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40021000 	.word	0x40021000

08004668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e049      	b.n	800470e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fe fa3c 	bl	8002b0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	3304      	adds	r3, #4
 80046a4:	4619      	mov	r1, r3
 80046a6:	4610      	mov	r0, r2
 80046a8:	f001 f80c 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e049      	b.n	80047bc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	d106      	bne.n	8004742 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f841 	bl	80047c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2202      	movs	r2, #2
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3304      	adds	r3, #4
 8004752:	4619      	mov	r1, r3
 8004754:	4610      	mov	r0, r2
 8004756:	f000 ffb5 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3708      	adds	r7, #8
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <HAL_TIM_PWM_Start+0x24>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	bf14      	ite	ne
 80047f4:	2301      	movne	r3, #1
 80047f6:	2300      	moveq	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e03c      	b.n	8004876 <HAL_TIM_PWM_Start+0x9e>
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d109      	bne.n	8004816 <HAL_TIM_PWM_Start+0x3e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b01      	cmp	r3, #1
 800480c:	bf14      	ite	ne
 800480e:	2301      	movne	r3, #1
 8004810:	2300      	moveq	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	e02f      	b.n	8004876 <HAL_TIM_PWM_Start+0x9e>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b08      	cmp	r3, #8
 800481a:	d109      	bne.n	8004830 <HAL_TIM_PWM_Start+0x58>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b01      	cmp	r3, #1
 8004826:	bf14      	ite	ne
 8004828:	2301      	movne	r3, #1
 800482a:	2300      	moveq	r3, #0
 800482c:	b2db      	uxtb	r3, r3
 800482e:	e022      	b.n	8004876 <HAL_TIM_PWM_Start+0x9e>
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2b0c      	cmp	r3, #12
 8004834:	d109      	bne.n	800484a <HAL_TIM_PWM_Start+0x72>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b01      	cmp	r3, #1
 8004840:	bf14      	ite	ne
 8004842:	2301      	movne	r3, #1
 8004844:	2300      	moveq	r3, #0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	e015      	b.n	8004876 <HAL_TIM_PWM_Start+0x9e>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b10      	cmp	r3, #16
 800484e:	d109      	bne.n	8004864 <HAL_TIM_PWM_Start+0x8c>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b01      	cmp	r3, #1
 800485a:	bf14      	ite	ne
 800485c:	2301      	movne	r3, #1
 800485e:	2300      	moveq	r3, #0
 8004860:	b2db      	uxtb	r3, r3
 8004862:	e008      	b.n	8004876 <HAL_TIM_PWM_Start+0x9e>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e0a6      	b.n	80049cc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d104      	bne.n	800488e <HAL_TIM_PWM_Start+0xb6>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800488c:	e023      	b.n	80048d6 <HAL_TIM_PWM_Start+0xfe>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b04      	cmp	r3, #4
 8004892:	d104      	bne.n	800489e <HAL_TIM_PWM_Start+0xc6>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800489c:	e01b      	b.n	80048d6 <HAL_TIM_PWM_Start+0xfe>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b08      	cmp	r3, #8
 80048a2:	d104      	bne.n	80048ae <HAL_TIM_PWM_Start+0xd6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048ac:	e013      	b.n	80048d6 <HAL_TIM_PWM_Start+0xfe>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b0c      	cmp	r3, #12
 80048b2:	d104      	bne.n	80048be <HAL_TIM_PWM_Start+0xe6>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048bc:	e00b      	b.n	80048d6 <HAL_TIM_PWM_Start+0xfe>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d104      	bne.n	80048ce <HAL_TIM_PWM_Start+0xf6>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048cc:	e003      	b.n	80048d6 <HAL_TIM_PWM_Start+0xfe>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2202      	movs	r2, #2
 80048d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2201      	movs	r2, #1
 80048dc:	6839      	ldr	r1, [r7, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f001 fc88 	bl	80061f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a3a      	ldr	r2, [pc, #232]	; (80049d4 <HAL_TIM_PWM_Start+0x1fc>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d018      	beq.n	8004920 <HAL_TIM_PWM_Start+0x148>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a39      	ldr	r2, [pc, #228]	; (80049d8 <HAL_TIM_PWM_Start+0x200>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d013      	beq.n	8004920 <HAL_TIM_PWM_Start+0x148>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a37      	ldr	r2, [pc, #220]	; (80049dc <HAL_TIM_PWM_Start+0x204>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d00e      	beq.n	8004920 <HAL_TIM_PWM_Start+0x148>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a36      	ldr	r2, [pc, #216]	; (80049e0 <HAL_TIM_PWM_Start+0x208>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d009      	beq.n	8004920 <HAL_TIM_PWM_Start+0x148>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a34      	ldr	r2, [pc, #208]	; (80049e4 <HAL_TIM_PWM_Start+0x20c>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d004      	beq.n	8004920 <HAL_TIM_PWM_Start+0x148>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a33      	ldr	r2, [pc, #204]	; (80049e8 <HAL_TIM_PWM_Start+0x210>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d101      	bne.n	8004924 <HAL_TIM_PWM_Start+0x14c>
 8004920:	2301      	movs	r3, #1
 8004922:	e000      	b.n	8004926 <HAL_TIM_PWM_Start+0x14e>
 8004924:	2300      	movs	r3, #0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d007      	beq.n	800493a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004938:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a25      	ldr	r2, [pc, #148]	; (80049d4 <HAL_TIM_PWM_Start+0x1fc>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d022      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d01d      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a26      	ldr	r2, [pc, #152]	; (80049ec <HAL_TIM_PWM_Start+0x214>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d018      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a24      	ldr	r2, [pc, #144]	; (80049f0 <HAL_TIM_PWM_Start+0x218>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a23      	ldr	r2, [pc, #140]	; (80049f4 <HAL_TIM_PWM_Start+0x21c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00e      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a19      	ldr	r2, [pc, #100]	; (80049d8 <HAL_TIM_PWM_Start+0x200>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d009      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a18      	ldr	r2, [pc, #96]	; (80049dc <HAL_TIM_PWM_Start+0x204>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d004      	beq.n	800498a <HAL_TIM_PWM_Start+0x1b2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a18      	ldr	r2, [pc, #96]	; (80049e8 <HAL_TIM_PWM_Start+0x210>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d115      	bne.n	80049b6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	4b19      	ldr	r3, [pc, #100]	; (80049f8 <HAL_TIM_PWM_Start+0x220>)
 8004992:	4013      	ands	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b06      	cmp	r3, #6
 800499a:	d015      	beq.n	80049c8 <HAL_TIM_PWM_Start+0x1f0>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a2:	d011      	beq.n	80049c8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b4:	e008      	b.n	80049c8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0201 	orr.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e000      	b.n	80049ca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40013400 	.word	0x40013400
 80049dc:	40014000 	.word	0x40014000
 80049e0:	40014400 	.word	0x40014400
 80049e4:	40014800 	.word	0x40014800
 80049e8:	40015000 	.word	0x40015000
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40000800 	.word	0x40000800
 80049f4:	40000c00 	.word	0x40000c00
 80049f8:	00010007 	.word	0x00010007

080049fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e049      	b.n	8004aa2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f841 	bl	8004aaa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3304      	adds	r3, #4
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	f000 fe42 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aca:	2300      	movs	r3, #0
 8004acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <HAL_TIM_IC_Start_IT+0x1e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	e023      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x66>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d104      	bne.n	8004aee <HAL_TIM_IC_Start_IT+0x2e>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	e01b      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x66>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d104      	bne.n	8004afe <HAL_TIM_IC_Start_IT+0x3e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e013      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x66>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b0c      	cmp	r3, #12
 8004b02:	d104      	bne.n	8004b0e <HAL_TIM_IC_Start_IT+0x4e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	e00b      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x66>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b10      	cmp	r3, #16
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_IC_Start_IT+0x5e>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	e003      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x66>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d104      	bne.n	8004b38 <HAL_TIM_IC_Start_IT+0x78>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	e013      	b.n	8004b60 <HAL_TIM_IC_Start_IT+0xa0>
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d104      	bne.n	8004b48 <HAL_TIM_IC_Start_IT+0x88>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	e00b      	b.n	8004b60 <HAL_TIM_IC_Start_IT+0xa0>
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2b08      	cmp	r3, #8
 8004b4c:	d104      	bne.n	8004b58 <HAL_TIM_IC_Start_IT+0x98>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	e003      	b.n	8004b60 <HAL_TIM_IC_Start_IT+0xa0>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b62:	7bbb      	ldrb	r3, [r7, #14]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d102      	bne.n	8004b6e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b68:	7b7b      	ldrb	r3, [r7, #13]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d001      	beq.n	8004b72 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e0e2      	b.n	8004d38 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d104      	bne.n	8004b82 <HAL_TIM_IC_Start_IT+0xc2>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b80:	e023      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x10a>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d104      	bne.n	8004b92 <HAL_TIM_IC_Start_IT+0xd2>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b90:	e01b      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x10a>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d104      	bne.n	8004ba2 <HAL_TIM_IC_Start_IT+0xe2>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ba0:	e013      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x10a>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b0c      	cmp	r3, #12
 8004ba6:	d104      	bne.n	8004bb2 <HAL_TIM_IC_Start_IT+0xf2>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bb0:	e00b      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x10a>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b10      	cmp	r3, #16
 8004bb6:	d104      	bne.n	8004bc2 <HAL_TIM_IC_Start_IT+0x102>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc0:	e003      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x10a>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d104      	bne.n	8004bda <HAL_TIM_IC_Start_IT+0x11a>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd8:	e013      	b.n	8004c02 <HAL_TIM_IC_Start_IT+0x142>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d104      	bne.n	8004bea <HAL_TIM_IC_Start_IT+0x12a>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004be8:	e00b      	b.n	8004c02 <HAL_TIM_IC_Start_IT+0x142>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d104      	bne.n	8004bfa <HAL_TIM_IC_Start_IT+0x13a>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004bf8:	e003      	b.n	8004c02 <HAL_TIM_IC_Start_IT+0x142>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b0c      	cmp	r3, #12
 8004c06:	d841      	bhi.n	8004c8c <HAL_TIM_IC_Start_IT+0x1cc>
 8004c08:	a201      	add	r2, pc, #4	; (adr r2, 8004c10 <HAL_TIM_IC_Start_IT+0x150>)
 8004c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0e:	bf00      	nop
 8004c10:	08004c45 	.word	0x08004c45
 8004c14:	08004c8d 	.word	0x08004c8d
 8004c18:	08004c8d 	.word	0x08004c8d
 8004c1c:	08004c8d 	.word	0x08004c8d
 8004c20:	08004c57 	.word	0x08004c57
 8004c24:	08004c8d 	.word	0x08004c8d
 8004c28:	08004c8d 	.word	0x08004c8d
 8004c2c:	08004c8d 	.word	0x08004c8d
 8004c30:	08004c69 	.word	0x08004c69
 8004c34:	08004c8d 	.word	0x08004c8d
 8004c38:	08004c8d 	.word	0x08004c8d
 8004c3c:	08004c8d 	.word	0x08004c8d
 8004c40:	08004c7b 	.word	0x08004c7b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68da      	ldr	r2, [r3, #12]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f042 0202 	orr.w	r2, r2, #2
 8004c52:	60da      	str	r2, [r3, #12]
      break;
 8004c54:	e01d      	b.n	8004c92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 0204 	orr.w	r2, r2, #4
 8004c64:	60da      	str	r2, [r3, #12]
      break;
 8004c66:	e014      	b.n	8004c92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68da      	ldr	r2, [r3, #12]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f042 0208 	orr.w	r2, r2, #8
 8004c76:	60da      	str	r2, [r3, #12]
      break;
 8004c78:	e00b      	b.n	8004c92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68da      	ldr	r2, [r3, #12]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f042 0210 	orr.w	r2, r2, #16
 8004c88:	60da      	str	r2, [r3, #12]
      break;
 8004c8a:	e002      	b.n	8004c92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c90:	bf00      	nop
  }

  if (status == HAL_OK)
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d14e      	bne.n	8004d36 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	6839      	ldr	r1, [r7, #0]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f001 faa7 	bl	80061f4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a25      	ldr	r2, [pc, #148]	; (8004d40 <HAL_TIM_IC_Start_IT+0x280>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d022      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb8:	d01d      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a21      	ldr	r2, [pc, #132]	; (8004d44 <HAL_TIM_IC_Start_IT+0x284>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d018      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a1f      	ldr	r2, [pc, #124]	; (8004d48 <HAL_TIM_IC_Start_IT+0x288>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d013      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a1e      	ldr	r2, [pc, #120]	; (8004d4c <HAL_TIM_IC_Start_IT+0x28c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d00e      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a1c      	ldr	r2, [pc, #112]	; (8004d50 <HAL_TIM_IC_Start_IT+0x290>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d009      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1b      	ldr	r2, [pc, #108]	; (8004d54 <HAL_TIM_IC_Start_IT+0x294>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d004      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x236>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a19      	ldr	r2, [pc, #100]	; (8004d58 <HAL_TIM_IC_Start_IT+0x298>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d115      	bne.n	8004d22 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689a      	ldr	r2, [r3, #8]
 8004cfc:	4b17      	ldr	r3, [pc, #92]	; (8004d5c <HAL_TIM_IC_Start_IT+0x29c>)
 8004cfe:	4013      	ands	r3, r2
 8004d00:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b06      	cmp	r3, #6
 8004d06:	d015      	beq.n	8004d34 <HAL_TIM_IC_Start_IT+0x274>
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d0e:	d011      	beq.n	8004d34 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0201 	orr.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d20:	e008      	b.n	8004d34 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0201 	orr.w	r2, r2, #1
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	e000      	b.n	8004d36 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d34:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40012c00 	.word	0x40012c00
 8004d44:	40000400 	.word	0x40000400
 8004d48:	40000800 	.word	0x40000800
 8004d4c:	40000c00 	.word	0x40000c00
 8004d50:	40013400 	.word	0x40013400
 8004d54:	40014000 	.word	0x40014000
 8004d58:	40015000 	.word	0x40015000
 8004d5c:	00010007 	.word	0x00010007

08004d60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d122      	bne.n	8004dbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d11b      	bne.n	8004dbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f06f 0202 	mvn.w	r2, #2
 8004d8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	f003 0303 	and.w	r3, r3, #3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d003      	beq.n	8004daa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fc f910 	bl	8000fc8 <HAL_TIM_IC_CaptureCallback>
 8004da8:	e005      	b.n	8004db6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fc6c 	bl	8005688 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 fc73 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d122      	bne.n	8004e10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f003 0304 	and.w	r3, r3, #4
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d11b      	bne.n	8004e10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f06f 0204 	mvn.w	r2, #4
 8004de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2202      	movs	r2, #2
 8004de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7fc f8e6 	bl	8000fc8 <HAL_TIM_IC_CaptureCallback>
 8004dfc:	e005      	b.n	8004e0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fc42 	bl	8005688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 fc49 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d122      	bne.n	8004e64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d11b      	bne.n	8004e64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0208 	mvn.w	r2, #8
 8004e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2204      	movs	r2, #4
 8004e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	69db      	ldr	r3, [r3, #28]
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7fc f8bc 	bl	8000fc8 <HAL_TIM_IC_CaptureCallback>
 8004e50:	e005      	b.n	8004e5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 fc18 	bl	8005688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fc1f 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f003 0310 	and.w	r3, r3, #16
 8004e6e:	2b10      	cmp	r3, #16
 8004e70:	d122      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	f003 0310 	and.w	r3, r3, #16
 8004e7c:	2b10      	cmp	r3, #16
 8004e7e:	d11b      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f06f 0210 	mvn.w	r2, #16
 8004e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2208      	movs	r2, #8
 8004e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f7fc f892 	bl	8000fc8 <HAL_TIM_IC_CaptureCallback>
 8004ea4:	e005      	b.n	8004eb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fbee 	bl	8005688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fbf5 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d10e      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d107      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0201 	mvn.w	r2, #1
 8004edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fbc8 	bl	8005674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eee:	2b80      	cmp	r3, #128	; 0x80
 8004ef0:	d10e      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efc:	2b80      	cmp	r3, #128	; 0x80
 8004efe:	d107      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f001 faea 	bl	80064e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f1e:	d10e      	bne.n	8004f3e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f2a:	2b80      	cmp	r3, #128	; 0x80
 8004f2c:	d107      	bne.n	8004f3e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f001 fadd 	bl	80064f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f48:	2b40      	cmp	r3, #64	; 0x40
 8004f4a:	d10e      	bne.n	8004f6a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f56:	2b40      	cmp	r3, #64	; 0x40
 8004f58:	d107      	bne.n	8004f6a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fba3 	bl	80056b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d10e      	bne.n	8004f96 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	f003 0320 	and.w	r3, r3, #32
 8004f82:	2b20      	cmp	r3, #32
 8004f84:	d107      	bne.n	8004f96 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f06f 0220 	mvn.w	r2, #32
 8004f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f001 fa9d 	bl	80064d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fa4:	d10f      	bne.n	8004fc6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fb4:	d107      	bne.n	8004fc6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f001 faa3 	bl	800650c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fd4:	d10f      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fe0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fe4:	d107      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f001 fa95 	bl	8006520 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005000:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005004:	d10f      	bne.n	8005026 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005010:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005014:	d107      	bne.n	8005026 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800501e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f001 fa87 	bl	8006534 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005030:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005034:	d10f      	bne.n	8005056 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005040:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005044:	d107      	bne.n	8005056 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800504e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f001 fa79 	bl	8006548 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005056:	bf00      	nop
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b086      	sub	sp, #24
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_TIM_IC_ConfigChannel+0x1e>
 8005078:	2302      	movs	r3, #2
 800507a:	e088      	b.n	800518e <HAL_TIM_IC_ConfigChannel+0x130>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d11b      	bne.n	80050c2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	6819      	ldr	r1, [r3, #0]
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	f000 fee5 	bl	8005e68 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	699a      	ldr	r2, [r3, #24]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 020c 	bic.w	r2, r2, #12
 80050ac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6999      	ldr	r1, [r3, #24]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	619a      	str	r2, [r3, #24]
 80050c0:	e060      	b.n	8005184 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b04      	cmp	r3, #4
 80050c6:	d11c      	bne.n	8005102 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6818      	ldr	r0, [r3, #0]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	6819      	ldr	r1, [r3, #0]
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f000 ff69 	bl	8005fae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050ea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6999      	ldr	r1, [r3, #24]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	021a      	lsls	r2, r3, #8
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	619a      	str	r2, [r3, #24]
 8005100:	e040      	b.n	8005184 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2b08      	cmp	r3, #8
 8005106:	d11b      	bne.n	8005140 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	6819      	ldr	r1, [r3, #0]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	f000 ffb6 	bl	8006088 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69da      	ldr	r2, [r3, #28]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 020c 	bic.w	r2, r2, #12
 800512a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	69d9      	ldr	r1, [r3, #28]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	61da      	str	r2, [r3, #28]
 800513e:	e021      	b.n	8005184 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d11c      	bne.n	8005180 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6818      	ldr	r0, [r3, #0]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	6819      	ldr	r1, [r3, #0]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f000 ffd3 	bl	8006100 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	69da      	ldr	r2, [r3, #28]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005168:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69d9      	ldr	r1, [r3, #28]
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	021a      	lsls	r2, r3, #8
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	61da      	str	r2, [r3, #28]
 800517e:	e001      	b.n	8005184 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800518c:	7dfb      	ldrb	r3, [r7, #23]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
	...

08005198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051a4:	2300      	movs	r3, #0
 80051a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d101      	bne.n	80051b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051b2:	2302      	movs	r3, #2
 80051b4:	e0ff      	b.n	80053b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2201      	movs	r2, #1
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b14      	cmp	r3, #20
 80051c2:	f200 80f0 	bhi.w	80053a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051c6:	a201      	add	r2, pc, #4	; (adr r2, 80051cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051cc:	08005221 	.word	0x08005221
 80051d0:	080053a7 	.word	0x080053a7
 80051d4:	080053a7 	.word	0x080053a7
 80051d8:	080053a7 	.word	0x080053a7
 80051dc:	08005261 	.word	0x08005261
 80051e0:	080053a7 	.word	0x080053a7
 80051e4:	080053a7 	.word	0x080053a7
 80051e8:	080053a7 	.word	0x080053a7
 80051ec:	080052a3 	.word	0x080052a3
 80051f0:	080053a7 	.word	0x080053a7
 80051f4:	080053a7 	.word	0x080053a7
 80051f8:	080053a7 	.word	0x080053a7
 80051fc:	080052e3 	.word	0x080052e3
 8005200:	080053a7 	.word	0x080053a7
 8005204:	080053a7 	.word	0x080053a7
 8005208:	080053a7 	.word	0x080053a7
 800520c:	08005325 	.word	0x08005325
 8005210:	080053a7 	.word	0x080053a7
 8005214:	080053a7 	.word	0x080053a7
 8005218:	080053a7 	.word	0x080053a7
 800521c:	08005365 	.word	0x08005365
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f000 faf4 	bl	8005814 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0208 	orr.w	r2, r2, #8
 800523a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0204 	bic.w	r2, r2, #4
 800524a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6999      	ldr	r1, [r3, #24]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	691a      	ldr	r2, [r3, #16]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	619a      	str	r2, [r3, #24]
      break;
 800525e:	e0a5      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fb6e 	bl	8005948 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800527a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800528a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6999      	ldr	r1, [r3, #24]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	021a      	lsls	r2, r3, #8
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	619a      	str	r2, [r3, #24]
      break;
 80052a0:	e084      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fbe1 	bl	8005a70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0208 	orr.w	r2, r2, #8
 80052bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0204 	bic.w	r2, r2, #4
 80052cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69d9      	ldr	r1, [r3, #28]
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	61da      	str	r2, [r3, #28]
      break;
 80052e0:	e064      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fc53 	bl	8005b94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800530c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	69d9      	ldr	r1, [r3, #28]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	021a      	lsls	r2, r3, #8
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	61da      	str	r2, [r3, #28]
      break;
 8005322:	e043      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fcc6 	bl	8005cbc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0208 	orr.w	r2, r2, #8
 800533e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0204 	bic.w	r2, r2, #4
 800534e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005362:	e023      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	4618      	mov	r0, r3
 800536c:	f000 fd10 	bl	8005d90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800537e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	021a      	lsls	r2, r3, #8
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80053a4:	e002      	b.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	75fb      	strb	r3, [r7, #23]
      break;
 80053aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop

080053c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ca:	2300      	movs	r3, #0
 80053cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d101      	bne.n	80053dc <HAL_TIM_ConfigClockSource+0x1c>
 80053d8:	2302      	movs	r3, #2
 80053da:	e0f6      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x20a>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80053fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80053fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005406:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a6f      	ldr	r2, [pc, #444]	; (80055d4 <HAL_TIM_ConfigClockSource+0x214>)
 8005416:	4293      	cmp	r3, r2
 8005418:	f000 80c1 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800541c:	4a6d      	ldr	r2, [pc, #436]	; (80055d4 <HAL_TIM_ConfigClockSource+0x214>)
 800541e:	4293      	cmp	r3, r2
 8005420:	f200 80c6 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005424:	4a6c      	ldr	r2, [pc, #432]	; (80055d8 <HAL_TIM_ConfigClockSource+0x218>)
 8005426:	4293      	cmp	r3, r2
 8005428:	f000 80b9 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800542c:	4a6a      	ldr	r2, [pc, #424]	; (80055d8 <HAL_TIM_ConfigClockSource+0x218>)
 800542e:	4293      	cmp	r3, r2
 8005430:	f200 80be 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005434:	4a69      	ldr	r2, [pc, #420]	; (80055dc <HAL_TIM_ConfigClockSource+0x21c>)
 8005436:	4293      	cmp	r3, r2
 8005438:	f000 80b1 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800543c:	4a67      	ldr	r2, [pc, #412]	; (80055dc <HAL_TIM_ConfigClockSource+0x21c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	f200 80b6 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005444:	4a66      	ldr	r2, [pc, #408]	; (80055e0 <HAL_TIM_ConfigClockSource+0x220>)
 8005446:	4293      	cmp	r3, r2
 8005448:	f000 80a9 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800544c:	4a64      	ldr	r2, [pc, #400]	; (80055e0 <HAL_TIM_ConfigClockSource+0x220>)
 800544e:	4293      	cmp	r3, r2
 8005450:	f200 80ae 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005454:	4a63      	ldr	r2, [pc, #396]	; (80055e4 <HAL_TIM_ConfigClockSource+0x224>)
 8005456:	4293      	cmp	r3, r2
 8005458:	f000 80a1 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800545c:	4a61      	ldr	r2, [pc, #388]	; (80055e4 <HAL_TIM_ConfigClockSource+0x224>)
 800545e:	4293      	cmp	r3, r2
 8005460:	f200 80a6 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005464:	4a60      	ldr	r2, [pc, #384]	; (80055e8 <HAL_TIM_ConfigClockSource+0x228>)
 8005466:	4293      	cmp	r3, r2
 8005468:	f000 8099 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800546c:	4a5e      	ldr	r2, [pc, #376]	; (80055e8 <HAL_TIM_ConfigClockSource+0x228>)
 800546e:	4293      	cmp	r3, r2
 8005470:	f200 809e 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005474:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005478:	f000 8091 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800547c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005480:	f200 8096 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005484:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005488:	f000 8089 	beq.w	800559e <HAL_TIM_ConfigClockSource+0x1de>
 800548c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005490:	f200 808e 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005498:	d03e      	beq.n	8005518 <HAL_TIM_ConfigClockSource+0x158>
 800549a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800549e:	f200 8087 	bhi.w	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054a6:	f000 8086 	beq.w	80055b6 <HAL_TIM_ConfigClockSource+0x1f6>
 80054aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ae:	d87f      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054b0:	2b70      	cmp	r3, #112	; 0x70
 80054b2:	d01a      	beq.n	80054ea <HAL_TIM_ConfigClockSource+0x12a>
 80054b4:	2b70      	cmp	r3, #112	; 0x70
 80054b6:	d87b      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054b8:	2b60      	cmp	r3, #96	; 0x60
 80054ba:	d050      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x19e>
 80054bc:	2b60      	cmp	r3, #96	; 0x60
 80054be:	d877      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054c0:	2b50      	cmp	r3, #80	; 0x50
 80054c2:	d03c      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x17e>
 80054c4:	2b50      	cmp	r3, #80	; 0x50
 80054c6:	d873      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054c8:	2b40      	cmp	r3, #64	; 0x40
 80054ca:	d058      	beq.n	800557e <HAL_TIM_ConfigClockSource+0x1be>
 80054cc:	2b40      	cmp	r3, #64	; 0x40
 80054ce:	d86f      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054d0:	2b30      	cmp	r3, #48	; 0x30
 80054d2:	d064      	beq.n	800559e <HAL_TIM_ConfigClockSource+0x1de>
 80054d4:	2b30      	cmp	r3, #48	; 0x30
 80054d6:	d86b      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054d8:	2b20      	cmp	r3, #32
 80054da:	d060      	beq.n	800559e <HAL_TIM_ConfigClockSource+0x1de>
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d867      	bhi.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d05c      	beq.n	800559e <HAL_TIM_ConfigClockSource+0x1de>
 80054e4:	2b10      	cmp	r3, #16
 80054e6:	d05a      	beq.n	800559e <HAL_TIM_ConfigClockSource+0x1de>
 80054e8:	e062      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6818      	ldr	r0, [r3, #0]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	6899      	ldr	r1, [r3, #8]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	f000 fe5b 	bl	80061b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800550c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	609a      	str	r2, [r3, #8]
      break;
 8005516:	e04f      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6818      	ldr	r0, [r3, #0]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	6899      	ldr	r1, [r3, #8]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685a      	ldr	r2, [r3, #4]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f000 fe44 	bl	80061b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800553a:	609a      	str	r2, [r3, #8]
      break;
 800553c:	e03c      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6859      	ldr	r1, [r3, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	461a      	mov	r2, r3
 800554c:	f000 fd00 	bl	8005f50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2150      	movs	r1, #80	; 0x50
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fe0f 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800555c:	e02c      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6818      	ldr	r0, [r3, #0]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	6859      	ldr	r1, [r3, #4]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	461a      	mov	r2, r3
 800556c:	f000 fd5c 	bl	8006028 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2160      	movs	r1, #96	; 0x60
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fdff 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800557c:	e01c      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6818      	ldr	r0, [r3, #0]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	6859      	ldr	r1, [r3, #4]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	461a      	mov	r2, r3
 800558c:	f000 fce0 	bl	8005f50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2140      	movs	r1, #64	; 0x40
 8005596:	4618      	mov	r0, r3
 8005598:	f000 fdef 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800559c:	e00c      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4619      	mov	r1, r3
 80055a8:	4610      	mov	r0, r2
 80055aa:	f000 fde6 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 80055ae:	e003      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	73fb      	strb	r3, [r7, #15]
      break;
 80055b4:	e000      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80055b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	00100070 	.word	0x00100070
 80055d8:	00100060 	.word	0x00100060
 80055dc:	00100050 	.word	0x00100050
 80055e0:	00100040 	.word	0x00100040
 80055e4:	00100030 	.word	0x00100030
 80055e8:	00100020 	.word	0x00100020

080055ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2b0c      	cmp	r3, #12
 80055fe:	d831      	bhi.n	8005664 <HAL_TIM_ReadCapturedValue+0x78>
 8005600:	a201      	add	r2, pc, #4	; (adr r2, 8005608 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005606:	bf00      	nop
 8005608:	0800563d 	.word	0x0800563d
 800560c:	08005665 	.word	0x08005665
 8005610:	08005665 	.word	0x08005665
 8005614:	08005665 	.word	0x08005665
 8005618:	08005647 	.word	0x08005647
 800561c:	08005665 	.word	0x08005665
 8005620:	08005665 	.word	0x08005665
 8005624:	08005665 	.word	0x08005665
 8005628:	08005651 	.word	0x08005651
 800562c:	08005665 	.word	0x08005665
 8005630:	08005665 	.word	0x08005665
 8005634:	08005665 	.word	0x08005665
 8005638:	0800565b 	.word	0x0800565b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005642:	60fb      	str	r3, [r7, #12]

      break;
 8005644:	e00f      	b.n	8005666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564c:	60fb      	str	r3, [r7, #12]

      break;
 800564e:	e00a      	b.n	8005666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005656:	60fb      	str	r3, [r7, #12]

      break;
 8005658:	e005      	b.n	8005666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005660:	60fb      	str	r3, [r7, #12]

      break;
 8005662:	e000      	b.n	8005666 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005664:	bf00      	nop
  }

  return tmpreg;
 8005666:	68fb      	ldr	r3, [r7, #12]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a46      	ldr	r2, [pc, #280]	; (80057f0 <TIM_Base_SetConfig+0x12c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d017      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056e2:	d013      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a43      	ldr	r2, [pc, #268]	; (80057f4 <TIM_Base_SetConfig+0x130>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d00f      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a42      	ldr	r2, [pc, #264]	; (80057f8 <TIM_Base_SetConfig+0x134>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d00b      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a41      	ldr	r2, [pc, #260]	; (80057fc <TIM_Base_SetConfig+0x138>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d007      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a40      	ldr	r2, [pc, #256]	; (8005800 <TIM_Base_SetConfig+0x13c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d003      	beq.n	800570c <TIM_Base_SetConfig+0x48>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a3f      	ldr	r2, [pc, #252]	; (8005804 <TIM_Base_SetConfig+0x140>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d108      	bne.n	800571e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a33      	ldr	r2, [pc, #204]	; (80057f0 <TIM_Base_SetConfig+0x12c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d023      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800572c:	d01f      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a30      	ldr	r2, [pc, #192]	; (80057f4 <TIM_Base_SetConfig+0x130>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d01b      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a2f      	ldr	r2, [pc, #188]	; (80057f8 <TIM_Base_SetConfig+0x134>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d017      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a2e      	ldr	r2, [pc, #184]	; (80057fc <TIM_Base_SetConfig+0x138>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d013      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a2d      	ldr	r2, [pc, #180]	; (8005800 <TIM_Base_SetConfig+0x13c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00f      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a2d      	ldr	r2, [pc, #180]	; (8005808 <TIM_Base_SetConfig+0x144>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d00b      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a2c      	ldr	r2, [pc, #176]	; (800580c <TIM_Base_SetConfig+0x148>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d007      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a2b      	ldr	r2, [pc, #172]	; (8005810 <TIM_Base_SetConfig+0x14c>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d003      	beq.n	800576e <TIM_Base_SetConfig+0xaa>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a26      	ldr	r2, [pc, #152]	; (8005804 <TIM_Base_SetConfig+0x140>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d108      	bne.n	8005780 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a12      	ldr	r2, [pc, #72]	; (80057f0 <TIM_Base_SetConfig+0x12c>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d013      	beq.n	80057d4 <TIM_Base_SetConfig+0x110>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a14      	ldr	r2, [pc, #80]	; (8005800 <TIM_Base_SetConfig+0x13c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d00f      	beq.n	80057d4 <TIM_Base_SetConfig+0x110>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a14      	ldr	r2, [pc, #80]	; (8005808 <TIM_Base_SetConfig+0x144>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00b      	beq.n	80057d4 <TIM_Base_SetConfig+0x110>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a13      	ldr	r2, [pc, #76]	; (800580c <TIM_Base_SetConfig+0x148>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d007      	beq.n	80057d4 <TIM_Base_SetConfig+0x110>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a12      	ldr	r2, [pc, #72]	; (8005810 <TIM_Base_SetConfig+0x14c>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d003      	beq.n	80057d4 <TIM_Base_SetConfig+0x110>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a0d      	ldr	r2, [pc, #52]	; (8005804 <TIM_Base_SetConfig+0x140>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d103      	bne.n	80057dc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	691a      	ldr	r2, [r3, #16]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	615a      	str	r2, [r3, #20]
}
 80057e2:	bf00      	nop
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	40013400 	.word	0x40013400
 8005804:	40015000 	.word	0x40015000
 8005808:	40014000 	.word	0x40014000
 800580c:	40014400 	.word	0x40014400
 8005810:	40014800 	.word	0x40014800

08005814 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	f023 0201 	bic.w	r2, r3, #1
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0303 	bic.w	r3, r3, #3
 800584e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f023 0302 	bic.w	r3, r3, #2
 8005860:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	4313      	orrs	r3, r2
 800586a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a30      	ldr	r2, [pc, #192]	; (8005930 <TIM_OC1_SetConfig+0x11c>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d013      	beq.n	800589c <TIM_OC1_SetConfig+0x88>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a2f      	ldr	r2, [pc, #188]	; (8005934 <TIM_OC1_SetConfig+0x120>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00f      	beq.n	800589c <TIM_OC1_SetConfig+0x88>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a2e      	ldr	r2, [pc, #184]	; (8005938 <TIM_OC1_SetConfig+0x124>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d00b      	beq.n	800589c <TIM_OC1_SetConfig+0x88>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a2d      	ldr	r2, [pc, #180]	; (800593c <TIM_OC1_SetConfig+0x128>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d007      	beq.n	800589c <TIM_OC1_SetConfig+0x88>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a2c      	ldr	r2, [pc, #176]	; (8005940 <TIM_OC1_SetConfig+0x12c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d003      	beq.n	800589c <TIM_OC1_SetConfig+0x88>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a2b      	ldr	r2, [pc, #172]	; (8005944 <TIM_OC1_SetConfig+0x130>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d10c      	bne.n	80058b6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f023 0308 	bic.w	r3, r3, #8
 80058a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f023 0304 	bic.w	r3, r3, #4
 80058b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <TIM_OC1_SetConfig+0x11c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d013      	beq.n	80058e6 <TIM_OC1_SetConfig+0xd2>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a1c      	ldr	r2, [pc, #112]	; (8005934 <TIM_OC1_SetConfig+0x120>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d00f      	beq.n	80058e6 <TIM_OC1_SetConfig+0xd2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a1b      	ldr	r2, [pc, #108]	; (8005938 <TIM_OC1_SetConfig+0x124>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d00b      	beq.n	80058e6 <TIM_OC1_SetConfig+0xd2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a1a      	ldr	r2, [pc, #104]	; (800593c <TIM_OC1_SetConfig+0x128>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d007      	beq.n	80058e6 <TIM_OC1_SetConfig+0xd2>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a19      	ldr	r2, [pc, #100]	; (8005940 <TIM_OC1_SetConfig+0x12c>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_OC1_SetConfig+0xd2>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a18      	ldr	r2, [pc, #96]	; (8005944 <TIM_OC1_SetConfig+0x130>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d111      	bne.n	800590a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	693a      	ldr	r2, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	621a      	str	r2, [r3, #32]
}
 8005924:	bf00      	nop
 8005926:	371c      	adds	r7, #28
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	40012c00 	.word	0x40012c00
 8005934:	40013400 	.word	0x40013400
 8005938:	40014000 	.word	0x40014000
 800593c:	40014400 	.word	0x40014400
 8005940:	40014800 	.word	0x40014800
 8005944:	40015000 	.word	0x40015000

08005948 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005948:	b480      	push	{r7}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	f023 0210 	bic.w	r2, r3, #16
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005976:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800597a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	021b      	lsls	r3, r3, #8
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	4313      	orrs	r3, r2
 800598e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f023 0320 	bic.w	r3, r3, #32
 8005996:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	011b      	lsls	r3, r3, #4
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a2c      	ldr	r2, [pc, #176]	; (8005a58 <TIM_OC2_SetConfig+0x110>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d007      	beq.n	80059bc <TIM_OC2_SetConfig+0x74>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a2b      	ldr	r2, [pc, #172]	; (8005a5c <TIM_OC2_SetConfig+0x114>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_OC2_SetConfig+0x74>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a2a      	ldr	r2, [pc, #168]	; (8005a60 <TIM_OC2_SetConfig+0x118>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d10d      	bne.n	80059d8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a1f      	ldr	r2, [pc, #124]	; (8005a58 <TIM_OC2_SetConfig+0x110>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d013      	beq.n	8005a08 <TIM_OC2_SetConfig+0xc0>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a1e      	ldr	r2, [pc, #120]	; (8005a5c <TIM_OC2_SetConfig+0x114>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00f      	beq.n	8005a08 <TIM_OC2_SetConfig+0xc0>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a1e      	ldr	r2, [pc, #120]	; (8005a64 <TIM_OC2_SetConfig+0x11c>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d00b      	beq.n	8005a08 <TIM_OC2_SetConfig+0xc0>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a1d      	ldr	r2, [pc, #116]	; (8005a68 <TIM_OC2_SetConfig+0x120>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d007      	beq.n	8005a08 <TIM_OC2_SetConfig+0xc0>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a1c      	ldr	r2, [pc, #112]	; (8005a6c <TIM_OC2_SetConfig+0x124>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d003      	beq.n	8005a08 <TIM_OC2_SetConfig+0xc0>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a17      	ldr	r2, [pc, #92]	; (8005a60 <TIM_OC2_SetConfig+0x118>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d113      	bne.n	8005a30 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	695b      	ldr	r3, [r3, #20]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	621a      	str	r2, [r3, #32]
}
 8005a4a:	bf00      	nop
 8005a4c:	371c      	adds	r7, #28
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40012c00 	.word	0x40012c00
 8005a5c:	40013400 	.word	0x40013400
 8005a60:	40015000 	.word	0x40015000
 8005a64:	40014000 	.word	0x40014000
 8005a68:	40014400 	.word	0x40014400
 8005a6c:	40014800 	.word	0x40014800

08005a70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b087      	sub	sp, #28
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0303 	bic.w	r3, r3, #3
 8005aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2b      	ldr	r2, [pc, #172]	; (8005b7c <TIM_OC3_SetConfig+0x10c>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d007      	beq.n	8005ae2 <TIM_OC3_SetConfig+0x72>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a2a      	ldr	r2, [pc, #168]	; (8005b80 <TIM_OC3_SetConfig+0x110>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d003      	beq.n	8005ae2 <TIM_OC3_SetConfig+0x72>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a29      	ldr	r2, [pc, #164]	; (8005b84 <TIM_OC3_SetConfig+0x114>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d10d      	bne.n	8005afe <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	021b      	lsls	r3, r3, #8
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005afc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a1e      	ldr	r2, [pc, #120]	; (8005b7c <TIM_OC3_SetConfig+0x10c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <TIM_OC3_SetConfig+0xbe>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <TIM_OC3_SetConfig+0x110>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00f      	beq.n	8005b2e <TIM_OC3_SetConfig+0xbe>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a1d      	ldr	r2, [pc, #116]	; (8005b88 <TIM_OC3_SetConfig+0x118>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00b      	beq.n	8005b2e <TIM_OC3_SetConfig+0xbe>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a1c      	ldr	r2, [pc, #112]	; (8005b8c <TIM_OC3_SetConfig+0x11c>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d007      	beq.n	8005b2e <TIM_OC3_SetConfig+0xbe>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a1b      	ldr	r2, [pc, #108]	; (8005b90 <TIM_OC3_SetConfig+0x120>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d003      	beq.n	8005b2e <TIM_OC3_SetConfig+0xbe>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a16      	ldr	r2, [pc, #88]	; (8005b84 <TIM_OC3_SetConfig+0x114>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d113      	bne.n	8005b56 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	011b      	lsls	r3, r3, #4
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	621a      	str	r2, [r3, #32]
}
 8005b70:	bf00      	nop
 8005b72:	371c      	adds	r7, #28
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	40012c00 	.word	0x40012c00
 8005b80:	40013400 	.word	0x40013400
 8005b84:	40015000 	.word	0x40015000
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40014400 	.word	0x40014400
 8005b90:	40014800 	.word	0x40014800

08005b94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	69db      	ldr	r3, [r3, #28]
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	021b      	lsls	r3, r3, #8
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a2c      	ldr	r2, [pc, #176]	; (8005ca4 <TIM_OC4_SetConfig+0x110>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d007      	beq.n	8005c08 <TIM_OC4_SetConfig+0x74>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a2b      	ldr	r2, [pc, #172]	; (8005ca8 <TIM_OC4_SetConfig+0x114>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d003      	beq.n	8005c08 <TIM_OC4_SetConfig+0x74>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a2a      	ldr	r2, [pc, #168]	; (8005cac <TIM_OC4_SetConfig+0x118>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d10d      	bne.n	8005c24 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	031b      	lsls	r3, r3, #12
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a1f      	ldr	r2, [pc, #124]	; (8005ca4 <TIM_OC4_SetConfig+0x110>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d013      	beq.n	8005c54 <TIM_OC4_SetConfig+0xc0>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1e      	ldr	r2, [pc, #120]	; (8005ca8 <TIM_OC4_SetConfig+0x114>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d00f      	beq.n	8005c54 <TIM_OC4_SetConfig+0xc0>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a1e      	ldr	r2, [pc, #120]	; (8005cb0 <TIM_OC4_SetConfig+0x11c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d00b      	beq.n	8005c54 <TIM_OC4_SetConfig+0xc0>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a1d      	ldr	r2, [pc, #116]	; (8005cb4 <TIM_OC4_SetConfig+0x120>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d007      	beq.n	8005c54 <TIM_OC4_SetConfig+0xc0>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a1c      	ldr	r2, [pc, #112]	; (8005cb8 <TIM_OC4_SetConfig+0x124>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d003      	beq.n	8005c54 <TIM_OC4_SetConfig+0xc0>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a17      	ldr	r2, [pc, #92]	; (8005cac <TIM_OC4_SetConfig+0x118>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d113      	bne.n	8005c7c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c5a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c62:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	695b      	ldr	r3, [r3, #20]
 8005c68:	019b      	lsls	r3, r3, #6
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	019b      	lsls	r3, r3, #6
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	621a      	str	r2, [r3, #32]
}
 8005c96:	bf00      	nop
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	40012c00 	.word	0x40012c00
 8005ca8:	40013400 	.word	0x40013400
 8005cac:	40015000 	.word	0x40015000
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40014400 	.word	0x40014400
 8005cb8:	40014800 	.word	0x40014800

08005cbc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	041b      	lsls	r3, r3, #16
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a19      	ldr	r2, [pc, #100]	; (8005d78 <TIM_OC5_SetConfig+0xbc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d013      	beq.n	8005d3e <TIM_OC5_SetConfig+0x82>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a18      	ldr	r2, [pc, #96]	; (8005d7c <TIM_OC5_SetConfig+0xc0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00f      	beq.n	8005d3e <TIM_OC5_SetConfig+0x82>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a17      	ldr	r2, [pc, #92]	; (8005d80 <TIM_OC5_SetConfig+0xc4>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00b      	beq.n	8005d3e <TIM_OC5_SetConfig+0x82>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a16      	ldr	r2, [pc, #88]	; (8005d84 <TIM_OC5_SetConfig+0xc8>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d007      	beq.n	8005d3e <TIM_OC5_SetConfig+0x82>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a15      	ldr	r2, [pc, #84]	; (8005d88 <TIM_OC5_SetConfig+0xcc>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d003      	beq.n	8005d3e <TIM_OC5_SetConfig+0x82>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a14      	ldr	r2, [pc, #80]	; (8005d8c <TIM_OC5_SetConfig+0xd0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d109      	bne.n	8005d52 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	621a      	str	r2, [r3, #32]
}
 8005d6c:	bf00      	nop
 8005d6e:	371c      	adds	r7, #28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	40012c00 	.word	0x40012c00
 8005d7c:	40013400 	.word	0x40013400
 8005d80:	40014000 	.word	0x40014000
 8005d84:	40014400 	.word	0x40014400
 8005d88:	40014800 	.word	0x40014800
 8005d8c:	40015000 	.word	0x40015000

08005d90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	021b      	lsls	r3, r3, #8
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	051b      	lsls	r3, r3, #20
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a1a      	ldr	r2, [pc, #104]	; (8005e50 <TIM_OC6_SetConfig+0xc0>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d013      	beq.n	8005e14 <TIM_OC6_SetConfig+0x84>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a19      	ldr	r2, [pc, #100]	; (8005e54 <TIM_OC6_SetConfig+0xc4>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d00f      	beq.n	8005e14 <TIM_OC6_SetConfig+0x84>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a18      	ldr	r2, [pc, #96]	; (8005e58 <TIM_OC6_SetConfig+0xc8>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d00b      	beq.n	8005e14 <TIM_OC6_SetConfig+0x84>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a17      	ldr	r2, [pc, #92]	; (8005e5c <TIM_OC6_SetConfig+0xcc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d007      	beq.n	8005e14 <TIM_OC6_SetConfig+0x84>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a16      	ldr	r2, [pc, #88]	; (8005e60 <TIM_OC6_SetConfig+0xd0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_OC6_SetConfig+0x84>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a15      	ldr	r2, [pc, #84]	; (8005e64 <TIM_OC6_SetConfig+0xd4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d109      	bne.n	8005e28 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	029b      	lsls	r3, r3, #10
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	621a      	str	r2, [r3, #32]
}
 8005e42:	bf00      	nop
 8005e44:	371c      	adds	r7, #28
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40012c00 	.word	0x40012c00
 8005e54:	40013400 	.word	0x40013400
 8005e58:	40014000 	.word	0x40014000
 8005e5c:	40014400 	.word	0x40014400
 8005e60:	40014800 	.word	0x40014800
 8005e64:	40015000 	.word	0x40015000

08005e68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f023 0201 	bic.w	r2, r3, #1
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4a28      	ldr	r2, [pc, #160]	; (8005f34 <TIM_TI1_SetConfig+0xcc>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d01b      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9c:	d017      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	4a25      	ldr	r2, [pc, #148]	; (8005f38 <TIM_TI1_SetConfig+0xd0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d013      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4a24      	ldr	r2, [pc, #144]	; (8005f3c <TIM_TI1_SetConfig+0xd4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d00f      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4a23      	ldr	r2, [pc, #140]	; (8005f40 <TIM_TI1_SetConfig+0xd8>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00b      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4a22      	ldr	r2, [pc, #136]	; (8005f44 <TIM_TI1_SetConfig+0xdc>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d007      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	; (8005f48 <TIM_TI1_SetConfig+0xe0>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d003      	beq.n	8005ece <TIM_TI1_SetConfig+0x66>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	; (8005f4c <TIM_TI1_SetConfig+0xe4>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d101      	bne.n	8005ed2 <TIM_TI1_SetConfig+0x6a>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <TIM_TI1_SetConfig+0x6c>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f023 0303 	bic.w	r3, r3, #3
 8005ede:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]
 8005ee8:	e003      	b.n	8005ef2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f043 0301 	orr.w	r3, r3, #1
 8005ef0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	011b      	lsls	r3, r3, #4
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	f023 030a 	bic.w	r3, r3, #10
 8005f0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	f003 030a 	and.w	r3, r3, #10
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	621a      	str	r2, [r3, #32]
}
 8005f26:	bf00      	nop
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	40012c00 	.word	0x40012c00
 8005f38:	40000400 	.word	0x40000400
 8005f3c:	40000800 	.word	0x40000800
 8005f40:	40000c00 	.word	0x40000c00
 8005f44:	40013400 	.word	0x40013400
 8005f48:	40014000 	.word	0x40014000
 8005f4c:	40015000 	.word	0x40015000

08005f50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	f023 0201 	bic.w	r2, r3, #1
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	f023 030a 	bic.w	r3, r3, #10
 8005f8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	621a      	str	r2, [r3, #32]
}
 8005fa2:	bf00      	nop
 8005fa4:	371c      	adds	r7, #28
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b087      	sub	sp, #28
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	60f8      	str	r0, [r7, #12]
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6a1b      	ldr	r3, [r3, #32]
 8005fc0:	f023 0210 	bic.w	r2, r3, #16
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fda:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	031b      	lsls	r3, r3, #12
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006000:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	011b      	lsls	r3, r3, #4
 8006006:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	4313      	orrs	r3, r2
 800600e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	f023 0210 	bic.w	r2, r3, #16
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006052:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	031b      	lsls	r3, r3, #12
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006064:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	621a      	str	r2, [r3, #32]
}
 800607c:	bf00      	nop
 800607e:	371c      	adds	r7, #28
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006088:	b480      	push	{r7}
 800608a:	b087      	sub	sp, #28
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]
 8006094:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f023 0303 	bic.w	r3, r3, #3
 80060b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	011b      	lsls	r3, r3, #4
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80060d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	021b      	lsls	r3, r3, #8
 80060de:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	621a      	str	r2, [r3, #32]
}
 80060f4:	bf00      	nop
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
 800610c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800612c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	021b      	lsls	r3, r3, #8
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800613e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	031b      	lsls	r3, r3, #12
 8006144:	b29b      	uxth	r3, r3
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	4313      	orrs	r3, r2
 800614a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006152:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	031b      	lsls	r3, r3, #12
 8006158:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	621a      	str	r2, [r3, #32]
}
 800616e:	bf00      	nop
 8006170:	371c      	adds	r7, #28
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800617a:	b480      	push	{r7}
 800617c:	b085      	sub	sp, #20
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
 8006182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006194:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006196:	683a      	ldr	r2, [r7, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	4313      	orrs	r3, r2
 800619c:	f043 0307 	orr.w	r3, r3, #7
 80061a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	609a      	str	r2, [r3, #8]
}
 80061a8:	bf00      	nop
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
 80061c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	021a      	lsls	r2, r3, #8
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	4313      	orrs	r3, r2
 80061e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	609a      	str	r2, [r3, #8]
}
 80061e8:	bf00      	nop
 80061ea:	371c      	adds	r7, #28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f003 031f 	and.w	r3, r3, #31
 8006206:	2201      	movs	r2, #1
 8006208:	fa02 f303 	lsl.w	r3, r2, r3
 800620c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6a1a      	ldr	r2, [r3, #32]
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	43db      	mvns	r3, r3
 8006216:	401a      	ands	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a1a      	ldr	r2, [r3, #32]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f003 031f 	and.w	r3, r3, #31
 8006226:	6879      	ldr	r1, [r7, #4]
 8006228:	fa01 f303 	lsl.w	r3, r1, r3
 800622c:	431a      	orrs	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	621a      	str	r2, [r3, #32]
}
 8006232:	bf00      	nop
 8006234:	371c      	adds	r7, #28
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
	...

08006240 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006254:	2302      	movs	r3, #2
 8006256:	e074      	b.n	8006342 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a34      	ldr	r2, [pc, #208]	; (8006350 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d009      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a33      	ldr	r2, [pc, #204]	; (8006354 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d004      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a31      	ldr	r2, [pc, #196]	; (8006358 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d108      	bne.n	80062a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800629c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80062ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a21      	ldr	r2, [pc, #132]	; (8006350 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d022      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d8:	d01d      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a1f      	ldr	r2, [pc, #124]	; (800635c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d018      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a1d      	ldr	r2, [pc, #116]	; (8006360 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d013      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a1c      	ldr	r2, [pc, #112]	; (8006364 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d00e      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a15      	ldr	r2, [pc, #84]	; (8006354 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d009      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a18      	ldr	r2, [pc, #96]	; (8006368 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d004      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a11      	ldr	r2, [pc, #68]	; (8006358 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d10c      	bne.n	8006330 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800631c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	4313      	orrs	r3, r2
 8006326:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	40012c00 	.word	0x40012c00
 8006354:	40013400 	.word	0x40013400
 8006358:	40015000 	.word	0x40015000
 800635c:	40000400 	.word	0x40000400
 8006360:	40000800 	.word	0x40000800
 8006364:	40000c00 	.word	0x40000c00
 8006368:	40014000 	.word	0x40014000

0800636c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006384:	2302      	movs	r3, #2
 8006386:	e096      	b.n	80064b6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	4313      	orrs	r3, r2
 800639c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ee:	4313      	orrs	r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	041b      	lsls	r3, r3, #16
 80063fe:	4313      	orrs	r3, r2
 8006400:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a2f      	ldr	r2, [pc, #188]	; (80064c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d009      	beq.n	8006420 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a2d      	ldr	r2, [pc, #180]	; (80064c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d004      	beq.n	8006420 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a2c      	ldr	r2, [pc, #176]	; (80064cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d106      	bne.n	800642e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a24      	ldr	r2, [pc, #144]	; (80064c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d009      	beq.n	800644c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a22      	ldr	r2, [pc, #136]	; (80064c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d004      	beq.n	800644c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a21      	ldr	r2, [pc, #132]	; (80064cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d12b      	bne.n	80064a4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006456:	051b      	lsls	r3, r3, #20
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a11      	ldr	r2, [pc, #68]	; (80064c4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d009      	beq.n	8006496 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a10      	ldr	r2, [pc, #64]	; (80064c8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d004      	beq.n	8006496 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a0e      	ldr	r2, [pc, #56]	; (80064cc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d106      	bne.n	80064a4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40012c00 	.word	0x40012c00
 80064c8:	40013400 	.word	0x40013400
 80064cc:	40015000 	.word	0x40015000

080064d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e042      	b.n	80065f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006574:	2b00      	cmp	r3, #0
 8006576:	d106      	bne.n	8006586 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7fc f931 	bl	80027e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2224      	movs	r2, #36	; 0x24
 800658a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0201 	bic.w	r2, r2, #1
 800659c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f996 	bl	80068d0 <UART_SetConfig>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e022      	b.n	80065f4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fc86 	bl	8006ec8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689a      	ldr	r2, [r3, #8]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f042 0201 	orr.w	r2, r2, #1
 80065ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 fd0d 	bl	800700c <UART_CheckIdleState>
 80065f2:	4603      	mov	r3, r0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b08a      	sub	sp, #40	; 0x28
 8006600:	af02      	add	r7, sp, #8
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	603b      	str	r3, [r7, #0]
 8006608:	4613      	mov	r3, r2
 800660a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006612:	2b20      	cmp	r3, #32
 8006614:	f040 8083 	bne.w	800671e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <HAL_UART_Transmit+0x28>
 800661e:	88fb      	ldrh	r3, [r7, #6]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e07b      	b.n	8006720 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800662e:	2b01      	cmp	r3, #1
 8006630:	d101      	bne.n	8006636 <HAL_UART_Transmit+0x3a>
 8006632:	2302      	movs	r3, #2
 8006634:	e074      	b.n	8006720 <HAL_UART_Transmit+0x124>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2221      	movs	r2, #33	; 0x21
 800664a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800664e:	f7fc fcd9 	bl	8003004 <HAL_GetTick>
 8006652:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	88fa      	ldrh	r2, [r7, #6]
 8006658:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	88fa      	ldrh	r2, [r7, #6]
 8006660:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800666c:	d108      	bne.n	8006680 <HAL_UART_Transmit+0x84>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d104      	bne.n	8006680 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006676:	2300      	movs	r3, #0
 8006678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	61bb      	str	r3, [r7, #24]
 800667e:	e003      	b.n	8006688 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006684:	2300      	movs	r3, #0
 8006686:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006690:	e02c      	b.n	80066ec <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2200      	movs	r2, #0
 800669a:	2180      	movs	r1, #128	; 0x80
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 fd00 	bl	80070a2 <UART_WaitOnFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e039      	b.n	8006720 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d10b      	bne.n	80066ca <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	881b      	ldrh	r3, [r3, #0]
 80066b6:	461a      	mov	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	3302      	adds	r3, #2
 80066c6:	61bb      	str	r3, [r7, #24]
 80066c8:	e007      	b.n	80066da <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	781a      	ldrb	r2, [r3, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	3301      	adds	r3, #1
 80066d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	3b01      	subs	r3, #1
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1cc      	bne.n	8006692 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2200      	movs	r2, #0
 8006700:	2140      	movs	r1, #64	; 0x40
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 fccd 	bl	80070a2 <UART_WaitOnFlagUntilTimeout>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e006      	b.n	8006720 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2220      	movs	r2, #32
 8006716:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	e000      	b.n	8006720 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800671e:	2302      	movs	r3, #2
  }
}
 8006720:	4618      	mov	r0, r3
 8006722:	3720      	adds	r7, #32
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b08a      	sub	sp, #40	; 0x28
 800672c:	af02      	add	r7, sp, #8
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	4613      	mov	r3, r2
 8006736:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800673e:	2b20      	cmp	r3, #32
 8006740:	f040 80c0 	bne.w	80068c4 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <HAL_UART_Receive+0x28>
 800674a:	88fb      	ldrh	r3, [r7, #6]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d101      	bne.n	8006754 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e0b8      	b.n	80068c6 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800675a:	2b01      	cmp	r3, #1
 800675c:	d101      	bne.n	8006762 <HAL_UART_Receive+0x3a>
 800675e:	2302      	movs	r3, #2
 8006760:	e0b1      	b.n	80068c6 <HAL_UART_Receive+0x19e>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2222      	movs	r2, #34	; 0x22
 8006776:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006780:	f7fc fc40 	bl	8003004 <HAL_GetTick>
 8006784:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	88fa      	ldrh	r2, [r7, #6]
 800678a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	88fa      	ldrh	r2, [r7, #6]
 8006792:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800679e:	d10e      	bne.n	80067be <HAL_UART_Receive+0x96>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d105      	bne.n	80067b4 <HAL_UART_Receive+0x8c>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80067ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067b2:	e02d      	b.n	8006810 <HAL_UART_Receive+0xe8>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	22ff      	movs	r2, #255	; 0xff
 80067b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067bc:	e028      	b.n	8006810 <HAL_UART_Receive+0xe8>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d10d      	bne.n	80067e2 <HAL_UART_Receive+0xba>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d104      	bne.n	80067d8 <HAL_UART_Receive+0xb0>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	22ff      	movs	r2, #255	; 0xff
 80067d2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067d6:	e01b      	b.n	8006810 <HAL_UART_Receive+0xe8>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	227f      	movs	r2, #127	; 0x7f
 80067dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067e0:	e016      	b.n	8006810 <HAL_UART_Receive+0xe8>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ea:	d10d      	bne.n	8006808 <HAL_UART_Receive+0xe0>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d104      	bne.n	80067fe <HAL_UART_Receive+0xd6>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	227f      	movs	r2, #127	; 0x7f
 80067f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80067fc:	e008      	b.n	8006810 <HAL_UART_Receive+0xe8>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	223f      	movs	r2, #63	; 0x3f
 8006802:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006806:	e003      	b.n	8006810 <HAL_UART_Receive+0xe8>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006816:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006820:	d108      	bne.n	8006834 <HAL_UART_Receive+0x10c>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d104      	bne.n	8006834 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	61bb      	str	r3, [r7, #24]
 8006832:	e003      	b.n	800683c <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006838:	2300      	movs	r3, #0
 800683a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006844:	e032      	b.n	80068ac <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2200      	movs	r2, #0
 800684e:	2120      	movs	r1, #32
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 fc26 	bl	80070a2 <UART_WaitOnFlagUntilTimeout>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e032      	b.n	80068c6 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10c      	bne.n	8006880 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686c:	b29a      	uxth	r2, r3
 800686e:	8a7b      	ldrh	r3, [r7, #18]
 8006870:	4013      	ands	r3, r2
 8006872:	b29a      	uxth	r2, r3
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	3302      	adds	r3, #2
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	e00c      	b.n	800689a <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006886:	b2da      	uxtb	r2, r3
 8006888:	8a7b      	ldrh	r3, [r7, #18]
 800688a:	b2db      	uxtb	r3, r3
 800688c:	4013      	ands	r3, r2
 800688e:	b2da      	uxtb	r2, r3
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	3301      	adds	r3, #1
 8006898:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	3b01      	subs	r3, #1
 80068a4:	b29a      	uxth	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1c6      	bne.n	8006846 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2220      	movs	r2, #32
 80068bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80068c0:	2300      	movs	r3, #0
 80068c2:	e000      	b.n	80068c6 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80068c4:	2302      	movs	r3, #2
  }
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3720      	adds	r7, #32
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068d4:	b08c      	sub	sp, #48	; 0x30
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	431a      	orrs	r2, r3
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	431a      	orrs	r2, r3
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	69db      	ldr	r3, [r3, #28]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	4baa      	ldr	r3, [pc, #680]	; (8006ba8 <UART_SetConfig+0x2d8>)
 8006900:	4013      	ands	r3, r2
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	6812      	ldr	r2, [r2, #0]
 8006906:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006908:	430b      	orrs	r3, r1
 800690a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	68da      	ldr	r2, [r3, #12]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a9f      	ldr	r2, [pc, #636]	; (8006bac <UART_SetConfig+0x2dc>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d004      	beq.n	800693c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006938:	4313      	orrs	r3, r2
 800693a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006946:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	6812      	ldr	r2, [r2, #0]
 800694e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006950:	430b      	orrs	r3, r1
 8006952:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695a:	f023 010f 	bic.w	r1, r3, #15
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a90      	ldr	r2, [pc, #576]	; (8006bb0 <UART_SetConfig+0x2e0>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d125      	bne.n	80069c0 <UART_SetConfig+0xf0>
 8006974:	4b8f      	ldr	r3, [pc, #572]	; (8006bb4 <UART_SetConfig+0x2e4>)
 8006976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800697a:	f003 0303 	and.w	r3, r3, #3
 800697e:	2b03      	cmp	r3, #3
 8006980:	d81a      	bhi.n	80069b8 <UART_SetConfig+0xe8>
 8006982:	a201      	add	r2, pc, #4	; (adr r2, 8006988 <UART_SetConfig+0xb8>)
 8006984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006988:	08006999 	.word	0x08006999
 800698c:	080069a9 	.word	0x080069a9
 8006990:	080069a1 	.word	0x080069a1
 8006994:	080069b1 	.word	0x080069b1
 8006998:	2301      	movs	r3, #1
 800699a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800699e:	e116      	b.n	8006bce <UART_SetConfig+0x2fe>
 80069a0:	2302      	movs	r3, #2
 80069a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069a6:	e112      	b.n	8006bce <UART_SetConfig+0x2fe>
 80069a8:	2304      	movs	r3, #4
 80069aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069ae:	e10e      	b.n	8006bce <UART_SetConfig+0x2fe>
 80069b0:	2308      	movs	r3, #8
 80069b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069b6:	e10a      	b.n	8006bce <UART_SetConfig+0x2fe>
 80069b8:	2310      	movs	r3, #16
 80069ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069be:	e106      	b.n	8006bce <UART_SetConfig+0x2fe>
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a7c      	ldr	r2, [pc, #496]	; (8006bb8 <UART_SetConfig+0x2e8>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d138      	bne.n	8006a3c <UART_SetConfig+0x16c>
 80069ca:	4b7a      	ldr	r3, [pc, #488]	; (8006bb4 <UART_SetConfig+0x2e4>)
 80069cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069d0:	f003 030c 	and.w	r3, r3, #12
 80069d4:	2b0c      	cmp	r3, #12
 80069d6:	d82d      	bhi.n	8006a34 <UART_SetConfig+0x164>
 80069d8:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <UART_SetConfig+0x110>)
 80069da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069de:	bf00      	nop
 80069e0:	08006a15 	.word	0x08006a15
 80069e4:	08006a35 	.word	0x08006a35
 80069e8:	08006a35 	.word	0x08006a35
 80069ec:	08006a35 	.word	0x08006a35
 80069f0:	08006a25 	.word	0x08006a25
 80069f4:	08006a35 	.word	0x08006a35
 80069f8:	08006a35 	.word	0x08006a35
 80069fc:	08006a35 	.word	0x08006a35
 8006a00:	08006a1d 	.word	0x08006a1d
 8006a04:	08006a35 	.word	0x08006a35
 8006a08:	08006a35 	.word	0x08006a35
 8006a0c:	08006a35 	.word	0x08006a35
 8006a10:	08006a2d 	.word	0x08006a2d
 8006a14:	2300      	movs	r3, #0
 8006a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a1a:	e0d8      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a22:	e0d4      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a24:	2304      	movs	r3, #4
 8006a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a2a:	e0d0      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a2c:	2308      	movs	r3, #8
 8006a2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a32:	e0cc      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a34:	2310      	movs	r3, #16
 8006a36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a3a:	e0c8      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a5e      	ldr	r2, [pc, #376]	; (8006bbc <UART_SetConfig+0x2ec>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d125      	bne.n	8006a92 <UART_SetConfig+0x1c2>
 8006a46:	4b5b      	ldr	r3, [pc, #364]	; (8006bb4 <UART_SetConfig+0x2e4>)
 8006a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006a50:	2b30      	cmp	r3, #48	; 0x30
 8006a52:	d016      	beq.n	8006a82 <UART_SetConfig+0x1b2>
 8006a54:	2b30      	cmp	r3, #48	; 0x30
 8006a56:	d818      	bhi.n	8006a8a <UART_SetConfig+0x1ba>
 8006a58:	2b20      	cmp	r3, #32
 8006a5a:	d00a      	beq.n	8006a72 <UART_SetConfig+0x1a2>
 8006a5c:	2b20      	cmp	r3, #32
 8006a5e:	d814      	bhi.n	8006a8a <UART_SetConfig+0x1ba>
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d002      	beq.n	8006a6a <UART_SetConfig+0x19a>
 8006a64:	2b10      	cmp	r3, #16
 8006a66:	d008      	beq.n	8006a7a <UART_SetConfig+0x1aa>
 8006a68:	e00f      	b.n	8006a8a <UART_SetConfig+0x1ba>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a70:	e0ad      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a72:	2302      	movs	r3, #2
 8006a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a78:	e0a9      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a7a:	2304      	movs	r3, #4
 8006a7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a80:	e0a5      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a82:	2308      	movs	r3, #8
 8006a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a88:	e0a1      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a8a:	2310      	movs	r3, #16
 8006a8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a90:	e09d      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a4a      	ldr	r2, [pc, #296]	; (8006bc0 <UART_SetConfig+0x2f0>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d125      	bne.n	8006ae8 <UART_SetConfig+0x218>
 8006a9c:	4b45      	ldr	r3, [pc, #276]	; (8006bb4 <UART_SetConfig+0x2e4>)
 8006a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aa2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006aa6:	2bc0      	cmp	r3, #192	; 0xc0
 8006aa8:	d016      	beq.n	8006ad8 <UART_SetConfig+0x208>
 8006aaa:	2bc0      	cmp	r3, #192	; 0xc0
 8006aac:	d818      	bhi.n	8006ae0 <UART_SetConfig+0x210>
 8006aae:	2b80      	cmp	r3, #128	; 0x80
 8006ab0:	d00a      	beq.n	8006ac8 <UART_SetConfig+0x1f8>
 8006ab2:	2b80      	cmp	r3, #128	; 0x80
 8006ab4:	d814      	bhi.n	8006ae0 <UART_SetConfig+0x210>
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d002      	beq.n	8006ac0 <UART_SetConfig+0x1f0>
 8006aba:	2b40      	cmp	r3, #64	; 0x40
 8006abc:	d008      	beq.n	8006ad0 <UART_SetConfig+0x200>
 8006abe:	e00f      	b.n	8006ae0 <UART_SetConfig+0x210>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ac6:	e082      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ac8:	2302      	movs	r3, #2
 8006aca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ace:	e07e      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ad0:	2304      	movs	r3, #4
 8006ad2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ad6:	e07a      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ad8:	2308      	movs	r3, #8
 8006ada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ade:	e076      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ae0:	2310      	movs	r3, #16
 8006ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ae6:	e072      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a35      	ldr	r2, [pc, #212]	; (8006bc4 <UART_SetConfig+0x2f4>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d12a      	bne.n	8006b48 <UART_SetConfig+0x278>
 8006af2:	4b30      	ldr	r3, [pc, #192]	; (8006bb4 <UART_SetConfig+0x2e4>)
 8006af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006af8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006afc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b00:	d01a      	beq.n	8006b38 <UART_SetConfig+0x268>
 8006b02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b06:	d81b      	bhi.n	8006b40 <UART_SetConfig+0x270>
 8006b08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b0c:	d00c      	beq.n	8006b28 <UART_SetConfig+0x258>
 8006b0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b12:	d815      	bhi.n	8006b40 <UART_SetConfig+0x270>
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <UART_SetConfig+0x250>
 8006b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b1c:	d008      	beq.n	8006b30 <UART_SetConfig+0x260>
 8006b1e:	e00f      	b.n	8006b40 <UART_SetConfig+0x270>
 8006b20:	2300      	movs	r3, #0
 8006b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b26:	e052      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b2e:	e04e      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b30:	2304      	movs	r3, #4
 8006b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b36:	e04a      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b38:	2308      	movs	r3, #8
 8006b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b3e:	e046      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b40:	2310      	movs	r3, #16
 8006b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b46:	e042      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a17      	ldr	r2, [pc, #92]	; (8006bac <UART_SetConfig+0x2dc>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d13a      	bne.n	8006bc8 <UART_SetConfig+0x2f8>
 8006b52:	4b18      	ldr	r3, [pc, #96]	; (8006bb4 <UART_SetConfig+0x2e4>)
 8006b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006b5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006b60:	d01a      	beq.n	8006b98 <UART_SetConfig+0x2c8>
 8006b62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006b66:	d81b      	bhi.n	8006ba0 <UART_SetConfig+0x2d0>
 8006b68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b6c:	d00c      	beq.n	8006b88 <UART_SetConfig+0x2b8>
 8006b6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b72:	d815      	bhi.n	8006ba0 <UART_SetConfig+0x2d0>
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <UART_SetConfig+0x2b0>
 8006b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b7c:	d008      	beq.n	8006b90 <UART_SetConfig+0x2c0>
 8006b7e:	e00f      	b.n	8006ba0 <UART_SetConfig+0x2d0>
 8006b80:	2300      	movs	r3, #0
 8006b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b86:	e022      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b8e:	e01e      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b90:	2304      	movs	r3, #4
 8006b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b96:	e01a      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006b98:	2308      	movs	r3, #8
 8006b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b9e:	e016      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ba6:	e012      	b.n	8006bce <UART_SetConfig+0x2fe>
 8006ba8:	cfff69f3 	.word	0xcfff69f3
 8006bac:	40008000 	.word	0x40008000
 8006bb0:	40013800 	.word	0x40013800
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	40004400 	.word	0x40004400
 8006bbc:	40004800 	.word	0x40004800
 8006bc0:	40004c00 	.word	0x40004c00
 8006bc4:	40005000 	.word	0x40005000
 8006bc8:	2310      	movs	r3, #16
 8006bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4aae      	ldr	r2, [pc, #696]	; (8006e8c <UART_SetConfig+0x5bc>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	f040 8097 	bne.w	8006d08 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006bda:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006bde:	2b08      	cmp	r3, #8
 8006be0:	d823      	bhi.n	8006c2a <UART_SetConfig+0x35a>
 8006be2:	a201      	add	r2, pc, #4	; (adr r2, 8006be8 <UART_SetConfig+0x318>)
 8006be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be8:	08006c0d 	.word	0x08006c0d
 8006bec:	08006c2b 	.word	0x08006c2b
 8006bf0:	08006c15 	.word	0x08006c15
 8006bf4:	08006c2b 	.word	0x08006c2b
 8006bf8:	08006c1b 	.word	0x08006c1b
 8006bfc:	08006c2b 	.word	0x08006c2b
 8006c00:	08006c2b 	.word	0x08006c2b
 8006c04:	08006c2b 	.word	0x08006c2b
 8006c08:	08006c23 	.word	0x08006c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c0c:	f7fd fa6c 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8006c10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c12:	e010      	b.n	8006c36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c14:	4b9e      	ldr	r3, [pc, #632]	; (8006e90 <UART_SetConfig+0x5c0>)
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c18:	e00d      	b.n	8006c36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c1a:	f7fd f9f7 	bl	800400c <HAL_RCC_GetSysClockFreq>
 8006c1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c20:	e009      	b.n	8006c36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c28:	e005      	b.n	8006c36 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006c34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 8130 	beq.w	8006e9e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c42:	4a94      	ldr	r2, [pc, #592]	; (8006e94 <UART_SetConfig+0x5c4>)
 8006c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c48:	461a      	mov	r2, r3
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c50:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	4613      	mov	r3, r2
 8006c58:	005b      	lsls	r3, r3, #1
 8006c5a:	4413      	add	r3, r2
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d305      	bcc.n	8006c6e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d903      	bls.n	8006c76 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006c74:	e113      	b.n	8006e9e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c78:	2200      	movs	r2, #0
 8006c7a:	60bb      	str	r3, [r7, #8]
 8006c7c:	60fa      	str	r2, [r7, #12]
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	4a84      	ldr	r2, [pc, #528]	; (8006e94 <UART_SetConfig+0x5c4>)
 8006c84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	603b      	str	r3, [r7, #0]
 8006c8e:	607a      	str	r2, [r7, #4]
 8006c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c94:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c98:	f7f9 ffce 	bl	8000c38 <__aeabi_uldivmod>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	f04f 0200 	mov.w	r2, #0
 8006ca8:	f04f 0300 	mov.w	r3, #0
 8006cac:	020b      	lsls	r3, r1, #8
 8006cae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006cb2:	0202      	lsls	r2, r0, #8
 8006cb4:	6979      	ldr	r1, [r7, #20]
 8006cb6:	6849      	ldr	r1, [r1, #4]
 8006cb8:	0849      	lsrs	r1, r1, #1
 8006cba:	2000      	movs	r0, #0
 8006cbc:	460c      	mov	r4, r1
 8006cbe:	4605      	mov	r5, r0
 8006cc0:	eb12 0804 	adds.w	r8, r2, r4
 8006cc4:	eb43 0905 	adc.w	r9, r3, r5
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	469a      	mov	sl, r3
 8006cd0:	4693      	mov	fp, r2
 8006cd2:	4652      	mov	r2, sl
 8006cd4:	465b      	mov	r3, fp
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	4649      	mov	r1, r9
 8006cda:	f7f9 ffad 	bl	8000c38 <__aeabi_uldivmod>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cec:	d308      	bcc.n	8006d00 <UART_SetConfig+0x430>
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cf4:	d204      	bcs.n	8006d00 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6a3a      	ldr	r2, [r7, #32]
 8006cfc:	60da      	str	r2, [r3, #12]
 8006cfe:	e0ce      	b.n	8006e9e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006d06:	e0ca      	b.n	8006e9e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	69db      	ldr	r3, [r3, #28]
 8006d0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d10:	d166      	bne.n	8006de0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006d12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d16:	2b08      	cmp	r3, #8
 8006d18:	d827      	bhi.n	8006d6a <UART_SetConfig+0x49a>
 8006d1a:	a201      	add	r2, pc, #4	; (adr r2, 8006d20 <UART_SetConfig+0x450>)
 8006d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d20:	08006d45 	.word	0x08006d45
 8006d24:	08006d4d 	.word	0x08006d4d
 8006d28:	08006d55 	.word	0x08006d55
 8006d2c:	08006d6b 	.word	0x08006d6b
 8006d30:	08006d5b 	.word	0x08006d5b
 8006d34:	08006d6b 	.word	0x08006d6b
 8006d38:	08006d6b 	.word	0x08006d6b
 8006d3c:	08006d6b 	.word	0x08006d6b
 8006d40:	08006d63 	.word	0x08006d63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d44:	f7fd f9d0 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8006d48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006d4a:	e014      	b.n	8006d76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d4c:	f7fd f9e2 	bl	8004114 <HAL_RCC_GetPCLK2Freq>
 8006d50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006d52:	e010      	b.n	8006d76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d54:	4b4e      	ldr	r3, [pc, #312]	; (8006e90 <UART_SetConfig+0x5c0>)
 8006d56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006d58:	e00d      	b.n	8006d76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d5a:	f7fd f957 	bl	800400c <HAL_RCC_GetSysClockFreq>
 8006d5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006d60:	e009      	b.n	8006d76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006d68:	e005      	b.n	8006d76 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006d74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 8090 	beq.w	8006e9e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d82:	4a44      	ldr	r2, [pc, #272]	; (8006e94 <UART_SetConfig+0x5c4>)
 8006d84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d90:	005a      	lsls	r2, r3, #1
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	085b      	lsrs	r3, r3, #1
 8006d98:	441a      	add	r2, r3
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006da4:	6a3b      	ldr	r3, [r7, #32]
 8006da6:	2b0f      	cmp	r3, #15
 8006da8:	d916      	bls.n	8006dd8 <UART_SetConfig+0x508>
 8006daa:	6a3b      	ldr	r3, [r7, #32]
 8006dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006db0:	d212      	bcs.n	8006dd8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006db2:	6a3b      	ldr	r3, [r7, #32]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	f023 030f 	bic.w	r3, r3, #15
 8006dba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	085b      	lsrs	r3, r3, #1
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	8bfb      	ldrh	r3, [r7, #30]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	8bfa      	ldrh	r2, [r7, #30]
 8006dd4:	60da      	str	r2, [r3, #12]
 8006dd6:	e062      	b.n	8006e9e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006dde:	e05e      	b.n	8006e9e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006de0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006de4:	2b08      	cmp	r3, #8
 8006de6:	d828      	bhi.n	8006e3a <UART_SetConfig+0x56a>
 8006de8:	a201      	add	r2, pc, #4	; (adr r2, 8006df0 <UART_SetConfig+0x520>)
 8006dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dee:	bf00      	nop
 8006df0:	08006e15 	.word	0x08006e15
 8006df4:	08006e1d 	.word	0x08006e1d
 8006df8:	08006e25 	.word	0x08006e25
 8006dfc:	08006e3b 	.word	0x08006e3b
 8006e00:	08006e2b 	.word	0x08006e2b
 8006e04:	08006e3b 	.word	0x08006e3b
 8006e08:	08006e3b 	.word	0x08006e3b
 8006e0c:	08006e3b 	.word	0x08006e3b
 8006e10:	08006e33 	.word	0x08006e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e14:	f7fd f968 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8006e18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e1a:	e014      	b.n	8006e46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e1c:	f7fd f97a 	bl	8004114 <HAL_RCC_GetPCLK2Freq>
 8006e20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e22:	e010      	b.n	8006e46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e24:	4b1a      	ldr	r3, [pc, #104]	; (8006e90 <UART_SetConfig+0x5c0>)
 8006e26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006e28:	e00d      	b.n	8006e46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e2a:	f7fd f8ef 	bl	800400c <HAL_RCC_GetSysClockFreq>
 8006e2e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e30:	e009      	b.n	8006e46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006e38:	e005      	b.n	8006e46 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006e44:	bf00      	nop
    }

    if (pclk != 0U)
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d028      	beq.n	8006e9e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e50:	4a10      	ldr	r2, [pc, #64]	; (8006e94 <UART_SetConfig+0x5c4>)
 8006e52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e56:	461a      	mov	r2, r3
 8006e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	085b      	lsrs	r3, r3, #1
 8006e64:	441a      	add	r2, r3
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e70:	6a3b      	ldr	r3, [r7, #32]
 8006e72:	2b0f      	cmp	r3, #15
 8006e74:	d910      	bls.n	8006e98 <UART_SetConfig+0x5c8>
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e7c:	d20c      	bcs.n	8006e98 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e7e:	6a3b      	ldr	r3, [r7, #32]
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	60da      	str	r2, [r3, #12]
 8006e88:	e009      	b.n	8006e9e <UART_SetConfig+0x5ce>
 8006e8a:	bf00      	nop
 8006e8c:	40008000 	.word	0x40008000
 8006e90:	00f42400 	.word	0x00f42400
 8006e94:	0800a0f0 	.word	0x0800a0f0
      }
      else
      {
        ret = HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006eba:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3730      	adds	r7, #48	; 0x30
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006ec8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00a      	beq.n	8006ef2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	430a      	orrs	r2, r1
 8006ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef6:	f003 0302 	and.w	r3, r3, #2
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00a      	beq.n	8006f14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	430a      	orrs	r2, r1
 8006f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f18:	f003 0304 	and.w	r3, r3, #4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00a      	beq.n	8006f36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	430a      	orrs	r2, r1
 8006f34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3a:	f003 0308 	and.w	r3, r3, #8
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00a      	beq.n	8006f58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5c:	f003 0310 	and.w	r3, r3, #16
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00a      	beq.n	8006f7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	430a      	orrs	r2, r1
 8006f78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7e:	f003 0320 	and.w	r3, r3, #32
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01a      	beq.n	8006fde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fc6:	d10a      	bne.n	8006fde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	605a      	str	r2, [r3, #4]
  }
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b086      	sub	sp, #24
 8007010:	af02      	add	r7, sp, #8
 8007012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800701c:	f7fb fff2 	bl	8003004 <HAL_GetTick>
 8007020:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0308 	and.w	r3, r3, #8
 800702c:	2b08      	cmp	r3, #8
 800702e:	d10e      	bne.n	800704e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007030:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f82f 	bl	80070a2 <UART_WaitOnFlagUntilTimeout>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d001      	beq.n	800704e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e025      	b.n	800709a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b04      	cmp	r3, #4
 800705a:	d10e      	bne.n	800707a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800705c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f819 	bl	80070a2 <UART_WaitOnFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e00f      	b.n	800709a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2220      	movs	r2, #32
 800707e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2220      	movs	r2, #32
 8007086:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b09c      	sub	sp, #112	; 0x70
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	60b9      	str	r1, [r7, #8]
 80070ac:	603b      	str	r3, [r7, #0]
 80070ae:	4613      	mov	r3, r2
 80070b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070b2:	e0a9      	b.n	8007208 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ba:	f000 80a5 	beq.w	8007208 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070be:	f7fb ffa1 	bl	8003004 <HAL_GetTick>
 80070c2:	4602      	mov	r2, r0
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d302      	bcc.n	80070d4 <UART_WaitOnFlagUntilTimeout+0x32>
 80070ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d140      	bne.n	8007156 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070dc:	e853 3f00 	ldrex	r3, [r3]
 80070e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80070e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070e8:	667b      	str	r3, [r7, #100]	; 0x64
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	461a      	mov	r2, r3
 80070f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070f4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80070fa:	e841 2300 	strex	r3, r2, [r1]
 80070fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1e6      	bne.n	80070d4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3308      	adds	r3, #8
 800710c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007110:	e853 3f00 	ldrex	r3, [r3]
 8007114:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007118:	f023 0301 	bic.w	r3, r3, #1
 800711c:	663b      	str	r3, [r7, #96]	; 0x60
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3308      	adds	r3, #8
 8007124:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007126:	64ba      	str	r2, [r7, #72]	; 0x48
 8007128:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800712c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800712e:	e841 2300 	strex	r3, r2, [r1]
 8007132:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007134:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1e5      	bne.n	8007106 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2220      	movs	r2, #32
 800713e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007152:	2303      	movs	r3, #3
 8007154:	e069      	b.n	800722a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b00      	cmp	r3, #0
 8007162:	d051      	beq.n	8007208 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800716e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007172:	d149      	bne.n	8007208 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800717c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007192:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	461a      	mov	r2, r3
 800719a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800719c:	637b      	str	r3, [r7, #52]	; 0x34
 800719e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80071a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80071aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e6      	bne.n	800717e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	3308      	adds	r3, #8
 80071b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	613b      	str	r3, [r7, #16]
   return(result);
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3308      	adds	r3, #8
 80071ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80071d0:	623a      	str	r2, [r7, #32]
 80071d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	69f9      	ldr	r1, [r7, #28]
 80071d6:	6a3a      	ldr	r2, [r7, #32]
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e5      	bne.n	80071b0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2220      	movs	r2, #32
 80071e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2220      	movs	r2, #32
 80071f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e010      	b.n	800722a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	69da      	ldr	r2, [r3, #28]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	4013      	ands	r3, r2
 8007212:	68ba      	ldr	r2, [r7, #8]
 8007214:	429a      	cmp	r2, r3
 8007216:	bf0c      	ite	eq
 8007218:	2301      	moveq	r3, #1
 800721a:	2300      	movne	r3, #0
 800721c:	b2db      	uxtb	r3, r3
 800721e:	461a      	mov	r2, r3
 8007220:	79fb      	ldrb	r3, [r7, #7]
 8007222:	429a      	cmp	r2, r3
 8007224:	f43f af46 	beq.w	80070b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3770      	adds	r7, #112	; 0x70
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007232:	b480      	push	{r7}
 8007234:	b085      	sub	sp, #20
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007240:	2b01      	cmp	r3, #1
 8007242:	d101      	bne.n	8007248 <HAL_UARTEx_DisableFifoMode+0x16>
 8007244:	2302      	movs	r3, #2
 8007246:	e027      	b.n	8007298 <HAL_UARTEx_DisableFifoMode+0x66>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2224      	movs	r2, #36	; 0x24
 8007254:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f022 0201 	bic.w	r2, r2, #1
 800726e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007276:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2220      	movs	r2, #32
 800728a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3714      	adds	r7, #20
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d101      	bne.n	80072bc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80072b8:	2302      	movs	r3, #2
 80072ba:	e02d      	b.n	8007318 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2224      	movs	r2, #36	; 0x24
 80072c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f022 0201 	bic.w	r2, r2, #1
 80072e2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	683a      	ldr	r2, [r7, #0]
 80072f4:	430a      	orrs	r2, r1
 80072f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f84f 	bl	800739c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2220      	movs	r2, #32
 800730a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007330:	2b01      	cmp	r3, #1
 8007332:	d101      	bne.n	8007338 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007334:	2302      	movs	r3, #2
 8007336:	e02d      	b.n	8007394 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2224      	movs	r2, #36	; 0x24
 8007344:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0201 	bic.w	r2, r2, #1
 800735e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	430a      	orrs	r2, r1
 8007372:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f811 	bl	800739c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800739c:	b480      	push	{r7}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d108      	bne.n	80073be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80073bc:	e031      	b.n	8007422 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80073be:	2308      	movs	r3, #8
 80073c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80073c2:	2308      	movs	r3, #8
 80073c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	0e5b      	lsrs	r3, r3, #25
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	f003 0307 	and.w	r3, r3, #7
 80073d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	0f5b      	lsrs	r3, r3, #29
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	f003 0307 	and.w	r3, r3, #7
 80073e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073e6:	7bbb      	ldrb	r3, [r7, #14]
 80073e8:	7b3a      	ldrb	r2, [r7, #12]
 80073ea:	4911      	ldr	r1, [pc, #68]	; (8007430 <UARTEx_SetNbDataToProcess+0x94>)
 80073ec:	5c8a      	ldrb	r2, [r1, r2]
 80073ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80073f2:	7b3a      	ldrb	r2, [r7, #12]
 80073f4:	490f      	ldr	r1, [pc, #60]	; (8007434 <UARTEx_SetNbDataToProcess+0x98>)
 80073f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80073fc:	b29a      	uxth	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	7b7a      	ldrb	r2, [r7, #13]
 8007408:	4909      	ldr	r1, [pc, #36]	; (8007430 <UARTEx_SetNbDataToProcess+0x94>)
 800740a:	5c8a      	ldrb	r2, [r1, r2]
 800740c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007410:	7b7a      	ldrb	r2, [r7, #13]
 8007412:	4908      	ldr	r1, [pc, #32]	; (8007434 <UARTEx_SetNbDataToProcess+0x98>)
 8007414:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007416:	fb93 f3f2 	sdiv	r3, r3, r2
 800741a:	b29a      	uxth	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007422:	bf00      	nop
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	0800a108 	.word	0x0800a108
 8007434:	0800a110 	.word	0x0800a110

08007438 <__errno>:
 8007438:	4b01      	ldr	r3, [pc, #4]	; (8007440 <__errno+0x8>)
 800743a:	6818      	ldr	r0, [r3, #0]
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000014 	.word	0x20000014

08007444 <__libc_init_array>:
 8007444:	b570      	push	{r4, r5, r6, lr}
 8007446:	4d0d      	ldr	r5, [pc, #52]	; (800747c <__libc_init_array+0x38>)
 8007448:	4c0d      	ldr	r4, [pc, #52]	; (8007480 <__libc_init_array+0x3c>)
 800744a:	1b64      	subs	r4, r4, r5
 800744c:	10a4      	asrs	r4, r4, #2
 800744e:	2600      	movs	r6, #0
 8007450:	42a6      	cmp	r6, r4
 8007452:	d109      	bne.n	8007468 <__libc_init_array+0x24>
 8007454:	4d0b      	ldr	r5, [pc, #44]	; (8007484 <__libc_init_array+0x40>)
 8007456:	4c0c      	ldr	r4, [pc, #48]	; (8007488 <__libc_init_array+0x44>)
 8007458:	f002 fdac 	bl	8009fb4 <_init>
 800745c:	1b64      	subs	r4, r4, r5
 800745e:	10a4      	asrs	r4, r4, #2
 8007460:	2600      	movs	r6, #0
 8007462:	42a6      	cmp	r6, r4
 8007464:	d105      	bne.n	8007472 <__libc_init_array+0x2e>
 8007466:	bd70      	pop	{r4, r5, r6, pc}
 8007468:	f855 3b04 	ldr.w	r3, [r5], #4
 800746c:	4798      	blx	r3
 800746e:	3601      	adds	r6, #1
 8007470:	e7ee      	b.n	8007450 <__libc_init_array+0xc>
 8007472:	f855 3b04 	ldr.w	r3, [r5], #4
 8007476:	4798      	blx	r3
 8007478:	3601      	adds	r6, #1
 800747a:	e7f2      	b.n	8007462 <__libc_init_array+0x1e>
 800747c:	0800a4fc 	.word	0x0800a4fc
 8007480:	0800a4fc 	.word	0x0800a4fc
 8007484:	0800a4fc 	.word	0x0800a4fc
 8007488:	0800a500 	.word	0x0800a500

0800748c <memset>:
 800748c:	4402      	add	r2, r0
 800748e:	4603      	mov	r3, r0
 8007490:	4293      	cmp	r3, r2
 8007492:	d100      	bne.n	8007496 <memset+0xa>
 8007494:	4770      	bx	lr
 8007496:	f803 1b01 	strb.w	r1, [r3], #1
 800749a:	e7f9      	b.n	8007490 <memset+0x4>

0800749c <__cvt>:
 800749c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074a0:	ec55 4b10 	vmov	r4, r5, d0
 80074a4:	2d00      	cmp	r5, #0
 80074a6:	460e      	mov	r6, r1
 80074a8:	4619      	mov	r1, r3
 80074aa:	462b      	mov	r3, r5
 80074ac:	bfbb      	ittet	lt
 80074ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80074b2:	461d      	movlt	r5, r3
 80074b4:	2300      	movge	r3, #0
 80074b6:	232d      	movlt	r3, #45	; 0x2d
 80074b8:	700b      	strb	r3, [r1, #0]
 80074ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80074c0:	4691      	mov	r9, r2
 80074c2:	f023 0820 	bic.w	r8, r3, #32
 80074c6:	bfbc      	itt	lt
 80074c8:	4622      	movlt	r2, r4
 80074ca:	4614      	movlt	r4, r2
 80074cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074d0:	d005      	beq.n	80074de <__cvt+0x42>
 80074d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80074d6:	d100      	bne.n	80074da <__cvt+0x3e>
 80074d8:	3601      	adds	r6, #1
 80074da:	2102      	movs	r1, #2
 80074dc:	e000      	b.n	80074e0 <__cvt+0x44>
 80074de:	2103      	movs	r1, #3
 80074e0:	ab03      	add	r3, sp, #12
 80074e2:	9301      	str	r3, [sp, #4]
 80074e4:	ab02      	add	r3, sp, #8
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	ec45 4b10 	vmov	d0, r4, r5
 80074ec:	4653      	mov	r3, sl
 80074ee:	4632      	mov	r2, r6
 80074f0:	f000 fe02 	bl	80080f8 <_dtoa_r>
 80074f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80074f8:	4607      	mov	r7, r0
 80074fa:	d102      	bne.n	8007502 <__cvt+0x66>
 80074fc:	f019 0f01 	tst.w	r9, #1
 8007500:	d022      	beq.n	8007548 <__cvt+0xac>
 8007502:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007506:	eb07 0906 	add.w	r9, r7, r6
 800750a:	d110      	bne.n	800752e <__cvt+0x92>
 800750c:	783b      	ldrb	r3, [r7, #0]
 800750e:	2b30      	cmp	r3, #48	; 0x30
 8007510:	d10a      	bne.n	8007528 <__cvt+0x8c>
 8007512:	2200      	movs	r2, #0
 8007514:	2300      	movs	r3, #0
 8007516:	4620      	mov	r0, r4
 8007518:	4629      	mov	r1, r5
 800751a:	f7f9 fafd 	bl	8000b18 <__aeabi_dcmpeq>
 800751e:	b918      	cbnz	r0, 8007528 <__cvt+0x8c>
 8007520:	f1c6 0601 	rsb	r6, r6, #1
 8007524:	f8ca 6000 	str.w	r6, [sl]
 8007528:	f8da 3000 	ldr.w	r3, [sl]
 800752c:	4499      	add	r9, r3
 800752e:	2200      	movs	r2, #0
 8007530:	2300      	movs	r3, #0
 8007532:	4620      	mov	r0, r4
 8007534:	4629      	mov	r1, r5
 8007536:	f7f9 faef 	bl	8000b18 <__aeabi_dcmpeq>
 800753a:	b108      	cbz	r0, 8007540 <__cvt+0xa4>
 800753c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007540:	2230      	movs	r2, #48	; 0x30
 8007542:	9b03      	ldr	r3, [sp, #12]
 8007544:	454b      	cmp	r3, r9
 8007546:	d307      	bcc.n	8007558 <__cvt+0xbc>
 8007548:	9b03      	ldr	r3, [sp, #12]
 800754a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800754c:	1bdb      	subs	r3, r3, r7
 800754e:	4638      	mov	r0, r7
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	b004      	add	sp, #16
 8007554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007558:	1c59      	adds	r1, r3, #1
 800755a:	9103      	str	r1, [sp, #12]
 800755c:	701a      	strb	r2, [r3, #0]
 800755e:	e7f0      	b.n	8007542 <__cvt+0xa6>

08007560 <__exponent>:
 8007560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007562:	4603      	mov	r3, r0
 8007564:	2900      	cmp	r1, #0
 8007566:	bfb8      	it	lt
 8007568:	4249      	neglt	r1, r1
 800756a:	f803 2b02 	strb.w	r2, [r3], #2
 800756e:	bfb4      	ite	lt
 8007570:	222d      	movlt	r2, #45	; 0x2d
 8007572:	222b      	movge	r2, #43	; 0x2b
 8007574:	2909      	cmp	r1, #9
 8007576:	7042      	strb	r2, [r0, #1]
 8007578:	dd2a      	ble.n	80075d0 <__exponent+0x70>
 800757a:	f10d 0407 	add.w	r4, sp, #7
 800757e:	46a4      	mov	ip, r4
 8007580:	270a      	movs	r7, #10
 8007582:	46a6      	mov	lr, r4
 8007584:	460a      	mov	r2, r1
 8007586:	fb91 f6f7 	sdiv	r6, r1, r7
 800758a:	fb07 1516 	mls	r5, r7, r6, r1
 800758e:	3530      	adds	r5, #48	; 0x30
 8007590:	2a63      	cmp	r2, #99	; 0x63
 8007592:	f104 34ff 	add.w	r4, r4, #4294967295
 8007596:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800759a:	4631      	mov	r1, r6
 800759c:	dcf1      	bgt.n	8007582 <__exponent+0x22>
 800759e:	3130      	adds	r1, #48	; 0x30
 80075a0:	f1ae 0502 	sub.w	r5, lr, #2
 80075a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80075a8:	1c44      	adds	r4, r0, #1
 80075aa:	4629      	mov	r1, r5
 80075ac:	4561      	cmp	r1, ip
 80075ae:	d30a      	bcc.n	80075c6 <__exponent+0x66>
 80075b0:	f10d 0209 	add.w	r2, sp, #9
 80075b4:	eba2 020e 	sub.w	r2, r2, lr
 80075b8:	4565      	cmp	r5, ip
 80075ba:	bf88      	it	hi
 80075bc:	2200      	movhi	r2, #0
 80075be:	4413      	add	r3, r2
 80075c0:	1a18      	subs	r0, r3, r0
 80075c2:	b003      	add	sp, #12
 80075c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 80075ce:	e7ed      	b.n	80075ac <__exponent+0x4c>
 80075d0:	2330      	movs	r3, #48	; 0x30
 80075d2:	3130      	adds	r1, #48	; 0x30
 80075d4:	7083      	strb	r3, [r0, #2]
 80075d6:	70c1      	strb	r1, [r0, #3]
 80075d8:	1d03      	adds	r3, r0, #4
 80075da:	e7f1      	b.n	80075c0 <__exponent+0x60>

080075dc <_printf_float>:
 80075dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e0:	ed2d 8b02 	vpush	{d8}
 80075e4:	b08d      	sub	sp, #52	; 0x34
 80075e6:	460c      	mov	r4, r1
 80075e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80075ec:	4616      	mov	r6, r2
 80075ee:	461f      	mov	r7, r3
 80075f0:	4605      	mov	r5, r0
 80075f2:	f001 fd27 	bl	8009044 <_localeconv_r>
 80075f6:	f8d0 a000 	ldr.w	sl, [r0]
 80075fa:	4650      	mov	r0, sl
 80075fc:	f7f8 fe10 	bl	8000220 <strlen>
 8007600:	2300      	movs	r3, #0
 8007602:	930a      	str	r3, [sp, #40]	; 0x28
 8007604:	6823      	ldr	r3, [r4, #0]
 8007606:	9305      	str	r3, [sp, #20]
 8007608:	f8d8 3000 	ldr.w	r3, [r8]
 800760c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007610:	3307      	adds	r3, #7
 8007612:	f023 0307 	bic.w	r3, r3, #7
 8007616:	f103 0208 	add.w	r2, r3, #8
 800761a:	f8c8 2000 	str.w	r2, [r8]
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007626:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800762a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800762e:	9307      	str	r3, [sp, #28]
 8007630:	f8cd 8018 	str.w	r8, [sp, #24]
 8007634:	ee08 0a10 	vmov	s16, r0
 8007638:	4b9f      	ldr	r3, [pc, #636]	; (80078b8 <_printf_float+0x2dc>)
 800763a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800763e:	f04f 32ff 	mov.w	r2, #4294967295
 8007642:	f7f9 fa9b 	bl	8000b7c <__aeabi_dcmpun>
 8007646:	bb88      	cbnz	r0, 80076ac <_printf_float+0xd0>
 8007648:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800764c:	4b9a      	ldr	r3, [pc, #616]	; (80078b8 <_printf_float+0x2dc>)
 800764e:	f04f 32ff 	mov.w	r2, #4294967295
 8007652:	f7f9 fa75 	bl	8000b40 <__aeabi_dcmple>
 8007656:	bb48      	cbnz	r0, 80076ac <_printf_float+0xd0>
 8007658:	2200      	movs	r2, #0
 800765a:	2300      	movs	r3, #0
 800765c:	4640      	mov	r0, r8
 800765e:	4649      	mov	r1, r9
 8007660:	f7f9 fa64 	bl	8000b2c <__aeabi_dcmplt>
 8007664:	b110      	cbz	r0, 800766c <_printf_float+0x90>
 8007666:	232d      	movs	r3, #45	; 0x2d
 8007668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800766c:	4b93      	ldr	r3, [pc, #588]	; (80078bc <_printf_float+0x2e0>)
 800766e:	4894      	ldr	r0, [pc, #592]	; (80078c0 <_printf_float+0x2e4>)
 8007670:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007674:	bf94      	ite	ls
 8007676:	4698      	movls	r8, r3
 8007678:	4680      	movhi	r8, r0
 800767a:	2303      	movs	r3, #3
 800767c:	6123      	str	r3, [r4, #16]
 800767e:	9b05      	ldr	r3, [sp, #20]
 8007680:	f023 0204 	bic.w	r2, r3, #4
 8007684:	6022      	str	r2, [r4, #0]
 8007686:	f04f 0900 	mov.w	r9, #0
 800768a:	9700      	str	r7, [sp, #0]
 800768c:	4633      	mov	r3, r6
 800768e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007690:	4621      	mov	r1, r4
 8007692:	4628      	mov	r0, r5
 8007694:	f000 f9d8 	bl	8007a48 <_printf_common>
 8007698:	3001      	adds	r0, #1
 800769a:	f040 8090 	bne.w	80077be <_printf_float+0x1e2>
 800769e:	f04f 30ff 	mov.w	r0, #4294967295
 80076a2:	b00d      	add	sp, #52	; 0x34
 80076a4:	ecbd 8b02 	vpop	{d8}
 80076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ac:	4642      	mov	r2, r8
 80076ae:	464b      	mov	r3, r9
 80076b0:	4640      	mov	r0, r8
 80076b2:	4649      	mov	r1, r9
 80076b4:	f7f9 fa62 	bl	8000b7c <__aeabi_dcmpun>
 80076b8:	b140      	cbz	r0, 80076cc <_printf_float+0xf0>
 80076ba:	464b      	mov	r3, r9
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bfbc      	itt	lt
 80076c0:	232d      	movlt	r3, #45	; 0x2d
 80076c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80076c6:	487f      	ldr	r0, [pc, #508]	; (80078c4 <_printf_float+0x2e8>)
 80076c8:	4b7f      	ldr	r3, [pc, #508]	; (80078c8 <_printf_float+0x2ec>)
 80076ca:	e7d1      	b.n	8007670 <_printf_float+0x94>
 80076cc:	6863      	ldr	r3, [r4, #4]
 80076ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80076d2:	9206      	str	r2, [sp, #24]
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	d13f      	bne.n	8007758 <_printf_float+0x17c>
 80076d8:	2306      	movs	r3, #6
 80076da:	6063      	str	r3, [r4, #4]
 80076dc:	9b05      	ldr	r3, [sp, #20]
 80076de:	6861      	ldr	r1, [r4, #4]
 80076e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80076e4:	2300      	movs	r3, #0
 80076e6:	9303      	str	r3, [sp, #12]
 80076e8:	ab0a      	add	r3, sp, #40	; 0x28
 80076ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80076ee:	ab09      	add	r3, sp, #36	; 0x24
 80076f0:	ec49 8b10 	vmov	d0, r8, r9
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	6022      	str	r2, [r4, #0]
 80076f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80076fc:	4628      	mov	r0, r5
 80076fe:	f7ff fecd 	bl	800749c <__cvt>
 8007702:	9b06      	ldr	r3, [sp, #24]
 8007704:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007706:	2b47      	cmp	r3, #71	; 0x47
 8007708:	4680      	mov	r8, r0
 800770a:	d108      	bne.n	800771e <_printf_float+0x142>
 800770c:	1cc8      	adds	r0, r1, #3
 800770e:	db02      	blt.n	8007716 <_printf_float+0x13a>
 8007710:	6863      	ldr	r3, [r4, #4]
 8007712:	4299      	cmp	r1, r3
 8007714:	dd41      	ble.n	800779a <_printf_float+0x1be>
 8007716:	f1ab 0b02 	sub.w	fp, fp, #2
 800771a:	fa5f fb8b 	uxtb.w	fp, fp
 800771e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007722:	d820      	bhi.n	8007766 <_printf_float+0x18a>
 8007724:	3901      	subs	r1, #1
 8007726:	465a      	mov	r2, fp
 8007728:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800772c:	9109      	str	r1, [sp, #36]	; 0x24
 800772e:	f7ff ff17 	bl	8007560 <__exponent>
 8007732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007734:	1813      	adds	r3, r2, r0
 8007736:	2a01      	cmp	r2, #1
 8007738:	4681      	mov	r9, r0
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	dc02      	bgt.n	8007744 <_printf_float+0x168>
 800773e:	6822      	ldr	r2, [r4, #0]
 8007740:	07d2      	lsls	r2, r2, #31
 8007742:	d501      	bpl.n	8007748 <_printf_float+0x16c>
 8007744:	3301      	adds	r3, #1
 8007746:	6123      	str	r3, [r4, #16]
 8007748:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800774c:	2b00      	cmp	r3, #0
 800774e:	d09c      	beq.n	800768a <_printf_float+0xae>
 8007750:	232d      	movs	r3, #45	; 0x2d
 8007752:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007756:	e798      	b.n	800768a <_printf_float+0xae>
 8007758:	9a06      	ldr	r2, [sp, #24]
 800775a:	2a47      	cmp	r2, #71	; 0x47
 800775c:	d1be      	bne.n	80076dc <_printf_float+0x100>
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1bc      	bne.n	80076dc <_printf_float+0x100>
 8007762:	2301      	movs	r3, #1
 8007764:	e7b9      	b.n	80076da <_printf_float+0xfe>
 8007766:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800776a:	d118      	bne.n	800779e <_printf_float+0x1c2>
 800776c:	2900      	cmp	r1, #0
 800776e:	6863      	ldr	r3, [r4, #4]
 8007770:	dd0b      	ble.n	800778a <_printf_float+0x1ae>
 8007772:	6121      	str	r1, [r4, #16]
 8007774:	b913      	cbnz	r3, 800777c <_printf_float+0x1a0>
 8007776:	6822      	ldr	r2, [r4, #0]
 8007778:	07d0      	lsls	r0, r2, #31
 800777a:	d502      	bpl.n	8007782 <_printf_float+0x1a6>
 800777c:	3301      	adds	r3, #1
 800777e:	440b      	add	r3, r1
 8007780:	6123      	str	r3, [r4, #16]
 8007782:	65a1      	str	r1, [r4, #88]	; 0x58
 8007784:	f04f 0900 	mov.w	r9, #0
 8007788:	e7de      	b.n	8007748 <_printf_float+0x16c>
 800778a:	b913      	cbnz	r3, 8007792 <_printf_float+0x1b6>
 800778c:	6822      	ldr	r2, [r4, #0]
 800778e:	07d2      	lsls	r2, r2, #31
 8007790:	d501      	bpl.n	8007796 <_printf_float+0x1ba>
 8007792:	3302      	adds	r3, #2
 8007794:	e7f4      	b.n	8007780 <_printf_float+0x1a4>
 8007796:	2301      	movs	r3, #1
 8007798:	e7f2      	b.n	8007780 <_printf_float+0x1a4>
 800779a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800779e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a0:	4299      	cmp	r1, r3
 80077a2:	db05      	blt.n	80077b0 <_printf_float+0x1d4>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	6121      	str	r1, [r4, #16]
 80077a8:	07d8      	lsls	r0, r3, #31
 80077aa:	d5ea      	bpl.n	8007782 <_printf_float+0x1a6>
 80077ac:	1c4b      	adds	r3, r1, #1
 80077ae:	e7e7      	b.n	8007780 <_printf_float+0x1a4>
 80077b0:	2900      	cmp	r1, #0
 80077b2:	bfd4      	ite	le
 80077b4:	f1c1 0202 	rsble	r2, r1, #2
 80077b8:	2201      	movgt	r2, #1
 80077ba:	4413      	add	r3, r2
 80077bc:	e7e0      	b.n	8007780 <_printf_float+0x1a4>
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	055a      	lsls	r2, r3, #21
 80077c2:	d407      	bmi.n	80077d4 <_printf_float+0x1f8>
 80077c4:	6923      	ldr	r3, [r4, #16]
 80077c6:	4642      	mov	r2, r8
 80077c8:	4631      	mov	r1, r6
 80077ca:	4628      	mov	r0, r5
 80077cc:	47b8      	blx	r7
 80077ce:	3001      	adds	r0, #1
 80077d0:	d12c      	bne.n	800782c <_printf_float+0x250>
 80077d2:	e764      	b.n	800769e <_printf_float+0xc2>
 80077d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80077d8:	f240 80e0 	bls.w	800799c <_printf_float+0x3c0>
 80077dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	f7f9 f998 	bl	8000b18 <__aeabi_dcmpeq>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d034      	beq.n	8007856 <_printf_float+0x27a>
 80077ec:	4a37      	ldr	r2, [pc, #220]	; (80078cc <_printf_float+0x2f0>)
 80077ee:	2301      	movs	r3, #1
 80077f0:	4631      	mov	r1, r6
 80077f2:	4628      	mov	r0, r5
 80077f4:	47b8      	blx	r7
 80077f6:	3001      	adds	r0, #1
 80077f8:	f43f af51 	beq.w	800769e <_printf_float+0xc2>
 80077fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007800:	429a      	cmp	r2, r3
 8007802:	db02      	blt.n	800780a <_printf_float+0x22e>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	07d8      	lsls	r0, r3, #31
 8007808:	d510      	bpl.n	800782c <_printf_float+0x250>
 800780a:	ee18 3a10 	vmov	r3, s16
 800780e:	4652      	mov	r2, sl
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	f43f af41 	beq.w	800769e <_printf_float+0xc2>
 800781c:	f04f 0800 	mov.w	r8, #0
 8007820:	f104 091a 	add.w	r9, r4, #26
 8007824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007826:	3b01      	subs	r3, #1
 8007828:	4543      	cmp	r3, r8
 800782a:	dc09      	bgt.n	8007840 <_printf_float+0x264>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	079b      	lsls	r3, r3, #30
 8007830:	f100 8105 	bmi.w	8007a3e <_printf_float+0x462>
 8007834:	68e0      	ldr	r0, [r4, #12]
 8007836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007838:	4298      	cmp	r0, r3
 800783a:	bfb8      	it	lt
 800783c:	4618      	movlt	r0, r3
 800783e:	e730      	b.n	80076a2 <_printf_float+0xc6>
 8007840:	2301      	movs	r3, #1
 8007842:	464a      	mov	r2, r9
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	47b8      	blx	r7
 800784a:	3001      	adds	r0, #1
 800784c:	f43f af27 	beq.w	800769e <_printf_float+0xc2>
 8007850:	f108 0801 	add.w	r8, r8, #1
 8007854:	e7e6      	b.n	8007824 <_printf_float+0x248>
 8007856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007858:	2b00      	cmp	r3, #0
 800785a:	dc39      	bgt.n	80078d0 <_printf_float+0x2f4>
 800785c:	4a1b      	ldr	r2, [pc, #108]	; (80078cc <_printf_float+0x2f0>)
 800785e:	2301      	movs	r3, #1
 8007860:	4631      	mov	r1, r6
 8007862:	4628      	mov	r0, r5
 8007864:	47b8      	blx	r7
 8007866:	3001      	adds	r0, #1
 8007868:	f43f af19 	beq.w	800769e <_printf_float+0xc2>
 800786c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007870:	4313      	orrs	r3, r2
 8007872:	d102      	bne.n	800787a <_printf_float+0x29e>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	07d9      	lsls	r1, r3, #31
 8007878:	d5d8      	bpl.n	800782c <_printf_float+0x250>
 800787a:	ee18 3a10 	vmov	r3, s16
 800787e:	4652      	mov	r2, sl
 8007880:	4631      	mov	r1, r6
 8007882:	4628      	mov	r0, r5
 8007884:	47b8      	blx	r7
 8007886:	3001      	adds	r0, #1
 8007888:	f43f af09 	beq.w	800769e <_printf_float+0xc2>
 800788c:	f04f 0900 	mov.w	r9, #0
 8007890:	f104 0a1a 	add.w	sl, r4, #26
 8007894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007896:	425b      	negs	r3, r3
 8007898:	454b      	cmp	r3, r9
 800789a:	dc01      	bgt.n	80078a0 <_printf_float+0x2c4>
 800789c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800789e:	e792      	b.n	80077c6 <_printf_float+0x1ea>
 80078a0:	2301      	movs	r3, #1
 80078a2:	4652      	mov	r2, sl
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	f43f aef7 	beq.w	800769e <_printf_float+0xc2>
 80078b0:	f109 0901 	add.w	r9, r9, #1
 80078b4:	e7ee      	b.n	8007894 <_printf_float+0x2b8>
 80078b6:	bf00      	nop
 80078b8:	7fefffff 	.word	0x7fefffff
 80078bc:	0800a11c 	.word	0x0800a11c
 80078c0:	0800a120 	.word	0x0800a120
 80078c4:	0800a128 	.word	0x0800a128
 80078c8:	0800a124 	.word	0x0800a124
 80078cc:	0800a12c 	.word	0x0800a12c
 80078d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078d4:	429a      	cmp	r2, r3
 80078d6:	bfa8      	it	ge
 80078d8:	461a      	movge	r2, r3
 80078da:	2a00      	cmp	r2, #0
 80078dc:	4691      	mov	r9, r2
 80078de:	dc37      	bgt.n	8007950 <_printf_float+0x374>
 80078e0:	f04f 0b00 	mov.w	fp, #0
 80078e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078e8:	f104 021a 	add.w	r2, r4, #26
 80078ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078ee:	9305      	str	r3, [sp, #20]
 80078f0:	eba3 0309 	sub.w	r3, r3, r9
 80078f4:	455b      	cmp	r3, fp
 80078f6:	dc33      	bgt.n	8007960 <_printf_float+0x384>
 80078f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078fc:	429a      	cmp	r2, r3
 80078fe:	db3b      	blt.n	8007978 <_printf_float+0x39c>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	07da      	lsls	r2, r3, #31
 8007904:	d438      	bmi.n	8007978 <_printf_float+0x39c>
 8007906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007908:	9a05      	ldr	r2, [sp, #20]
 800790a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800790c:	1a9a      	subs	r2, r3, r2
 800790e:	eba3 0901 	sub.w	r9, r3, r1
 8007912:	4591      	cmp	r9, r2
 8007914:	bfa8      	it	ge
 8007916:	4691      	movge	r9, r2
 8007918:	f1b9 0f00 	cmp.w	r9, #0
 800791c:	dc35      	bgt.n	800798a <_printf_float+0x3ae>
 800791e:	f04f 0800 	mov.w	r8, #0
 8007922:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007926:	f104 0a1a 	add.w	sl, r4, #26
 800792a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800792e:	1a9b      	subs	r3, r3, r2
 8007930:	eba3 0309 	sub.w	r3, r3, r9
 8007934:	4543      	cmp	r3, r8
 8007936:	f77f af79 	ble.w	800782c <_printf_float+0x250>
 800793a:	2301      	movs	r3, #1
 800793c:	4652      	mov	r2, sl
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f aeaa 	beq.w	800769e <_printf_float+0xc2>
 800794a:	f108 0801 	add.w	r8, r8, #1
 800794e:	e7ec      	b.n	800792a <_printf_float+0x34e>
 8007950:	4613      	mov	r3, r2
 8007952:	4631      	mov	r1, r6
 8007954:	4642      	mov	r2, r8
 8007956:	4628      	mov	r0, r5
 8007958:	47b8      	blx	r7
 800795a:	3001      	adds	r0, #1
 800795c:	d1c0      	bne.n	80078e0 <_printf_float+0x304>
 800795e:	e69e      	b.n	800769e <_printf_float+0xc2>
 8007960:	2301      	movs	r3, #1
 8007962:	4631      	mov	r1, r6
 8007964:	4628      	mov	r0, r5
 8007966:	9205      	str	r2, [sp, #20]
 8007968:	47b8      	blx	r7
 800796a:	3001      	adds	r0, #1
 800796c:	f43f ae97 	beq.w	800769e <_printf_float+0xc2>
 8007970:	9a05      	ldr	r2, [sp, #20]
 8007972:	f10b 0b01 	add.w	fp, fp, #1
 8007976:	e7b9      	b.n	80078ec <_printf_float+0x310>
 8007978:	ee18 3a10 	vmov	r3, s16
 800797c:	4652      	mov	r2, sl
 800797e:	4631      	mov	r1, r6
 8007980:	4628      	mov	r0, r5
 8007982:	47b8      	blx	r7
 8007984:	3001      	adds	r0, #1
 8007986:	d1be      	bne.n	8007906 <_printf_float+0x32a>
 8007988:	e689      	b.n	800769e <_printf_float+0xc2>
 800798a:	9a05      	ldr	r2, [sp, #20]
 800798c:	464b      	mov	r3, r9
 800798e:	4442      	add	r2, r8
 8007990:	4631      	mov	r1, r6
 8007992:	4628      	mov	r0, r5
 8007994:	47b8      	blx	r7
 8007996:	3001      	adds	r0, #1
 8007998:	d1c1      	bne.n	800791e <_printf_float+0x342>
 800799a:	e680      	b.n	800769e <_printf_float+0xc2>
 800799c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800799e:	2a01      	cmp	r2, #1
 80079a0:	dc01      	bgt.n	80079a6 <_printf_float+0x3ca>
 80079a2:	07db      	lsls	r3, r3, #31
 80079a4:	d538      	bpl.n	8007a18 <_printf_float+0x43c>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4642      	mov	r2, r8
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f ae74 	beq.w	800769e <_printf_float+0xc2>
 80079b6:	ee18 3a10 	vmov	r3, s16
 80079ba:	4652      	mov	r2, sl
 80079bc:	4631      	mov	r1, r6
 80079be:	4628      	mov	r0, r5
 80079c0:	47b8      	blx	r7
 80079c2:	3001      	adds	r0, #1
 80079c4:	f43f ae6b 	beq.w	800769e <_printf_float+0xc2>
 80079c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079cc:	2200      	movs	r2, #0
 80079ce:	2300      	movs	r3, #0
 80079d0:	f7f9 f8a2 	bl	8000b18 <__aeabi_dcmpeq>
 80079d4:	b9d8      	cbnz	r0, 8007a0e <_printf_float+0x432>
 80079d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d8:	f108 0201 	add.w	r2, r8, #1
 80079dc:	3b01      	subs	r3, #1
 80079de:	4631      	mov	r1, r6
 80079e0:	4628      	mov	r0, r5
 80079e2:	47b8      	blx	r7
 80079e4:	3001      	adds	r0, #1
 80079e6:	d10e      	bne.n	8007a06 <_printf_float+0x42a>
 80079e8:	e659      	b.n	800769e <_printf_float+0xc2>
 80079ea:	2301      	movs	r3, #1
 80079ec:	4652      	mov	r2, sl
 80079ee:	4631      	mov	r1, r6
 80079f0:	4628      	mov	r0, r5
 80079f2:	47b8      	blx	r7
 80079f4:	3001      	adds	r0, #1
 80079f6:	f43f ae52 	beq.w	800769e <_printf_float+0xc2>
 80079fa:	f108 0801 	add.w	r8, r8, #1
 80079fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a00:	3b01      	subs	r3, #1
 8007a02:	4543      	cmp	r3, r8
 8007a04:	dcf1      	bgt.n	80079ea <_printf_float+0x40e>
 8007a06:	464b      	mov	r3, r9
 8007a08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a0c:	e6dc      	b.n	80077c8 <_printf_float+0x1ec>
 8007a0e:	f04f 0800 	mov.w	r8, #0
 8007a12:	f104 0a1a 	add.w	sl, r4, #26
 8007a16:	e7f2      	b.n	80079fe <_printf_float+0x422>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	4642      	mov	r2, r8
 8007a1c:	e7df      	b.n	80079de <_printf_float+0x402>
 8007a1e:	2301      	movs	r3, #1
 8007a20:	464a      	mov	r2, r9
 8007a22:	4631      	mov	r1, r6
 8007a24:	4628      	mov	r0, r5
 8007a26:	47b8      	blx	r7
 8007a28:	3001      	adds	r0, #1
 8007a2a:	f43f ae38 	beq.w	800769e <_printf_float+0xc2>
 8007a2e:	f108 0801 	add.w	r8, r8, #1
 8007a32:	68e3      	ldr	r3, [r4, #12]
 8007a34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a36:	1a5b      	subs	r3, r3, r1
 8007a38:	4543      	cmp	r3, r8
 8007a3a:	dcf0      	bgt.n	8007a1e <_printf_float+0x442>
 8007a3c:	e6fa      	b.n	8007834 <_printf_float+0x258>
 8007a3e:	f04f 0800 	mov.w	r8, #0
 8007a42:	f104 0919 	add.w	r9, r4, #25
 8007a46:	e7f4      	b.n	8007a32 <_printf_float+0x456>

08007a48 <_printf_common>:
 8007a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a4c:	4616      	mov	r6, r2
 8007a4e:	4699      	mov	r9, r3
 8007a50:	688a      	ldr	r2, [r1, #8]
 8007a52:	690b      	ldr	r3, [r1, #16]
 8007a54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	bfb8      	it	lt
 8007a5c:	4613      	movlt	r3, r2
 8007a5e:	6033      	str	r3, [r6, #0]
 8007a60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a64:	4607      	mov	r7, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	b10a      	cbz	r2, 8007a6e <_printf_common+0x26>
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	6033      	str	r3, [r6, #0]
 8007a6e:	6823      	ldr	r3, [r4, #0]
 8007a70:	0699      	lsls	r1, r3, #26
 8007a72:	bf42      	ittt	mi
 8007a74:	6833      	ldrmi	r3, [r6, #0]
 8007a76:	3302      	addmi	r3, #2
 8007a78:	6033      	strmi	r3, [r6, #0]
 8007a7a:	6825      	ldr	r5, [r4, #0]
 8007a7c:	f015 0506 	ands.w	r5, r5, #6
 8007a80:	d106      	bne.n	8007a90 <_printf_common+0x48>
 8007a82:	f104 0a19 	add.w	sl, r4, #25
 8007a86:	68e3      	ldr	r3, [r4, #12]
 8007a88:	6832      	ldr	r2, [r6, #0]
 8007a8a:	1a9b      	subs	r3, r3, r2
 8007a8c:	42ab      	cmp	r3, r5
 8007a8e:	dc26      	bgt.n	8007ade <_printf_common+0x96>
 8007a90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a94:	1e13      	subs	r3, r2, #0
 8007a96:	6822      	ldr	r2, [r4, #0]
 8007a98:	bf18      	it	ne
 8007a9a:	2301      	movne	r3, #1
 8007a9c:	0692      	lsls	r2, r2, #26
 8007a9e:	d42b      	bmi.n	8007af8 <_printf_common+0xb0>
 8007aa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	4638      	mov	r0, r7
 8007aa8:	47c0      	blx	r8
 8007aaa:	3001      	adds	r0, #1
 8007aac:	d01e      	beq.n	8007aec <_printf_common+0xa4>
 8007aae:	6823      	ldr	r3, [r4, #0]
 8007ab0:	68e5      	ldr	r5, [r4, #12]
 8007ab2:	6832      	ldr	r2, [r6, #0]
 8007ab4:	f003 0306 	and.w	r3, r3, #6
 8007ab8:	2b04      	cmp	r3, #4
 8007aba:	bf08      	it	eq
 8007abc:	1aad      	subeq	r5, r5, r2
 8007abe:	68a3      	ldr	r3, [r4, #8]
 8007ac0:	6922      	ldr	r2, [r4, #16]
 8007ac2:	bf0c      	ite	eq
 8007ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ac8:	2500      	movne	r5, #0
 8007aca:	4293      	cmp	r3, r2
 8007acc:	bfc4      	itt	gt
 8007ace:	1a9b      	subgt	r3, r3, r2
 8007ad0:	18ed      	addgt	r5, r5, r3
 8007ad2:	2600      	movs	r6, #0
 8007ad4:	341a      	adds	r4, #26
 8007ad6:	42b5      	cmp	r5, r6
 8007ad8:	d11a      	bne.n	8007b10 <_printf_common+0xc8>
 8007ada:	2000      	movs	r0, #0
 8007adc:	e008      	b.n	8007af0 <_printf_common+0xa8>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	4652      	mov	r2, sl
 8007ae2:	4649      	mov	r1, r9
 8007ae4:	4638      	mov	r0, r7
 8007ae6:	47c0      	blx	r8
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d103      	bne.n	8007af4 <_printf_common+0xac>
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295
 8007af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af4:	3501      	adds	r5, #1
 8007af6:	e7c6      	b.n	8007a86 <_printf_common+0x3e>
 8007af8:	18e1      	adds	r1, r4, r3
 8007afa:	1c5a      	adds	r2, r3, #1
 8007afc:	2030      	movs	r0, #48	; 0x30
 8007afe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b02:	4422      	add	r2, r4
 8007b04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b0c:	3302      	adds	r3, #2
 8007b0e:	e7c7      	b.n	8007aa0 <_printf_common+0x58>
 8007b10:	2301      	movs	r3, #1
 8007b12:	4622      	mov	r2, r4
 8007b14:	4649      	mov	r1, r9
 8007b16:	4638      	mov	r0, r7
 8007b18:	47c0      	blx	r8
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d0e6      	beq.n	8007aec <_printf_common+0xa4>
 8007b1e:	3601      	adds	r6, #1
 8007b20:	e7d9      	b.n	8007ad6 <_printf_common+0x8e>
	...

08007b24 <_printf_i>:
 8007b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b28:	7e0f      	ldrb	r7, [r1, #24]
 8007b2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b2c:	2f78      	cmp	r7, #120	; 0x78
 8007b2e:	4691      	mov	r9, r2
 8007b30:	4680      	mov	r8, r0
 8007b32:	460c      	mov	r4, r1
 8007b34:	469a      	mov	sl, r3
 8007b36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b3a:	d807      	bhi.n	8007b4c <_printf_i+0x28>
 8007b3c:	2f62      	cmp	r7, #98	; 0x62
 8007b3e:	d80a      	bhi.n	8007b56 <_printf_i+0x32>
 8007b40:	2f00      	cmp	r7, #0
 8007b42:	f000 80d8 	beq.w	8007cf6 <_printf_i+0x1d2>
 8007b46:	2f58      	cmp	r7, #88	; 0x58
 8007b48:	f000 80a3 	beq.w	8007c92 <_printf_i+0x16e>
 8007b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b54:	e03a      	b.n	8007bcc <_printf_i+0xa8>
 8007b56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b5a:	2b15      	cmp	r3, #21
 8007b5c:	d8f6      	bhi.n	8007b4c <_printf_i+0x28>
 8007b5e:	a101      	add	r1, pc, #4	; (adr r1, 8007b64 <_printf_i+0x40>)
 8007b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b64:	08007bbd 	.word	0x08007bbd
 8007b68:	08007bd1 	.word	0x08007bd1
 8007b6c:	08007b4d 	.word	0x08007b4d
 8007b70:	08007b4d 	.word	0x08007b4d
 8007b74:	08007b4d 	.word	0x08007b4d
 8007b78:	08007b4d 	.word	0x08007b4d
 8007b7c:	08007bd1 	.word	0x08007bd1
 8007b80:	08007b4d 	.word	0x08007b4d
 8007b84:	08007b4d 	.word	0x08007b4d
 8007b88:	08007b4d 	.word	0x08007b4d
 8007b8c:	08007b4d 	.word	0x08007b4d
 8007b90:	08007cdd 	.word	0x08007cdd
 8007b94:	08007c01 	.word	0x08007c01
 8007b98:	08007cbf 	.word	0x08007cbf
 8007b9c:	08007b4d 	.word	0x08007b4d
 8007ba0:	08007b4d 	.word	0x08007b4d
 8007ba4:	08007cff 	.word	0x08007cff
 8007ba8:	08007b4d 	.word	0x08007b4d
 8007bac:	08007c01 	.word	0x08007c01
 8007bb0:	08007b4d 	.word	0x08007b4d
 8007bb4:	08007b4d 	.word	0x08007b4d
 8007bb8:	08007cc7 	.word	0x08007cc7
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	1d1a      	adds	r2, r3, #4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	602a      	str	r2, [r5, #0]
 8007bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e0a3      	b.n	8007d18 <_printf_i+0x1f4>
 8007bd0:	6820      	ldr	r0, [r4, #0]
 8007bd2:	6829      	ldr	r1, [r5, #0]
 8007bd4:	0606      	lsls	r6, r0, #24
 8007bd6:	f101 0304 	add.w	r3, r1, #4
 8007bda:	d50a      	bpl.n	8007bf2 <_printf_i+0xce>
 8007bdc:	680e      	ldr	r6, [r1, #0]
 8007bde:	602b      	str	r3, [r5, #0]
 8007be0:	2e00      	cmp	r6, #0
 8007be2:	da03      	bge.n	8007bec <_printf_i+0xc8>
 8007be4:	232d      	movs	r3, #45	; 0x2d
 8007be6:	4276      	negs	r6, r6
 8007be8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bec:	485e      	ldr	r0, [pc, #376]	; (8007d68 <_printf_i+0x244>)
 8007bee:	230a      	movs	r3, #10
 8007bf0:	e019      	b.n	8007c26 <_printf_i+0x102>
 8007bf2:	680e      	ldr	r6, [r1, #0]
 8007bf4:	602b      	str	r3, [r5, #0]
 8007bf6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bfa:	bf18      	it	ne
 8007bfc:	b236      	sxthne	r6, r6
 8007bfe:	e7ef      	b.n	8007be0 <_printf_i+0xbc>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	6820      	ldr	r0, [r4, #0]
 8007c04:	1d19      	adds	r1, r3, #4
 8007c06:	6029      	str	r1, [r5, #0]
 8007c08:	0601      	lsls	r1, r0, #24
 8007c0a:	d501      	bpl.n	8007c10 <_printf_i+0xec>
 8007c0c:	681e      	ldr	r6, [r3, #0]
 8007c0e:	e002      	b.n	8007c16 <_printf_i+0xf2>
 8007c10:	0646      	lsls	r6, r0, #25
 8007c12:	d5fb      	bpl.n	8007c0c <_printf_i+0xe8>
 8007c14:	881e      	ldrh	r6, [r3, #0]
 8007c16:	4854      	ldr	r0, [pc, #336]	; (8007d68 <_printf_i+0x244>)
 8007c18:	2f6f      	cmp	r7, #111	; 0x6f
 8007c1a:	bf0c      	ite	eq
 8007c1c:	2308      	moveq	r3, #8
 8007c1e:	230a      	movne	r3, #10
 8007c20:	2100      	movs	r1, #0
 8007c22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c26:	6865      	ldr	r5, [r4, #4]
 8007c28:	60a5      	str	r5, [r4, #8]
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	bfa2      	ittt	ge
 8007c2e:	6821      	ldrge	r1, [r4, #0]
 8007c30:	f021 0104 	bicge.w	r1, r1, #4
 8007c34:	6021      	strge	r1, [r4, #0]
 8007c36:	b90e      	cbnz	r6, 8007c3c <_printf_i+0x118>
 8007c38:	2d00      	cmp	r5, #0
 8007c3a:	d04d      	beq.n	8007cd8 <_printf_i+0x1b4>
 8007c3c:	4615      	mov	r5, r2
 8007c3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c42:	fb03 6711 	mls	r7, r3, r1, r6
 8007c46:	5dc7      	ldrb	r7, [r0, r7]
 8007c48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c4c:	4637      	mov	r7, r6
 8007c4e:	42bb      	cmp	r3, r7
 8007c50:	460e      	mov	r6, r1
 8007c52:	d9f4      	bls.n	8007c3e <_printf_i+0x11a>
 8007c54:	2b08      	cmp	r3, #8
 8007c56:	d10b      	bne.n	8007c70 <_printf_i+0x14c>
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	07de      	lsls	r6, r3, #31
 8007c5c:	d508      	bpl.n	8007c70 <_printf_i+0x14c>
 8007c5e:	6923      	ldr	r3, [r4, #16]
 8007c60:	6861      	ldr	r1, [r4, #4]
 8007c62:	4299      	cmp	r1, r3
 8007c64:	bfde      	ittt	le
 8007c66:	2330      	movle	r3, #48	; 0x30
 8007c68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c70:	1b52      	subs	r2, r2, r5
 8007c72:	6122      	str	r2, [r4, #16]
 8007c74:	f8cd a000 	str.w	sl, [sp]
 8007c78:	464b      	mov	r3, r9
 8007c7a:	aa03      	add	r2, sp, #12
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	4640      	mov	r0, r8
 8007c80:	f7ff fee2 	bl	8007a48 <_printf_common>
 8007c84:	3001      	adds	r0, #1
 8007c86:	d14c      	bne.n	8007d22 <_printf_i+0x1fe>
 8007c88:	f04f 30ff 	mov.w	r0, #4294967295
 8007c8c:	b004      	add	sp, #16
 8007c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c92:	4835      	ldr	r0, [pc, #212]	; (8007d68 <_printf_i+0x244>)
 8007c94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c98:	6829      	ldr	r1, [r5, #0]
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ca0:	6029      	str	r1, [r5, #0]
 8007ca2:	061d      	lsls	r5, r3, #24
 8007ca4:	d514      	bpl.n	8007cd0 <_printf_i+0x1ac>
 8007ca6:	07df      	lsls	r7, r3, #31
 8007ca8:	bf44      	itt	mi
 8007caa:	f043 0320 	orrmi.w	r3, r3, #32
 8007cae:	6023      	strmi	r3, [r4, #0]
 8007cb0:	b91e      	cbnz	r6, 8007cba <_printf_i+0x196>
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	f023 0320 	bic.w	r3, r3, #32
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	2310      	movs	r3, #16
 8007cbc:	e7b0      	b.n	8007c20 <_printf_i+0xfc>
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	f043 0320 	orr.w	r3, r3, #32
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	2378      	movs	r3, #120	; 0x78
 8007cc8:	4828      	ldr	r0, [pc, #160]	; (8007d6c <_printf_i+0x248>)
 8007cca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007cce:	e7e3      	b.n	8007c98 <_printf_i+0x174>
 8007cd0:	0659      	lsls	r1, r3, #25
 8007cd2:	bf48      	it	mi
 8007cd4:	b2b6      	uxthmi	r6, r6
 8007cd6:	e7e6      	b.n	8007ca6 <_printf_i+0x182>
 8007cd8:	4615      	mov	r5, r2
 8007cda:	e7bb      	b.n	8007c54 <_printf_i+0x130>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	6826      	ldr	r6, [r4, #0]
 8007ce0:	6961      	ldr	r1, [r4, #20]
 8007ce2:	1d18      	adds	r0, r3, #4
 8007ce4:	6028      	str	r0, [r5, #0]
 8007ce6:	0635      	lsls	r5, r6, #24
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	d501      	bpl.n	8007cf0 <_printf_i+0x1cc>
 8007cec:	6019      	str	r1, [r3, #0]
 8007cee:	e002      	b.n	8007cf6 <_printf_i+0x1d2>
 8007cf0:	0670      	lsls	r0, r6, #25
 8007cf2:	d5fb      	bpl.n	8007cec <_printf_i+0x1c8>
 8007cf4:	8019      	strh	r1, [r3, #0]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	6123      	str	r3, [r4, #16]
 8007cfa:	4615      	mov	r5, r2
 8007cfc:	e7ba      	b.n	8007c74 <_printf_i+0x150>
 8007cfe:	682b      	ldr	r3, [r5, #0]
 8007d00:	1d1a      	adds	r2, r3, #4
 8007d02:	602a      	str	r2, [r5, #0]
 8007d04:	681d      	ldr	r5, [r3, #0]
 8007d06:	6862      	ldr	r2, [r4, #4]
 8007d08:	2100      	movs	r1, #0
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	f7f8 fa90 	bl	8000230 <memchr>
 8007d10:	b108      	cbz	r0, 8007d16 <_printf_i+0x1f2>
 8007d12:	1b40      	subs	r0, r0, r5
 8007d14:	6060      	str	r0, [r4, #4]
 8007d16:	6863      	ldr	r3, [r4, #4]
 8007d18:	6123      	str	r3, [r4, #16]
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d20:	e7a8      	b.n	8007c74 <_printf_i+0x150>
 8007d22:	6923      	ldr	r3, [r4, #16]
 8007d24:	462a      	mov	r2, r5
 8007d26:	4649      	mov	r1, r9
 8007d28:	4640      	mov	r0, r8
 8007d2a:	47d0      	blx	sl
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	d0ab      	beq.n	8007c88 <_printf_i+0x164>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	079b      	lsls	r3, r3, #30
 8007d34:	d413      	bmi.n	8007d5e <_printf_i+0x23a>
 8007d36:	68e0      	ldr	r0, [r4, #12]
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	4298      	cmp	r0, r3
 8007d3c:	bfb8      	it	lt
 8007d3e:	4618      	movlt	r0, r3
 8007d40:	e7a4      	b.n	8007c8c <_printf_i+0x168>
 8007d42:	2301      	movs	r3, #1
 8007d44:	4632      	mov	r2, r6
 8007d46:	4649      	mov	r1, r9
 8007d48:	4640      	mov	r0, r8
 8007d4a:	47d0      	blx	sl
 8007d4c:	3001      	adds	r0, #1
 8007d4e:	d09b      	beq.n	8007c88 <_printf_i+0x164>
 8007d50:	3501      	adds	r5, #1
 8007d52:	68e3      	ldr	r3, [r4, #12]
 8007d54:	9903      	ldr	r1, [sp, #12]
 8007d56:	1a5b      	subs	r3, r3, r1
 8007d58:	42ab      	cmp	r3, r5
 8007d5a:	dcf2      	bgt.n	8007d42 <_printf_i+0x21e>
 8007d5c:	e7eb      	b.n	8007d36 <_printf_i+0x212>
 8007d5e:	2500      	movs	r5, #0
 8007d60:	f104 0619 	add.w	r6, r4, #25
 8007d64:	e7f5      	b.n	8007d52 <_printf_i+0x22e>
 8007d66:	bf00      	nop
 8007d68:	0800a12e 	.word	0x0800a12e
 8007d6c:	0800a13f 	.word	0x0800a13f

08007d70 <_puts_r>:
 8007d70:	b570      	push	{r4, r5, r6, lr}
 8007d72:	460e      	mov	r6, r1
 8007d74:	4605      	mov	r5, r0
 8007d76:	b118      	cbz	r0, 8007d80 <_puts_r+0x10>
 8007d78:	6983      	ldr	r3, [r0, #24]
 8007d7a:	b90b      	cbnz	r3, 8007d80 <_puts_r+0x10>
 8007d7c:	f001 f8c4 	bl	8008f08 <__sinit>
 8007d80:	69ab      	ldr	r3, [r5, #24]
 8007d82:	68ac      	ldr	r4, [r5, #8]
 8007d84:	b913      	cbnz	r3, 8007d8c <_puts_r+0x1c>
 8007d86:	4628      	mov	r0, r5
 8007d88:	f001 f8be 	bl	8008f08 <__sinit>
 8007d8c:	4b2c      	ldr	r3, [pc, #176]	; (8007e40 <_puts_r+0xd0>)
 8007d8e:	429c      	cmp	r4, r3
 8007d90:	d120      	bne.n	8007dd4 <_puts_r+0x64>
 8007d92:	686c      	ldr	r4, [r5, #4]
 8007d94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d96:	07db      	lsls	r3, r3, #31
 8007d98:	d405      	bmi.n	8007da6 <_puts_r+0x36>
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	0598      	lsls	r0, r3, #22
 8007d9e:	d402      	bmi.n	8007da6 <_puts_r+0x36>
 8007da0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007da2:	f001 f954 	bl	800904e <__retarget_lock_acquire_recursive>
 8007da6:	89a3      	ldrh	r3, [r4, #12]
 8007da8:	0719      	lsls	r1, r3, #28
 8007daa:	d51d      	bpl.n	8007de8 <_puts_r+0x78>
 8007dac:	6923      	ldr	r3, [r4, #16]
 8007dae:	b1db      	cbz	r3, 8007de8 <_puts_r+0x78>
 8007db0:	3e01      	subs	r6, #1
 8007db2:	68a3      	ldr	r3, [r4, #8]
 8007db4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007db8:	3b01      	subs	r3, #1
 8007dba:	60a3      	str	r3, [r4, #8]
 8007dbc:	bb39      	cbnz	r1, 8007e0e <_puts_r+0x9e>
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	da38      	bge.n	8007e34 <_puts_r+0xc4>
 8007dc2:	4622      	mov	r2, r4
 8007dc4:	210a      	movs	r1, #10
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f000 f848 	bl	8007e5c <__swbuf_r>
 8007dcc:	3001      	adds	r0, #1
 8007dce:	d011      	beq.n	8007df4 <_puts_r+0x84>
 8007dd0:	250a      	movs	r5, #10
 8007dd2:	e011      	b.n	8007df8 <_puts_r+0x88>
 8007dd4:	4b1b      	ldr	r3, [pc, #108]	; (8007e44 <_puts_r+0xd4>)
 8007dd6:	429c      	cmp	r4, r3
 8007dd8:	d101      	bne.n	8007dde <_puts_r+0x6e>
 8007dda:	68ac      	ldr	r4, [r5, #8]
 8007ddc:	e7da      	b.n	8007d94 <_puts_r+0x24>
 8007dde:	4b1a      	ldr	r3, [pc, #104]	; (8007e48 <_puts_r+0xd8>)
 8007de0:	429c      	cmp	r4, r3
 8007de2:	bf08      	it	eq
 8007de4:	68ec      	ldreq	r4, [r5, #12]
 8007de6:	e7d5      	b.n	8007d94 <_puts_r+0x24>
 8007de8:	4621      	mov	r1, r4
 8007dea:	4628      	mov	r0, r5
 8007dec:	f000 f888 	bl	8007f00 <__swsetup_r>
 8007df0:	2800      	cmp	r0, #0
 8007df2:	d0dd      	beq.n	8007db0 <_puts_r+0x40>
 8007df4:	f04f 35ff 	mov.w	r5, #4294967295
 8007df8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dfa:	07da      	lsls	r2, r3, #31
 8007dfc:	d405      	bmi.n	8007e0a <_puts_r+0x9a>
 8007dfe:	89a3      	ldrh	r3, [r4, #12]
 8007e00:	059b      	lsls	r3, r3, #22
 8007e02:	d402      	bmi.n	8007e0a <_puts_r+0x9a>
 8007e04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e06:	f001 f923 	bl	8009050 <__retarget_lock_release_recursive>
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	bd70      	pop	{r4, r5, r6, pc}
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	da04      	bge.n	8007e1c <_puts_r+0xac>
 8007e12:	69a2      	ldr	r2, [r4, #24]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	dc06      	bgt.n	8007e26 <_puts_r+0xb6>
 8007e18:	290a      	cmp	r1, #10
 8007e1a:	d004      	beq.n	8007e26 <_puts_r+0xb6>
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	1c5a      	adds	r2, r3, #1
 8007e20:	6022      	str	r2, [r4, #0]
 8007e22:	7019      	strb	r1, [r3, #0]
 8007e24:	e7c5      	b.n	8007db2 <_puts_r+0x42>
 8007e26:	4622      	mov	r2, r4
 8007e28:	4628      	mov	r0, r5
 8007e2a:	f000 f817 	bl	8007e5c <__swbuf_r>
 8007e2e:	3001      	adds	r0, #1
 8007e30:	d1bf      	bne.n	8007db2 <_puts_r+0x42>
 8007e32:	e7df      	b.n	8007df4 <_puts_r+0x84>
 8007e34:	6823      	ldr	r3, [r4, #0]
 8007e36:	250a      	movs	r5, #10
 8007e38:	1c5a      	adds	r2, r3, #1
 8007e3a:	6022      	str	r2, [r4, #0]
 8007e3c:	701d      	strb	r5, [r3, #0]
 8007e3e:	e7db      	b.n	8007df8 <_puts_r+0x88>
 8007e40:	0800a200 	.word	0x0800a200
 8007e44:	0800a220 	.word	0x0800a220
 8007e48:	0800a1e0 	.word	0x0800a1e0

08007e4c <puts>:
 8007e4c:	4b02      	ldr	r3, [pc, #8]	; (8007e58 <puts+0xc>)
 8007e4e:	4601      	mov	r1, r0
 8007e50:	6818      	ldr	r0, [r3, #0]
 8007e52:	f7ff bf8d 	b.w	8007d70 <_puts_r>
 8007e56:	bf00      	nop
 8007e58:	20000014 	.word	0x20000014

08007e5c <__swbuf_r>:
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5e:	460e      	mov	r6, r1
 8007e60:	4614      	mov	r4, r2
 8007e62:	4605      	mov	r5, r0
 8007e64:	b118      	cbz	r0, 8007e6e <__swbuf_r+0x12>
 8007e66:	6983      	ldr	r3, [r0, #24]
 8007e68:	b90b      	cbnz	r3, 8007e6e <__swbuf_r+0x12>
 8007e6a:	f001 f84d 	bl	8008f08 <__sinit>
 8007e6e:	4b21      	ldr	r3, [pc, #132]	; (8007ef4 <__swbuf_r+0x98>)
 8007e70:	429c      	cmp	r4, r3
 8007e72:	d12b      	bne.n	8007ecc <__swbuf_r+0x70>
 8007e74:	686c      	ldr	r4, [r5, #4]
 8007e76:	69a3      	ldr	r3, [r4, #24]
 8007e78:	60a3      	str	r3, [r4, #8]
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	071a      	lsls	r2, r3, #28
 8007e7e:	d52f      	bpl.n	8007ee0 <__swbuf_r+0x84>
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	b36b      	cbz	r3, 8007ee0 <__swbuf_r+0x84>
 8007e84:	6923      	ldr	r3, [r4, #16]
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	1ac0      	subs	r0, r0, r3
 8007e8a:	6963      	ldr	r3, [r4, #20]
 8007e8c:	b2f6      	uxtb	r6, r6
 8007e8e:	4283      	cmp	r3, r0
 8007e90:	4637      	mov	r7, r6
 8007e92:	dc04      	bgt.n	8007e9e <__swbuf_r+0x42>
 8007e94:	4621      	mov	r1, r4
 8007e96:	4628      	mov	r0, r5
 8007e98:	f000 ffa2 	bl	8008de0 <_fflush_r>
 8007e9c:	bb30      	cbnz	r0, 8007eec <__swbuf_r+0x90>
 8007e9e:	68a3      	ldr	r3, [r4, #8]
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	60a3      	str	r3, [r4, #8]
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	1c5a      	adds	r2, r3, #1
 8007ea8:	6022      	str	r2, [r4, #0]
 8007eaa:	701e      	strb	r6, [r3, #0]
 8007eac:	6963      	ldr	r3, [r4, #20]
 8007eae:	3001      	adds	r0, #1
 8007eb0:	4283      	cmp	r3, r0
 8007eb2:	d004      	beq.n	8007ebe <__swbuf_r+0x62>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	07db      	lsls	r3, r3, #31
 8007eb8:	d506      	bpl.n	8007ec8 <__swbuf_r+0x6c>
 8007eba:	2e0a      	cmp	r6, #10
 8007ebc:	d104      	bne.n	8007ec8 <__swbuf_r+0x6c>
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	f000 ff8d 	bl	8008de0 <_fflush_r>
 8007ec6:	b988      	cbnz	r0, 8007eec <__swbuf_r+0x90>
 8007ec8:	4638      	mov	r0, r7
 8007eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ecc:	4b0a      	ldr	r3, [pc, #40]	; (8007ef8 <__swbuf_r+0x9c>)
 8007ece:	429c      	cmp	r4, r3
 8007ed0:	d101      	bne.n	8007ed6 <__swbuf_r+0x7a>
 8007ed2:	68ac      	ldr	r4, [r5, #8]
 8007ed4:	e7cf      	b.n	8007e76 <__swbuf_r+0x1a>
 8007ed6:	4b09      	ldr	r3, [pc, #36]	; (8007efc <__swbuf_r+0xa0>)
 8007ed8:	429c      	cmp	r4, r3
 8007eda:	bf08      	it	eq
 8007edc:	68ec      	ldreq	r4, [r5, #12]
 8007ede:	e7ca      	b.n	8007e76 <__swbuf_r+0x1a>
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 f80c 	bl	8007f00 <__swsetup_r>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d0cb      	beq.n	8007e84 <__swbuf_r+0x28>
 8007eec:	f04f 37ff 	mov.w	r7, #4294967295
 8007ef0:	e7ea      	b.n	8007ec8 <__swbuf_r+0x6c>
 8007ef2:	bf00      	nop
 8007ef4:	0800a200 	.word	0x0800a200
 8007ef8:	0800a220 	.word	0x0800a220
 8007efc:	0800a1e0 	.word	0x0800a1e0

08007f00 <__swsetup_r>:
 8007f00:	4b32      	ldr	r3, [pc, #200]	; (8007fcc <__swsetup_r+0xcc>)
 8007f02:	b570      	push	{r4, r5, r6, lr}
 8007f04:	681d      	ldr	r5, [r3, #0]
 8007f06:	4606      	mov	r6, r0
 8007f08:	460c      	mov	r4, r1
 8007f0a:	b125      	cbz	r5, 8007f16 <__swsetup_r+0x16>
 8007f0c:	69ab      	ldr	r3, [r5, #24]
 8007f0e:	b913      	cbnz	r3, 8007f16 <__swsetup_r+0x16>
 8007f10:	4628      	mov	r0, r5
 8007f12:	f000 fff9 	bl	8008f08 <__sinit>
 8007f16:	4b2e      	ldr	r3, [pc, #184]	; (8007fd0 <__swsetup_r+0xd0>)
 8007f18:	429c      	cmp	r4, r3
 8007f1a:	d10f      	bne.n	8007f3c <__swsetup_r+0x3c>
 8007f1c:	686c      	ldr	r4, [r5, #4]
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f24:	0719      	lsls	r1, r3, #28
 8007f26:	d42c      	bmi.n	8007f82 <__swsetup_r+0x82>
 8007f28:	06dd      	lsls	r5, r3, #27
 8007f2a:	d411      	bmi.n	8007f50 <__swsetup_r+0x50>
 8007f2c:	2309      	movs	r3, #9
 8007f2e:	6033      	str	r3, [r6, #0]
 8007f30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f34:	81a3      	strh	r3, [r4, #12]
 8007f36:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3a:	e03e      	b.n	8007fba <__swsetup_r+0xba>
 8007f3c:	4b25      	ldr	r3, [pc, #148]	; (8007fd4 <__swsetup_r+0xd4>)
 8007f3e:	429c      	cmp	r4, r3
 8007f40:	d101      	bne.n	8007f46 <__swsetup_r+0x46>
 8007f42:	68ac      	ldr	r4, [r5, #8]
 8007f44:	e7eb      	b.n	8007f1e <__swsetup_r+0x1e>
 8007f46:	4b24      	ldr	r3, [pc, #144]	; (8007fd8 <__swsetup_r+0xd8>)
 8007f48:	429c      	cmp	r4, r3
 8007f4a:	bf08      	it	eq
 8007f4c:	68ec      	ldreq	r4, [r5, #12]
 8007f4e:	e7e6      	b.n	8007f1e <__swsetup_r+0x1e>
 8007f50:	0758      	lsls	r0, r3, #29
 8007f52:	d512      	bpl.n	8007f7a <__swsetup_r+0x7a>
 8007f54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f56:	b141      	cbz	r1, 8007f6a <__swsetup_r+0x6a>
 8007f58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f5c:	4299      	cmp	r1, r3
 8007f5e:	d002      	beq.n	8007f66 <__swsetup_r+0x66>
 8007f60:	4630      	mov	r0, r6
 8007f62:	f001 fc8b 	bl	800987c <_free_r>
 8007f66:	2300      	movs	r3, #0
 8007f68:	6363      	str	r3, [r4, #52]	; 0x34
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f70:	81a3      	strh	r3, [r4, #12]
 8007f72:	2300      	movs	r3, #0
 8007f74:	6063      	str	r3, [r4, #4]
 8007f76:	6923      	ldr	r3, [r4, #16]
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	f043 0308 	orr.w	r3, r3, #8
 8007f80:	81a3      	strh	r3, [r4, #12]
 8007f82:	6923      	ldr	r3, [r4, #16]
 8007f84:	b94b      	cbnz	r3, 8007f9a <__swsetup_r+0x9a>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f90:	d003      	beq.n	8007f9a <__swsetup_r+0x9a>
 8007f92:	4621      	mov	r1, r4
 8007f94:	4630      	mov	r0, r6
 8007f96:	f001 f881 	bl	800909c <__smakebuf_r>
 8007f9a:	89a0      	ldrh	r0, [r4, #12]
 8007f9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fa0:	f010 0301 	ands.w	r3, r0, #1
 8007fa4:	d00a      	beq.n	8007fbc <__swsetup_r+0xbc>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	60a3      	str	r3, [r4, #8]
 8007faa:	6963      	ldr	r3, [r4, #20]
 8007fac:	425b      	negs	r3, r3
 8007fae:	61a3      	str	r3, [r4, #24]
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	b943      	cbnz	r3, 8007fc6 <__swsetup_r+0xc6>
 8007fb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fb8:	d1ba      	bne.n	8007f30 <__swsetup_r+0x30>
 8007fba:	bd70      	pop	{r4, r5, r6, pc}
 8007fbc:	0781      	lsls	r1, r0, #30
 8007fbe:	bf58      	it	pl
 8007fc0:	6963      	ldrpl	r3, [r4, #20]
 8007fc2:	60a3      	str	r3, [r4, #8]
 8007fc4:	e7f4      	b.n	8007fb0 <__swsetup_r+0xb0>
 8007fc6:	2000      	movs	r0, #0
 8007fc8:	e7f7      	b.n	8007fba <__swsetup_r+0xba>
 8007fca:	bf00      	nop
 8007fcc:	20000014 	.word	0x20000014
 8007fd0:	0800a200 	.word	0x0800a200
 8007fd4:	0800a220 	.word	0x0800a220
 8007fd8:	0800a1e0 	.word	0x0800a1e0

08007fdc <quorem>:
 8007fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe0:	6903      	ldr	r3, [r0, #16]
 8007fe2:	690c      	ldr	r4, [r1, #16]
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	4607      	mov	r7, r0
 8007fe8:	f2c0 8081 	blt.w	80080ee <quorem+0x112>
 8007fec:	3c01      	subs	r4, #1
 8007fee:	f101 0814 	add.w	r8, r1, #20
 8007ff2:	f100 0514 	add.w	r5, r0, #20
 8007ff6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ffa:	9301      	str	r3, [sp, #4]
 8007ffc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008004:	3301      	adds	r3, #1
 8008006:	429a      	cmp	r2, r3
 8008008:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800800c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008010:	fbb2 f6f3 	udiv	r6, r2, r3
 8008014:	d331      	bcc.n	800807a <quorem+0x9e>
 8008016:	f04f 0e00 	mov.w	lr, #0
 800801a:	4640      	mov	r0, r8
 800801c:	46ac      	mov	ip, r5
 800801e:	46f2      	mov	sl, lr
 8008020:	f850 2b04 	ldr.w	r2, [r0], #4
 8008024:	b293      	uxth	r3, r2
 8008026:	fb06 e303 	mla	r3, r6, r3, lr
 800802a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800802e:	b29b      	uxth	r3, r3
 8008030:	ebaa 0303 	sub.w	r3, sl, r3
 8008034:	f8dc a000 	ldr.w	sl, [ip]
 8008038:	0c12      	lsrs	r2, r2, #16
 800803a:	fa13 f38a 	uxtah	r3, r3, sl
 800803e:	fb06 e202 	mla	r2, r6, r2, lr
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	9b00      	ldr	r3, [sp, #0]
 8008046:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800804a:	b292      	uxth	r2, r2
 800804c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008054:	f8bd 3000 	ldrh.w	r3, [sp]
 8008058:	4581      	cmp	r9, r0
 800805a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800805e:	f84c 3b04 	str.w	r3, [ip], #4
 8008062:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008066:	d2db      	bcs.n	8008020 <quorem+0x44>
 8008068:	f855 300b 	ldr.w	r3, [r5, fp]
 800806c:	b92b      	cbnz	r3, 800807a <quorem+0x9e>
 800806e:	9b01      	ldr	r3, [sp, #4]
 8008070:	3b04      	subs	r3, #4
 8008072:	429d      	cmp	r5, r3
 8008074:	461a      	mov	r2, r3
 8008076:	d32e      	bcc.n	80080d6 <quorem+0xfa>
 8008078:	613c      	str	r4, [r7, #16]
 800807a:	4638      	mov	r0, r7
 800807c:	f001 fae6 	bl	800964c <__mcmp>
 8008080:	2800      	cmp	r0, #0
 8008082:	db24      	blt.n	80080ce <quorem+0xf2>
 8008084:	3601      	adds	r6, #1
 8008086:	4628      	mov	r0, r5
 8008088:	f04f 0c00 	mov.w	ip, #0
 800808c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008090:	f8d0 e000 	ldr.w	lr, [r0]
 8008094:	b293      	uxth	r3, r2
 8008096:	ebac 0303 	sub.w	r3, ip, r3
 800809a:	0c12      	lsrs	r2, r2, #16
 800809c:	fa13 f38e 	uxtah	r3, r3, lr
 80080a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80080a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080ae:	45c1      	cmp	r9, r8
 80080b0:	f840 3b04 	str.w	r3, [r0], #4
 80080b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80080b8:	d2e8      	bcs.n	800808c <quorem+0xb0>
 80080ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080c2:	b922      	cbnz	r2, 80080ce <quorem+0xf2>
 80080c4:	3b04      	subs	r3, #4
 80080c6:	429d      	cmp	r5, r3
 80080c8:	461a      	mov	r2, r3
 80080ca:	d30a      	bcc.n	80080e2 <quorem+0x106>
 80080cc:	613c      	str	r4, [r7, #16]
 80080ce:	4630      	mov	r0, r6
 80080d0:	b003      	add	sp, #12
 80080d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d6:	6812      	ldr	r2, [r2, #0]
 80080d8:	3b04      	subs	r3, #4
 80080da:	2a00      	cmp	r2, #0
 80080dc:	d1cc      	bne.n	8008078 <quorem+0x9c>
 80080de:	3c01      	subs	r4, #1
 80080e0:	e7c7      	b.n	8008072 <quorem+0x96>
 80080e2:	6812      	ldr	r2, [r2, #0]
 80080e4:	3b04      	subs	r3, #4
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	d1f0      	bne.n	80080cc <quorem+0xf0>
 80080ea:	3c01      	subs	r4, #1
 80080ec:	e7eb      	b.n	80080c6 <quorem+0xea>
 80080ee:	2000      	movs	r0, #0
 80080f0:	e7ee      	b.n	80080d0 <quorem+0xf4>
 80080f2:	0000      	movs	r0, r0
 80080f4:	0000      	movs	r0, r0
	...

080080f8 <_dtoa_r>:
 80080f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080fc:	ed2d 8b04 	vpush	{d8-d9}
 8008100:	ec57 6b10 	vmov	r6, r7, d0
 8008104:	b093      	sub	sp, #76	; 0x4c
 8008106:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008108:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800810c:	9106      	str	r1, [sp, #24]
 800810e:	ee10 aa10 	vmov	sl, s0
 8008112:	4604      	mov	r4, r0
 8008114:	9209      	str	r2, [sp, #36]	; 0x24
 8008116:	930c      	str	r3, [sp, #48]	; 0x30
 8008118:	46bb      	mov	fp, r7
 800811a:	b975      	cbnz	r5, 800813a <_dtoa_r+0x42>
 800811c:	2010      	movs	r0, #16
 800811e:	f000 fffd 	bl	800911c <malloc>
 8008122:	4602      	mov	r2, r0
 8008124:	6260      	str	r0, [r4, #36]	; 0x24
 8008126:	b920      	cbnz	r0, 8008132 <_dtoa_r+0x3a>
 8008128:	4ba7      	ldr	r3, [pc, #668]	; (80083c8 <_dtoa_r+0x2d0>)
 800812a:	21ea      	movs	r1, #234	; 0xea
 800812c:	48a7      	ldr	r0, [pc, #668]	; (80083cc <_dtoa_r+0x2d4>)
 800812e:	f001 fe45 	bl	8009dbc <__assert_func>
 8008132:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008136:	6005      	str	r5, [r0, #0]
 8008138:	60c5      	str	r5, [r0, #12]
 800813a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800813c:	6819      	ldr	r1, [r3, #0]
 800813e:	b151      	cbz	r1, 8008156 <_dtoa_r+0x5e>
 8008140:	685a      	ldr	r2, [r3, #4]
 8008142:	604a      	str	r2, [r1, #4]
 8008144:	2301      	movs	r3, #1
 8008146:	4093      	lsls	r3, r2
 8008148:	608b      	str	r3, [r1, #8]
 800814a:	4620      	mov	r0, r4
 800814c:	f001 f83c 	bl	80091c8 <_Bfree>
 8008150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008152:	2200      	movs	r2, #0
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	1e3b      	subs	r3, r7, #0
 8008158:	bfaa      	itet	ge
 800815a:	2300      	movge	r3, #0
 800815c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008160:	f8c8 3000 	strge.w	r3, [r8]
 8008164:	4b9a      	ldr	r3, [pc, #616]	; (80083d0 <_dtoa_r+0x2d8>)
 8008166:	bfbc      	itt	lt
 8008168:	2201      	movlt	r2, #1
 800816a:	f8c8 2000 	strlt.w	r2, [r8]
 800816e:	ea33 030b 	bics.w	r3, r3, fp
 8008172:	d11b      	bne.n	80081ac <_dtoa_r+0xb4>
 8008174:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008176:	f242 730f 	movw	r3, #9999	; 0x270f
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008180:	4333      	orrs	r3, r6
 8008182:	f000 8592 	beq.w	8008caa <_dtoa_r+0xbb2>
 8008186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008188:	b963      	cbnz	r3, 80081a4 <_dtoa_r+0xac>
 800818a:	4b92      	ldr	r3, [pc, #584]	; (80083d4 <_dtoa_r+0x2dc>)
 800818c:	e022      	b.n	80081d4 <_dtoa_r+0xdc>
 800818e:	4b92      	ldr	r3, [pc, #584]	; (80083d8 <_dtoa_r+0x2e0>)
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	3308      	adds	r3, #8
 8008194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008196:	6013      	str	r3, [r2, #0]
 8008198:	9801      	ldr	r0, [sp, #4]
 800819a:	b013      	add	sp, #76	; 0x4c
 800819c:	ecbd 8b04 	vpop	{d8-d9}
 80081a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a4:	4b8b      	ldr	r3, [pc, #556]	; (80083d4 <_dtoa_r+0x2dc>)
 80081a6:	9301      	str	r3, [sp, #4]
 80081a8:	3303      	adds	r3, #3
 80081aa:	e7f3      	b.n	8008194 <_dtoa_r+0x9c>
 80081ac:	2200      	movs	r2, #0
 80081ae:	2300      	movs	r3, #0
 80081b0:	4650      	mov	r0, sl
 80081b2:	4659      	mov	r1, fp
 80081b4:	f7f8 fcb0 	bl	8000b18 <__aeabi_dcmpeq>
 80081b8:	ec4b ab19 	vmov	d9, sl, fp
 80081bc:	4680      	mov	r8, r0
 80081be:	b158      	cbz	r0, 80081d8 <_dtoa_r+0xe0>
 80081c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081c2:	2301      	movs	r3, #1
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 856b 	beq.w	8008ca4 <_dtoa_r+0xbac>
 80081ce:	4883      	ldr	r0, [pc, #524]	; (80083dc <_dtoa_r+0x2e4>)
 80081d0:	6018      	str	r0, [r3, #0]
 80081d2:	1e43      	subs	r3, r0, #1
 80081d4:	9301      	str	r3, [sp, #4]
 80081d6:	e7df      	b.n	8008198 <_dtoa_r+0xa0>
 80081d8:	ec4b ab10 	vmov	d0, sl, fp
 80081dc:	aa10      	add	r2, sp, #64	; 0x40
 80081de:	a911      	add	r1, sp, #68	; 0x44
 80081e0:	4620      	mov	r0, r4
 80081e2:	f001 fad9 	bl	8009798 <__d2b>
 80081e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80081ea:	ee08 0a10 	vmov	s16, r0
 80081ee:	2d00      	cmp	r5, #0
 80081f0:	f000 8084 	beq.w	80082fc <_dtoa_r+0x204>
 80081f4:	ee19 3a90 	vmov	r3, s19
 80081f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008200:	4656      	mov	r6, sl
 8008202:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008206:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800820a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800820e:	4b74      	ldr	r3, [pc, #464]	; (80083e0 <_dtoa_r+0x2e8>)
 8008210:	2200      	movs	r2, #0
 8008212:	4630      	mov	r0, r6
 8008214:	4639      	mov	r1, r7
 8008216:	f7f8 f85f 	bl	80002d8 <__aeabi_dsub>
 800821a:	a365      	add	r3, pc, #404	; (adr r3, 80083b0 <_dtoa_r+0x2b8>)
 800821c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008220:	f7f8 fa12 	bl	8000648 <__aeabi_dmul>
 8008224:	a364      	add	r3, pc, #400	; (adr r3, 80083b8 <_dtoa_r+0x2c0>)
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	f7f8 f857 	bl	80002dc <__adddf3>
 800822e:	4606      	mov	r6, r0
 8008230:	4628      	mov	r0, r5
 8008232:	460f      	mov	r7, r1
 8008234:	f7f8 f99e 	bl	8000574 <__aeabi_i2d>
 8008238:	a361      	add	r3, pc, #388	; (adr r3, 80083c0 <_dtoa_r+0x2c8>)
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	f7f8 fa03 	bl	8000648 <__aeabi_dmul>
 8008242:	4602      	mov	r2, r0
 8008244:	460b      	mov	r3, r1
 8008246:	4630      	mov	r0, r6
 8008248:	4639      	mov	r1, r7
 800824a:	f7f8 f847 	bl	80002dc <__adddf3>
 800824e:	4606      	mov	r6, r0
 8008250:	460f      	mov	r7, r1
 8008252:	f7f8 fca9 	bl	8000ba8 <__aeabi_d2iz>
 8008256:	2200      	movs	r2, #0
 8008258:	9000      	str	r0, [sp, #0]
 800825a:	2300      	movs	r3, #0
 800825c:	4630      	mov	r0, r6
 800825e:	4639      	mov	r1, r7
 8008260:	f7f8 fc64 	bl	8000b2c <__aeabi_dcmplt>
 8008264:	b150      	cbz	r0, 800827c <_dtoa_r+0x184>
 8008266:	9800      	ldr	r0, [sp, #0]
 8008268:	f7f8 f984 	bl	8000574 <__aeabi_i2d>
 800826c:	4632      	mov	r2, r6
 800826e:	463b      	mov	r3, r7
 8008270:	f7f8 fc52 	bl	8000b18 <__aeabi_dcmpeq>
 8008274:	b910      	cbnz	r0, 800827c <_dtoa_r+0x184>
 8008276:	9b00      	ldr	r3, [sp, #0]
 8008278:	3b01      	subs	r3, #1
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	9b00      	ldr	r3, [sp, #0]
 800827e:	2b16      	cmp	r3, #22
 8008280:	d85a      	bhi.n	8008338 <_dtoa_r+0x240>
 8008282:	9a00      	ldr	r2, [sp, #0]
 8008284:	4b57      	ldr	r3, [pc, #348]	; (80083e4 <_dtoa_r+0x2ec>)
 8008286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800828a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828e:	ec51 0b19 	vmov	r0, r1, d9
 8008292:	f7f8 fc4b 	bl	8000b2c <__aeabi_dcmplt>
 8008296:	2800      	cmp	r0, #0
 8008298:	d050      	beq.n	800833c <_dtoa_r+0x244>
 800829a:	9b00      	ldr	r3, [sp, #0]
 800829c:	3b01      	subs	r3, #1
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	2300      	movs	r3, #0
 80082a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80082a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082a6:	1b5d      	subs	r5, r3, r5
 80082a8:	1e6b      	subs	r3, r5, #1
 80082aa:	9305      	str	r3, [sp, #20]
 80082ac:	bf45      	ittet	mi
 80082ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80082b2:	9304      	strmi	r3, [sp, #16]
 80082b4:	2300      	movpl	r3, #0
 80082b6:	2300      	movmi	r3, #0
 80082b8:	bf4c      	ite	mi
 80082ba:	9305      	strmi	r3, [sp, #20]
 80082bc:	9304      	strpl	r3, [sp, #16]
 80082be:	9b00      	ldr	r3, [sp, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	db3d      	blt.n	8008340 <_dtoa_r+0x248>
 80082c4:	9b05      	ldr	r3, [sp, #20]
 80082c6:	9a00      	ldr	r2, [sp, #0]
 80082c8:	920a      	str	r2, [sp, #40]	; 0x28
 80082ca:	4413      	add	r3, r2
 80082cc:	9305      	str	r3, [sp, #20]
 80082ce:	2300      	movs	r3, #0
 80082d0:	9307      	str	r3, [sp, #28]
 80082d2:	9b06      	ldr	r3, [sp, #24]
 80082d4:	2b09      	cmp	r3, #9
 80082d6:	f200 8089 	bhi.w	80083ec <_dtoa_r+0x2f4>
 80082da:	2b05      	cmp	r3, #5
 80082dc:	bfc4      	itt	gt
 80082de:	3b04      	subgt	r3, #4
 80082e0:	9306      	strgt	r3, [sp, #24]
 80082e2:	9b06      	ldr	r3, [sp, #24]
 80082e4:	f1a3 0302 	sub.w	r3, r3, #2
 80082e8:	bfcc      	ite	gt
 80082ea:	2500      	movgt	r5, #0
 80082ec:	2501      	movle	r5, #1
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	f200 8087 	bhi.w	8008402 <_dtoa_r+0x30a>
 80082f4:	e8df f003 	tbb	[pc, r3]
 80082f8:	59383a2d 	.word	0x59383a2d
 80082fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008300:	441d      	add	r5, r3
 8008302:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008306:	2b20      	cmp	r3, #32
 8008308:	bfc1      	itttt	gt
 800830a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800830e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008312:	fa0b f303 	lslgt.w	r3, fp, r3
 8008316:	fa26 f000 	lsrgt.w	r0, r6, r0
 800831a:	bfda      	itte	le
 800831c:	f1c3 0320 	rsble	r3, r3, #32
 8008320:	fa06 f003 	lslle.w	r0, r6, r3
 8008324:	4318      	orrgt	r0, r3
 8008326:	f7f8 f915 	bl	8000554 <__aeabi_ui2d>
 800832a:	2301      	movs	r3, #1
 800832c:	4606      	mov	r6, r0
 800832e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008332:	3d01      	subs	r5, #1
 8008334:	930e      	str	r3, [sp, #56]	; 0x38
 8008336:	e76a      	b.n	800820e <_dtoa_r+0x116>
 8008338:	2301      	movs	r3, #1
 800833a:	e7b2      	b.n	80082a2 <_dtoa_r+0x1aa>
 800833c:	900b      	str	r0, [sp, #44]	; 0x2c
 800833e:	e7b1      	b.n	80082a4 <_dtoa_r+0x1ac>
 8008340:	9b04      	ldr	r3, [sp, #16]
 8008342:	9a00      	ldr	r2, [sp, #0]
 8008344:	1a9b      	subs	r3, r3, r2
 8008346:	9304      	str	r3, [sp, #16]
 8008348:	4253      	negs	r3, r2
 800834a:	9307      	str	r3, [sp, #28]
 800834c:	2300      	movs	r3, #0
 800834e:	930a      	str	r3, [sp, #40]	; 0x28
 8008350:	e7bf      	b.n	80082d2 <_dtoa_r+0x1da>
 8008352:	2300      	movs	r3, #0
 8008354:	9308      	str	r3, [sp, #32]
 8008356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008358:	2b00      	cmp	r3, #0
 800835a:	dc55      	bgt.n	8008408 <_dtoa_r+0x310>
 800835c:	2301      	movs	r3, #1
 800835e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008362:	461a      	mov	r2, r3
 8008364:	9209      	str	r2, [sp, #36]	; 0x24
 8008366:	e00c      	b.n	8008382 <_dtoa_r+0x28a>
 8008368:	2301      	movs	r3, #1
 800836a:	e7f3      	b.n	8008354 <_dtoa_r+0x25c>
 800836c:	2300      	movs	r3, #0
 800836e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008370:	9308      	str	r3, [sp, #32]
 8008372:	9b00      	ldr	r3, [sp, #0]
 8008374:	4413      	add	r3, r2
 8008376:	9302      	str	r3, [sp, #8]
 8008378:	3301      	adds	r3, #1
 800837a:	2b01      	cmp	r3, #1
 800837c:	9303      	str	r3, [sp, #12]
 800837e:	bfb8      	it	lt
 8008380:	2301      	movlt	r3, #1
 8008382:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008384:	2200      	movs	r2, #0
 8008386:	6042      	str	r2, [r0, #4]
 8008388:	2204      	movs	r2, #4
 800838a:	f102 0614 	add.w	r6, r2, #20
 800838e:	429e      	cmp	r6, r3
 8008390:	6841      	ldr	r1, [r0, #4]
 8008392:	d93d      	bls.n	8008410 <_dtoa_r+0x318>
 8008394:	4620      	mov	r0, r4
 8008396:	f000 fed7 	bl	8009148 <_Balloc>
 800839a:	9001      	str	r0, [sp, #4]
 800839c:	2800      	cmp	r0, #0
 800839e:	d13b      	bne.n	8008418 <_dtoa_r+0x320>
 80083a0:	4b11      	ldr	r3, [pc, #68]	; (80083e8 <_dtoa_r+0x2f0>)
 80083a2:	4602      	mov	r2, r0
 80083a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80083a8:	e6c0      	b.n	800812c <_dtoa_r+0x34>
 80083aa:	2301      	movs	r3, #1
 80083ac:	e7df      	b.n	800836e <_dtoa_r+0x276>
 80083ae:	bf00      	nop
 80083b0:	636f4361 	.word	0x636f4361
 80083b4:	3fd287a7 	.word	0x3fd287a7
 80083b8:	8b60c8b3 	.word	0x8b60c8b3
 80083bc:	3fc68a28 	.word	0x3fc68a28
 80083c0:	509f79fb 	.word	0x509f79fb
 80083c4:	3fd34413 	.word	0x3fd34413
 80083c8:	0800a15d 	.word	0x0800a15d
 80083cc:	0800a174 	.word	0x0800a174
 80083d0:	7ff00000 	.word	0x7ff00000
 80083d4:	0800a159 	.word	0x0800a159
 80083d8:	0800a150 	.word	0x0800a150
 80083dc:	0800a12d 	.word	0x0800a12d
 80083e0:	3ff80000 	.word	0x3ff80000
 80083e4:	0800a2c8 	.word	0x0800a2c8
 80083e8:	0800a1cf 	.word	0x0800a1cf
 80083ec:	2501      	movs	r5, #1
 80083ee:	2300      	movs	r3, #0
 80083f0:	9306      	str	r3, [sp, #24]
 80083f2:	9508      	str	r5, [sp, #32]
 80083f4:	f04f 33ff 	mov.w	r3, #4294967295
 80083f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80083fc:	2200      	movs	r2, #0
 80083fe:	2312      	movs	r3, #18
 8008400:	e7b0      	b.n	8008364 <_dtoa_r+0x26c>
 8008402:	2301      	movs	r3, #1
 8008404:	9308      	str	r3, [sp, #32]
 8008406:	e7f5      	b.n	80083f4 <_dtoa_r+0x2fc>
 8008408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800840a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800840e:	e7b8      	b.n	8008382 <_dtoa_r+0x28a>
 8008410:	3101      	adds	r1, #1
 8008412:	6041      	str	r1, [r0, #4]
 8008414:	0052      	lsls	r2, r2, #1
 8008416:	e7b8      	b.n	800838a <_dtoa_r+0x292>
 8008418:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800841a:	9a01      	ldr	r2, [sp, #4]
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	2b0e      	cmp	r3, #14
 8008422:	f200 809d 	bhi.w	8008560 <_dtoa_r+0x468>
 8008426:	2d00      	cmp	r5, #0
 8008428:	f000 809a 	beq.w	8008560 <_dtoa_r+0x468>
 800842c:	9b00      	ldr	r3, [sp, #0]
 800842e:	2b00      	cmp	r3, #0
 8008430:	dd32      	ble.n	8008498 <_dtoa_r+0x3a0>
 8008432:	4ab7      	ldr	r2, [pc, #732]	; (8008710 <_dtoa_r+0x618>)
 8008434:	f003 030f 	and.w	r3, r3, #15
 8008438:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800843c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008440:	9b00      	ldr	r3, [sp, #0]
 8008442:	05d8      	lsls	r0, r3, #23
 8008444:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008448:	d516      	bpl.n	8008478 <_dtoa_r+0x380>
 800844a:	4bb2      	ldr	r3, [pc, #712]	; (8008714 <_dtoa_r+0x61c>)
 800844c:	ec51 0b19 	vmov	r0, r1, d9
 8008450:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008454:	f7f8 fa22 	bl	800089c <__aeabi_ddiv>
 8008458:	f007 070f 	and.w	r7, r7, #15
 800845c:	4682      	mov	sl, r0
 800845e:	468b      	mov	fp, r1
 8008460:	2503      	movs	r5, #3
 8008462:	4eac      	ldr	r6, [pc, #688]	; (8008714 <_dtoa_r+0x61c>)
 8008464:	b957      	cbnz	r7, 800847c <_dtoa_r+0x384>
 8008466:	4642      	mov	r2, r8
 8008468:	464b      	mov	r3, r9
 800846a:	4650      	mov	r0, sl
 800846c:	4659      	mov	r1, fp
 800846e:	f7f8 fa15 	bl	800089c <__aeabi_ddiv>
 8008472:	4682      	mov	sl, r0
 8008474:	468b      	mov	fp, r1
 8008476:	e028      	b.n	80084ca <_dtoa_r+0x3d2>
 8008478:	2502      	movs	r5, #2
 800847a:	e7f2      	b.n	8008462 <_dtoa_r+0x36a>
 800847c:	07f9      	lsls	r1, r7, #31
 800847e:	d508      	bpl.n	8008492 <_dtoa_r+0x39a>
 8008480:	4640      	mov	r0, r8
 8008482:	4649      	mov	r1, r9
 8008484:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008488:	f7f8 f8de 	bl	8000648 <__aeabi_dmul>
 800848c:	3501      	adds	r5, #1
 800848e:	4680      	mov	r8, r0
 8008490:	4689      	mov	r9, r1
 8008492:	107f      	asrs	r7, r7, #1
 8008494:	3608      	adds	r6, #8
 8008496:	e7e5      	b.n	8008464 <_dtoa_r+0x36c>
 8008498:	f000 809b 	beq.w	80085d2 <_dtoa_r+0x4da>
 800849c:	9b00      	ldr	r3, [sp, #0]
 800849e:	4f9d      	ldr	r7, [pc, #628]	; (8008714 <_dtoa_r+0x61c>)
 80084a0:	425e      	negs	r6, r3
 80084a2:	4b9b      	ldr	r3, [pc, #620]	; (8008710 <_dtoa_r+0x618>)
 80084a4:	f006 020f 	and.w	r2, r6, #15
 80084a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b0:	ec51 0b19 	vmov	r0, r1, d9
 80084b4:	f7f8 f8c8 	bl	8000648 <__aeabi_dmul>
 80084b8:	1136      	asrs	r6, r6, #4
 80084ba:	4682      	mov	sl, r0
 80084bc:	468b      	mov	fp, r1
 80084be:	2300      	movs	r3, #0
 80084c0:	2502      	movs	r5, #2
 80084c2:	2e00      	cmp	r6, #0
 80084c4:	d17a      	bne.n	80085bc <_dtoa_r+0x4c4>
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1d3      	bne.n	8008472 <_dtoa_r+0x37a>
 80084ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 8082 	beq.w	80085d6 <_dtoa_r+0x4de>
 80084d2:	4b91      	ldr	r3, [pc, #580]	; (8008718 <_dtoa_r+0x620>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	4650      	mov	r0, sl
 80084d8:	4659      	mov	r1, fp
 80084da:	f7f8 fb27 	bl	8000b2c <__aeabi_dcmplt>
 80084de:	2800      	cmp	r0, #0
 80084e0:	d079      	beq.n	80085d6 <_dtoa_r+0x4de>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d076      	beq.n	80085d6 <_dtoa_r+0x4de>
 80084e8:	9b02      	ldr	r3, [sp, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	dd36      	ble.n	800855c <_dtoa_r+0x464>
 80084ee:	9b00      	ldr	r3, [sp, #0]
 80084f0:	4650      	mov	r0, sl
 80084f2:	4659      	mov	r1, fp
 80084f4:	1e5f      	subs	r7, r3, #1
 80084f6:	2200      	movs	r2, #0
 80084f8:	4b88      	ldr	r3, [pc, #544]	; (800871c <_dtoa_r+0x624>)
 80084fa:	f7f8 f8a5 	bl	8000648 <__aeabi_dmul>
 80084fe:	9e02      	ldr	r6, [sp, #8]
 8008500:	4682      	mov	sl, r0
 8008502:	468b      	mov	fp, r1
 8008504:	3501      	adds	r5, #1
 8008506:	4628      	mov	r0, r5
 8008508:	f7f8 f834 	bl	8000574 <__aeabi_i2d>
 800850c:	4652      	mov	r2, sl
 800850e:	465b      	mov	r3, fp
 8008510:	f7f8 f89a 	bl	8000648 <__aeabi_dmul>
 8008514:	4b82      	ldr	r3, [pc, #520]	; (8008720 <_dtoa_r+0x628>)
 8008516:	2200      	movs	r2, #0
 8008518:	f7f7 fee0 	bl	80002dc <__adddf3>
 800851c:	46d0      	mov	r8, sl
 800851e:	46d9      	mov	r9, fp
 8008520:	4682      	mov	sl, r0
 8008522:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008526:	2e00      	cmp	r6, #0
 8008528:	d158      	bne.n	80085dc <_dtoa_r+0x4e4>
 800852a:	4b7e      	ldr	r3, [pc, #504]	; (8008724 <_dtoa_r+0x62c>)
 800852c:	2200      	movs	r2, #0
 800852e:	4640      	mov	r0, r8
 8008530:	4649      	mov	r1, r9
 8008532:	f7f7 fed1 	bl	80002d8 <__aeabi_dsub>
 8008536:	4652      	mov	r2, sl
 8008538:	465b      	mov	r3, fp
 800853a:	4680      	mov	r8, r0
 800853c:	4689      	mov	r9, r1
 800853e:	f7f8 fb13 	bl	8000b68 <__aeabi_dcmpgt>
 8008542:	2800      	cmp	r0, #0
 8008544:	f040 8295 	bne.w	8008a72 <_dtoa_r+0x97a>
 8008548:	4652      	mov	r2, sl
 800854a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800854e:	4640      	mov	r0, r8
 8008550:	4649      	mov	r1, r9
 8008552:	f7f8 faeb 	bl	8000b2c <__aeabi_dcmplt>
 8008556:	2800      	cmp	r0, #0
 8008558:	f040 8289 	bne.w	8008a6e <_dtoa_r+0x976>
 800855c:	ec5b ab19 	vmov	sl, fp, d9
 8008560:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008562:	2b00      	cmp	r3, #0
 8008564:	f2c0 8148 	blt.w	80087f8 <_dtoa_r+0x700>
 8008568:	9a00      	ldr	r2, [sp, #0]
 800856a:	2a0e      	cmp	r2, #14
 800856c:	f300 8144 	bgt.w	80087f8 <_dtoa_r+0x700>
 8008570:	4b67      	ldr	r3, [pc, #412]	; (8008710 <_dtoa_r+0x618>)
 8008572:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008576:	e9d3 8900 	ldrd	r8, r9, [r3]
 800857a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800857c:	2b00      	cmp	r3, #0
 800857e:	f280 80d5 	bge.w	800872c <_dtoa_r+0x634>
 8008582:	9b03      	ldr	r3, [sp, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	f300 80d1 	bgt.w	800872c <_dtoa_r+0x634>
 800858a:	f040 826f 	bne.w	8008a6c <_dtoa_r+0x974>
 800858e:	4b65      	ldr	r3, [pc, #404]	; (8008724 <_dtoa_r+0x62c>)
 8008590:	2200      	movs	r2, #0
 8008592:	4640      	mov	r0, r8
 8008594:	4649      	mov	r1, r9
 8008596:	f7f8 f857 	bl	8000648 <__aeabi_dmul>
 800859a:	4652      	mov	r2, sl
 800859c:	465b      	mov	r3, fp
 800859e:	f7f8 fad9 	bl	8000b54 <__aeabi_dcmpge>
 80085a2:	9e03      	ldr	r6, [sp, #12]
 80085a4:	4637      	mov	r7, r6
 80085a6:	2800      	cmp	r0, #0
 80085a8:	f040 8245 	bne.w	8008a36 <_dtoa_r+0x93e>
 80085ac:	9d01      	ldr	r5, [sp, #4]
 80085ae:	2331      	movs	r3, #49	; 0x31
 80085b0:	f805 3b01 	strb.w	r3, [r5], #1
 80085b4:	9b00      	ldr	r3, [sp, #0]
 80085b6:	3301      	adds	r3, #1
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	e240      	b.n	8008a3e <_dtoa_r+0x946>
 80085bc:	07f2      	lsls	r2, r6, #31
 80085be:	d505      	bpl.n	80085cc <_dtoa_r+0x4d4>
 80085c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085c4:	f7f8 f840 	bl	8000648 <__aeabi_dmul>
 80085c8:	3501      	adds	r5, #1
 80085ca:	2301      	movs	r3, #1
 80085cc:	1076      	asrs	r6, r6, #1
 80085ce:	3708      	adds	r7, #8
 80085d0:	e777      	b.n	80084c2 <_dtoa_r+0x3ca>
 80085d2:	2502      	movs	r5, #2
 80085d4:	e779      	b.n	80084ca <_dtoa_r+0x3d2>
 80085d6:	9f00      	ldr	r7, [sp, #0]
 80085d8:	9e03      	ldr	r6, [sp, #12]
 80085da:	e794      	b.n	8008506 <_dtoa_r+0x40e>
 80085dc:	9901      	ldr	r1, [sp, #4]
 80085de:	4b4c      	ldr	r3, [pc, #304]	; (8008710 <_dtoa_r+0x618>)
 80085e0:	4431      	add	r1, r6
 80085e2:	910d      	str	r1, [sp, #52]	; 0x34
 80085e4:	9908      	ldr	r1, [sp, #32]
 80085e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80085ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085ee:	2900      	cmp	r1, #0
 80085f0:	d043      	beq.n	800867a <_dtoa_r+0x582>
 80085f2:	494d      	ldr	r1, [pc, #308]	; (8008728 <_dtoa_r+0x630>)
 80085f4:	2000      	movs	r0, #0
 80085f6:	f7f8 f951 	bl	800089c <__aeabi_ddiv>
 80085fa:	4652      	mov	r2, sl
 80085fc:	465b      	mov	r3, fp
 80085fe:	f7f7 fe6b 	bl	80002d8 <__aeabi_dsub>
 8008602:	9d01      	ldr	r5, [sp, #4]
 8008604:	4682      	mov	sl, r0
 8008606:	468b      	mov	fp, r1
 8008608:	4649      	mov	r1, r9
 800860a:	4640      	mov	r0, r8
 800860c:	f7f8 facc 	bl	8000ba8 <__aeabi_d2iz>
 8008610:	4606      	mov	r6, r0
 8008612:	f7f7 ffaf 	bl	8000574 <__aeabi_i2d>
 8008616:	4602      	mov	r2, r0
 8008618:	460b      	mov	r3, r1
 800861a:	4640      	mov	r0, r8
 800861c:	4649      	mov	r1, r9
 800861e:	f7f7 fe5b 	bl	80002d8 <__aeabi_dsub>
 8008622:	3630      	adds	r6, #48	; 0x30
 8008624:	f805 6b01 	strb.w	r6, [r5], #1
 8008628:	4652      	mov	r2, sl
 800862a:	465b      	mov	r3, fp
 800862c:	4680      	mov	r8, r0
 800862e:	4689      	mov	r9, r1
 8008630:	f7f8 fa7c 	bl	8000b2c <__aeabi_dcmplt>
 8008634:	2800      	cmp	r0, #0
 8008636:	d163      	bne.n	8008700 <_dtoa_r+0x608>
 8008638:	4642      	mov	r2, r8
 800863a:	464b      	mov	r3, r9
 800863c:	4936      	ldr	r1, [pc, #216]	; (8008718 <_dtoa_r+0x620>)
 800863e:	2000      	movs	r0, #0
 8008640:	f7f7 fe4a 	bl	80002d8 <__aeabi_dsub>
 8008644:	4652      	mov	r2, sl
 8008646:	465b      	mov	r3, fp
 8008648:	f7f8 fa70 	bl	8000b2c <__aeabi_dcmplt>
 800864c:	2800      	cmp	r0, #0
 800864e:	f040 80b5 	bne.w	80087bc <_dtoa_r+0x6c4>
 8008652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008654:	429d      	cmp	r5, r3
 8008656:	d081      	beq.n	800855c <_dtoa_r+0x464>
 8008658:	4b30      	ldr	r3, [pc, #192]	; (800871c <_dtoa_r+0x624>)
 800865a:	2200      	movs	r2, #0
 800865c:	4650      	mov	r0, sl
 800865e:	4659      	mov	r1, fp
 8008660:	f7f7 fff2 	bl	8000648 <__aeabi_dmul>
 8008664:	4b2d      	ldr	r3, [pc, #180]	; (800871c <_dtoa_r+0x624>)
 8008666:	4682      	mov	sl, r0
 8008668:	468b      	mov	fp, r1
 800866a:	4640      	mov	r0, r8
 800866c:	4649      	mov	r1, r9
 800866e:	2200      	movs	r2, #0
 8008670:	f7f7 ffea 	bl	8000648 <__aeabi_dmul>
 8008674:	4680      	mov	r8, r0
 8008676:	4689      	mov	r9, r1
 8008678:	e7c6      	b.n	8008608 <_dtoa_r+0x510>
 800867a:	4650      	mov	r0, sl
 800867c:	4659      	mov	r1, fp
 800867e:	f7f7 ffe3 	bl	8000648 <__aeabi_dmul>
 8008682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008684:	9d01      	ldr	r5, [sp, #4]
 8008686:	930f      	str	r3, [sp, #60]	; 0x3c
 8008688:	4682      	mov	sl, r0
 800868a:	468b      	mov	fp, r1
 800868c:	4649      	mov	r1, r9
 800868e:	4640      	mov	r0, r8
 8008690:	f7f8 fa8a 	bl	8000ba8 <__aeabi_d2iz>
 8008694:	4606      	mov	r6, r0
 8008696:	f7f7 ff6d 	bl	8000574 <__aeabi_i2d>
 800869a:	3630      	adds	r6, #48	; 0x30
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	4640      	mov	r0, r8
 80086a2:	4649      	mov	r1, r9
 80086a4:	f7f7 fe18 	bl	80002d8 <__aeabi_dsub>
 80086a8:	f805 6b01 	strb.w	r6, [r5], #1
 80086ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086ae:	429d      	cmp	r5, r3
 80086b0:	4680      	mov	r8, r0
 80086b2:	4689      	mov	r9, r1
 80086b4:	f04f 0200 	mov.w	r2, #0
 80086b8:	d124      	bne.n	8008704 <_dtoa_r+0x60c>
 80086ba:	4b1b      	ldr	r3, [pc, #108]	; (8008728 <_dtoa_r+0x630>)
 80086bc:	4650      	mov	r0, sl
 80086be:	4659      	mov	r1, fp
 80086c0:	f7f7 fe0c 	bl	80002dc <__adddf3>
 80086c4:	4602      	mov	r2, r0
 80086c6:	460b      	mov	r3, r1
 80086c8:	4640      	mov	r0, r8
 80086ca:	4649      	mov	r1, r9
 80086cc:	f7f8 fa4c 	bl	8000b68 <__aeabi_dcmpgt>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d173      	bne.n	80087bc <_dtoa_r+0x6c4>
 80086d4:	4652      	mov	r2, sl
 80086d6:	465b      	mov	r3, fp
 80086d8:	4913      	ldr	r1, [pc, #76]	; (8008728 <_dtoa_r+0x630>)
 80086da:	2000      	movs	r0, #0
 80086dc:	f7f7 fdfc 	bl	80002d8 <__aeabi_dsub>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f8 fa20 	bl	8000b2c <__aeabi_dcmplt>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f43f af35 	beq.w	800855c <_dtoa_r+0x464>
 80086f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80086f4:	1e6b      	subs	r3, r5, #1
 80086f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80086f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086fc:	2b30      	cmp	r3, #48	; 0x30
 80086fe:	d0f8      	beq.n	80086f2 <_dtoa_r+0x5fa>
 8008700:	9700      	str	r7, [sp, #0]
 8008702:	e049      	b.n	8008798 <_dtoa_r+0x6a0>
 8008704:	4b05      	ldr	r3, [pc, #20]	; (800871c <_dtoa_r+0x624>)
 8008706:	f7f7 ff9f 	bl	8000648 <__aeabi_dmul>
 800870a:	4680      	mov	r8, r0
 800870c:	4689      	mov	r9, r1
 800870e:	e7bd      	b.n	800868c <_dtoa_r+0x594>
 8008710:	0800a2c8 	.word	0x0800a2c8
 8008714:	0800a2a0 	.word	0x0800a2a0
 8008718:	3ff00000 	.word	0x3ff00000
 800871c:	40240000 	.word	0x40240000
 8008720:	401c0000 	.word	0x401c0000
 8008724:	40140000 	.word	0x40140000
 8008728:	3fe00000 	.word	0x3fe00000
 800872c:	9d01      	ldr	r5, [sp, #4]
 800872e:	4656      	mov	r6, sl
 8008730:	465f      	mov	r7, fp
 8008732:	4642      	mov	r2, r8
 8008734:	464b      	mov	r3, r9
 8008736:	4630      	mov	r0, r6
 8008738:	4639      	mov	r1, r7
 800873a:	f7f8 f8af 	bl	800089c <__aeabi_ddiv>
 800873e:	f7f8 fa33 	bl	8000ba8 <__aeabi_d2iz>
 8008742:	4682      	mov	sl, r0
 8008744:	f7f7 ff16 	bl	8000574 <__aeabi_i2d>
 8008748:	4642      	mov	r2, r8
 800874a:	464b      	mov	r3, r9
 800874c:	f7f7 ff7c 	bl	8000648 <__aeabi_dmul>
 8008750:	4602      	mov	r2, r0
 8008752:	460b      	mov	r3, r1
 8008754:	4630      	mov	r0, r6
 8008756:	4639      	mov	r1, r7
 8008758:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800875c:	f7f7 fdbc 	bl	80002d8 <__aeabi_dsub>
 8008760:	f805 6b01 	strb.w	r6, [r5], #1
 8008764:	9e01      	ldr	r6, [sp, #4]
 8008766:	9f03      	ldr	r7, [sp, #12]
 8008768:	1bae      	subs	r6, r5, r6
 800876a:	42b7      	cmp	r7, r6
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	d135      	bne.n	80087de <_dtoa_r+0x6e6>
 8008772:	f7f7 fdb3 	bl	80002dc <__adddf3>
 8008776:	4642      	mov	r2, r8
 8008778:	464b      	mov	r3, r9
 800877a:	4606      	mov	r6, r0
 800877c:	460f      	mov	r7, r1
 800877e:	f7f8 f9f3 	bl	8000b68 <__aeabi_dcmpgt>
 8008782:	b9d0      	cbnz	r0, 80087ba <_dtoa_r+0x6c2>
 8008784:	4642      	mov	r2, r8
 8008786:	464b      	mov	r3, r9
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	f7f8 f9c4 	bl	8000b18 <__aeabi_dcmpeq>
 8008790:	b110      	cbz	r0, 8008798 <_dtoa_r+0x6a0>
 8008792:	f01a 0f01 	tst.w	sl, #1
 8008796:	d110      	bne.n	80087ba <_dtoa_r+0x6c2>
 8008798:	4620      	mov	r0, r4
 800879a:	ee18 1a10 	vmov	r1, s16
 800879e:	f000 fd13 	bl	80091c8 <_Bfree>
 80087a2:	2300      	movs	r3, #0
 80087a4:	9800      	ldr	r0, [sp, #0]
 80087a6:	702b      	strb	r3, [r5, #0]
 80087a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087aa:	3001      	adds	r0, #1
 80087ac:	6018      	str	r0, [r3, #0]
 80087ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f43f acf1 	beq.w	8008198 <_dtoa_r+0xa0>
 80087b6:	601d      	str	r5, [r3, #0]
 80087b8:	e4ee      	b.n	8008198 <_dtoa_r+0xa0>
 80087ba:	9f00      	ldr	r7, [sp, #0]
 80087bc:	462b      	mov	r3, r5
 80087be:	461d      	mov	r5, r3
 80087c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087c4:	2a39      	cmp	r2, #57	; 0x39
 80087c6:	d106      	bne.n	80087d6 <_dtoa_r+0x6de>
 80087c8:	9a01      	ldr	r2, [sp, #4]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d1f7      	bne.n	80087be <_dtoa_r+0x6c6>
 80087ce:	9901      	ldr	r1, [sp, #4]
 80087d0:	2230      	movs	r2, #48	; 0x30
 80087d2:	3701      	adds	r7, #1
 80087d4:	700a      	strb	r2, [r1, #0]
 80087d6:	781a      	ldrb	r2, [r3, #0]
 80087d8:	3201      	adds	r2, #1
 80087da:	701a      	strb	r2, [r3, #0]
 80087dc:	e790      	b.n	8008700 <_dtoa_r+0x608>
 80087de:	4ba6      	ldr	r3, [pc, #664]	; (8008a78 <_dtoa_r+0x980>)
 80087e0:	2200      	movs	r2, #0
 80087e2:	f7f7 ff31 	bl	8000648 <__aeabi_dmul>
 80087e6:	2200      	movs	r2, #0
 80087e8:	2300      	movs	r3, #0
 80087ea:	4606      	mov	r6, r0
 80087ec:	460f      	mov	r7, r1
 80087ee:	f7f8 f993 	bl	8000b18 <__aeabi_dcmpeq>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	d09d      	beq.n	8008732 <_dtoa_r+0x63a>
 80087f6:	e7cf      	b.n	8008798 <_dtoa_r+0x6a0>
 80087f8:	9a08      	ldr	r2, [sp, #32]
 80087fa:	2a00      	cmp	r2, #0
 80087fc:	f000 80d7 	beq.w	80089ae <_dtoa_r+0x8b6>
 8008800:	9a06      	ldr	r2, [sp, #24]
 8008802:	2a01      	cmp	r2, #1
 8008804:	f300 80ba 	bgt.w	800897c <_dtoa_r+0x884>
 8008808:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800880a:	2a00      	cmp	r2, #0
 800880c:	f000 80b2 	beq.w	8008974 <_dtoa_r+0x87c>
 8008810:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008814:	9e07      	ldr	r6, [sp, #28]
 8008816:	9d04      	ldr	r5, [sp, #16]
 8008818:	9a04      	ldr	r2, [sp, #16]
 800881a:	441a      	add	r2, r3
 800881c:	9204      	str	r2, [sp, #16]
 800881e:	9a05      	ldr	r2, [sp, #20]
 8008820:	2101      	movs	r1, #1
 8008822:	441a      	add	r2, r3
 8008824:	4620      	mov	r0, r4
 8008826:	9205      	str	r2, [sp, #20]
 8008828:	f000 fd86 	bl	8009338 <__i2b>
 800882c:	4607      	mov	r7, r0
 800882e:	2d00      	cmp	r5, #0
 8008830:	dd0c      	ble.n	800884c <_dtoa_r+0x754>
 8008832:	9b05      	ldr	r3, [sp, #20]
 8008834:	2b00      	cmp	r3, #0
 8008836:	dd09      	ble.n	800884c <_dtoa_r+0x754>
 8008838:	42ab      	cmp	r3, r5
 800883a:	9a04      	ldr	r2, [sp, #16]
 800883c:	bfa8      	it	ge
 800883e:	462b      	movge	r3, r5
 8008840:	1ad2      	subs	r2, r2, r3
 8008842:	9204      	str	r2, [sp, #16]
 8008844:	9a05      	ldr	r2, [sp, #20]
 8008846:	1aed      	subs	r5, r5, r3
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	9305      	str	r3, [sp, #20]
 800884c:	9b07      	ldr	r3, [sp, #28]
 800884e:	b31b      	cbz	r3, 8008898 <_dtoa_r+0x7a0>
 8008850:	9b08      	ldr	r3, [sp, #32]
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 80af 	beq.w	80089b6 <_dtoa_r+0x8be>
 8008858:	2e00      	cmp	r6, #0
 800885a:	dd13      	ble.n	8008884 <_dtoa_r+0x78c>
 800885c:	4639      	mov	r1, r7
 800885e:	4632      	mov	r2, r6
 8008860:	4620      	mov	r0, r4
 8008862:	f000 fe29 	bl	80094b8 <__pow5mult>
 8008866:	ee18 2a10 	vmov	r2, s16
 800886a:	4601      	mov	r1, r0
 800886c:	4607      	mov	r7, r0
 800886e:	4620      	mov	r0, r4
 8008870:	f000 fd78 	bl	8009364 <__multiply>
 8008874:	ee18 1a10 	vmov	r1, s16
 8008878:	4680      	mov	r8, r0
 800887a:	4620      	mov	r0, r4
 800887c:	f000 fca4 	bl	80091c8 <_Bfree>
 8008880:	ee08 8a10 	vmov	s16, r8
 8008884:	9b07      	ldr	r3, [sp, #28]
 8008886:	1b9a      	subs	r2, r3, r6
 8008888:	d006      	beq.n	8008898 <_dtoa_r+0x7a0>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	4620      	mov	r0, r4
 8008890:	f000 fe12 	bl	80094b8 <__pow5mult>
 8008894:	ee08 0a10 	vmov	s16, r0
 8008898:	2101      	movs	r1, #1
 800889a:	4620      	mov	r0, r4
 800889c:	f000 fd4c 	bl	8009338 <__i2b>
 80088a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	4606      	mov	r6, r0
 80088a6:	f340 8088 	ble.w	80089ba <_dtoa_r+0x8c2>
 80088aa:	461a      	mov	r2, r3
 80088ac:	4601      	mov	r1, r0
 80088ae:	4620      	mov	r0, r4
 80088b0:	f000 fe02 	bl	80094b8 <__pow5mult>
 80088b4:	9b06      	ldr	r3, [sp, #24]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	4606      	mov	r6, r0
 80088ba:	f340 8081 	ble.w	80089c0 <_dtoa_r+0x8c8>
 80088be:	f04f 0800 	mov.w	r8, #0
 80088c2:	6933      	ldr	r3, [r6, #16]
 80088c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80088c8:	6918      	ldr	r0, [r3, #16]
 80088ca:	f000 fce5 	bl	8009298 <__hi0bits>
 80088ce:	f1c0 0020 	rsb	r0, r0, #32
 80088d2:	9b05      	ldr	r3, [sp, #20]
 80088d4:	4418      	add	r0, r3
 80088d6:	f010 001f 	ands.w	r0, r0, #31
 80088da:	f000 8092 	beq.w	8008a02 <_dtoa_r+0x90a>
 80088de:	f1c0 0320 	rsb	r3, r0, #32
 80088e2:	2b04      	cmp	r3, #4
 80088e4:	f340 808a 	ble.w	80089fc <_dtoa_r+0x904>
 80088e8:	f1c0 001c 	rsb	r0, r0, #28
 80088ec:	9b04      	ldr	r3, [sp, #16]
 80088ee:	4403      	add	r3, r0
 80088f0:	9304      	str	r3, [sp, #16]
 80088f2:	9b05      	ldr	r3, [sp, #20]
 80088f4:	4403      	add	r3, r0
 80088f6:	4405      	add	r5, r0
 80088f8:	9305      	str	r3, [sp, #20]
 80088fa:	9b04      	ldr	r3, [sp, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	dd07      	ble.n	8008910 <_dtoa_r+0x818>
 8008900:	ee18 1a10 	vmov	r1, s16
 8008904:	461a      	mov	r2, r3
 8008906:	4620      	mov	r0, r4
 8008908:	f000 fe30 	bl	800956c <__lshift>
 800890c:	ee08 0a10 	vmov	s16, r0
 8008910:	9b05      	ldr	r3, [sp, #20]
 8008912:	2b00      	cmp	r3, #0
 8008914:	dd05      	ble.n	8008922 <_dtoa_r+0x82a>
 8008916:	4631      	mov	r1, r6
 8008918:	461a      	mov	r2, r3
 800891a:	4620      	mov	r0, r4
 800891c:	f000 fe26 	bl	800956c <__lshift>
 8008920:	4606      	mov	r6, r0
 8008922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008924:	2b00      	cmp	r3, #0
 8008926:	d06e      	beq.n	8008a06 <_dtoa_r+0x90e>
 8008928:	ee18 0a10 	vmov	r0, s16
 800892c:	4631      	mov	r1, r6
 800892e:	f000 fe8d 	bl	800964c <__mcmp>
 8008932:	2800      	cmp	r0, #0
 8008934:	da67      	bge.n	8008a06 <_dtoa_r+0x90e>
 8008936:	9b00      	ldr	r3, [sp, #0]
 8008938:	3b01      	subs	r3, #1
 800893a:	ee18 1a10 	vmov	r1, s16
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	220a      	movs	r2, #10
 8008942:	2300      	movs	r3, #0
 8008944:	4620      	mov	r0, r4
 8008946:	f000 fc61 	bl	800920c <__multadd>
 800894a:	9b08      	ldr	r3, [sp, #32]
 800894c:	ee08 0a10 	vmov	s16, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 81b1 	beq.w	8008cb8 <_dtoa_r+0xbc0>
 8008956:	2300      	movs	r3, #0
 8008958:	4639      	mov	r1, r7
 800895a:	220a      	movs	r2, #10
 800895c:	4620      	mov	r0, r4
 800895e:	f000 fc55 	bl	800920c <__multadd>
 8008962:	9b02      	ldr	r3, [sp, #8]
 8008964:	2b00      	cmp	r3, #0
 8008966:	4607      	mov	r7, r0
 8008968:	f300 808e 	bgt.w	8008a88 <_dtoa_r+0x990>
 800896c:	9b06      	ldr	r3, [sp, #24]
 800896e:	2b02      	cmp	r3, #2
 8008970:	dc51      	bgt.n	8008a16 <_dtoa_r+0x91e>
 8008972:	e089      	b.n	8008a88 <_dtoa_r+0x990>
 8008974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008976:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800897a:	e74b      	b.n	8008814 <_dtoa_r+0x71c>
 800897c:	9b03      	ldr	r3, [sp, #12]
 800897e:	1e5e      	subs	r6, r3, #1
 8008980:	9b07      	ldr	r3, [sp, #28]
 8008982:	42b3      	cmp	r3, r6
 8008984:	bfbf      	itttt	lt
 8008986:	9b07      	ldrlt	r3, [sp, #28]
 8008988:	9607      	strlt	r6, [sp, #28]
 800898a:	1af2      	sublt	r2, r6, r3
 800898c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800898e:	bfb6      	itet	lt
 8008990:	189b      	addlt	r3, r3, r2
 8008992:	1b9e      	subge	r6, r3, r6
 8008994:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008996:	9b03      	ldr	r3, [sp, #12]
 8008998:	bfb8      	it	lt
 800899a:	2600      	movlt	r6, #0
 800899c:	2b00      	cmp	r3, #0
 800899e:	bfb7      	itett	lt
 80089a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80089a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80089a8:	1a9d      	sublt	r5, r3, r2
 80089aa:	2300      	movlt	r3, #0
 80089ac:	e734      	b.n	8008818 <_dtoa_r+0x720>
 80089ae:	9e07      	ldr	r6, [sp, #28]
 80089b0:	9d04      	ldr	r5, [sp, #16]
 80089b2:	9f08      	ldr	r7, [sp, #32]
 80089b4:	e73b      	b.n	800882e <_dtoa_r+0x736>
 80089b6:	9a07      	ldr	r2, [sp, #28]
 80089b8:	e767      	b.n	800888a <_dtoa_r+0x792>
 80089ba:	9b06      	ldr	r3, [sp, #24]
 80089bc:	2b01      	cmp	r3, #1
 80089be:	dc18      	bgt.n	80089f2 <_dtoa_r+0x8fa>
 80089c0:	f1ba 0f00 	cmp.w	sl, #0
 80089c4:	d115      	bne.n	80089f2 <_dtoa_r+0x8fa>
 80089c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089ca:	b993      	cbnz	r3, 80089f2 <_dtoa_r+0x8fa>
 80089cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80089d0:	0d1b      	lsrs	r3, r3, #20
 80089d2:	051b      	lsls	r3, r3, #20
 80089d4:	b183      	cbz	r3, 80089f8 <_dtoa_r+0x900>
 80089d6:	9b04      	ldr	r3, [sp, #16]
 80089d8:	3301      	adds	r3, #1
 80089da:	9304      	str	r3, [sp, #16]
 80089dc:	9b05      	ldr	r3, [sp, #20]
 80089de:	3301      	adds	r3, #1
 80089e0:	9305      	str	r3, [sp, #20]
 80089e2:	f04f 0801 	mov.w	r8, #1
 80089e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f47f af6a 	bne.w	80088c2 <_dtoa_r+0x7ca>
 80089ee:	2001      	movs	r0, #1
 80089f0:	e76f      	b.n	80088d2 <_dtoa_r+0x7da>
 80089f2:	f04f 0800 	mov.w	r8, #0
 80089f6:	e7f6      	b.n	80089e6 <_dtoa_r+0x8ee>
 80089f8:	4698      	mov	r8, r3
 80089fa:	e7f4      	b.n	80089e6 <_dtoa_r+0x8ee>
 80089fc:	f43f af7d 	beq.w	80088fa <_dtoa_r+0x802>
 8008a00:	4618      	mov	r0, r3
 8008a02:	301c      	adds	r0, #28
 8008a04:	e772      	b.n	80088ec <_dtoa_r+0x7f4>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	dc37      	bgt.n	8008a7c <_dtoa_r+0x984>
 8008a0c:	9b06      	ldr	r3, [sp, #24]
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	dd34      	ble.n	8008a7c <_dtoa_r+0x984>
 8008a12:	9b03      	ldr	r3, [sp, #12]
 8008a14:	9302      	str	r3, [sp, #8]
 8008a16:	9b02      	ldr	r3, [sp, #8]
 8008a18:	b96b      	cbnz	r3, 8008a36 <_dtoa_r+0x93e>
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	2205      	movs	r2, #5
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 fbf4 	bl	800920c <__multadd>
 8008a24:	4601      	mov	r1, r0
 8008a26:	4606      	mov	r6, r0
 8008a28:	ee18 0a10 	vmov	r0, s16
 8008a2c:	f000 fe0e 	bl	800964c <__mcmp>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	f73f adbb 	bgt.w	80085ac <_dtoa_r+0x4b4>
 8008a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a38:	9d01      	ldr	r5, [sp, #4]
 8008a3a:	43db      	mvns	r3, r3
 8008a3c:	9300      	str	r3, [sp, #0]
 8008a3e:	f04f 0800 	mov.w	r8, #0
 8008a42:	4631      	mov	r1, r6
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 fbbf 	bl	80091c8 <_Bfree>
 8008a4a:	2f00      	cmp	r7, #0
 8008a4c:	f43f aea4 	beq.w	8008798 <_dtoa_r+0x6a0>
 8008a50:	f1b8 0f00 	cmp.w	r8, #0
 8008a54:	d005      	beq.n	8008a62 <_dtoa_r+0x96a>
 8008a56:	45b8      	cmp	r8, r7
 8008a58:	d003      	beq.n	8008a62 <_dtoa_r+0x96a>
 8008a5a:	4641      	mov	r1, r8
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 fbb3 	bl	80091c8 <_Bfree>
 8008a62:	4639      	mov	r1, r7
 8008a64:	4620      	mov	r0, r4
 8008a66:	f000 fbaf 	bl	80091c8 <_Bfree>
 8008a6a:	e695      	b.n	8008798 <_dtoa_r+0x6a0>
 8008a6c:	2600      	movs	r6, #0
 8008a6e:	4637      	mov	r7, r6
 8008a70:	e7e1      	b.n	8008a36 <_dtoa_r+0x93e>
 8008a72:	9700      	str	r7, [sp, #0]
 8008a74:	4637      	mov	r7, r6
 8008a76:	e599      	b.n	80085ac <_dtoa_r+0x4b4>
 8008a78:	40240000 	.word	0x40240000
 8008a7c:	9b08      	ldr	r3, [sp, #32]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	f000 80ca 	beq.w	8008c18 <_dtoa_r+0xb20>
 8008a84:	9b03      	ldr	r3, [sp, #12]
 8008a86:	9302      	str	r3, [sp, #8]
 8008a88:	2d00      	cmp	r5, #0
 8008a8a:	dd05      	ble.n	8008a98 <_dtoa_r+0x9a0>
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	462a      	mov	r2, r5
 8008a90:	4620      	mov	r0, r4
 8008a92:	f000 fd6b 	bl	800956c <__lshift>
 8008a96:	4607      	mov	r7, r0
 8008a98:	f1b8 0f00 	cmp.w	r8, #0
 8008a9c:	d05b      	beq.n	8008b56 <_dtoa_r+0xa5e>
 8008a9e:	6879      	ldr	r1, [r7, #4]
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f000 fb51 	bl	8009148 <_Balloc>
 8008aa6:	4605      	mov	r5, r0
 8008aa8:	b928      	cbnz	r0, 8008ab6 <_dtoa_r+0x9be>
 8008aaa:	4b87      	ldr	r3, [pc, #540]	; (8008cc8 <_dtoa_r+0xbd0>)
 8008aac:	4602      	mov	r2, r0
 8008aae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ab2:	f7ff bb3b 	b.w	800812c <_dtoa_r+0x34>
 8008ab6:	693a      	ldr	r2, [r7, #16]
 8008ab8:	3202      	adds	r2, #2
 8008aba:	0092      	lsls	r2, r2, #2
 8008abc:	f107 010c 	add.w	r1, r7, #12
 8008ac0:	300c      	adds	r0, #12
 8008ac2:	f000 fb33 	bl	800912c <memcpy>
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	4629      	mov	r1, r5
 8008aca:	4620      	mov	r0, r4
 8008acc:	f000 fd4e 	bl	800956c <__lshift>
 8008ad0:	9b01      	ldr	r3, [sp, #4]
 8008ad2:	f103 0901 	add.w	r9, r3, #1
 8008ad6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008ada:	4413      	add	r3, r2
 8008adc:	9305      	str	r3, [sp, #20]
 8008ade:	f00a 0301 	and.w	r3, sl, #1
 8008ae2:	46b8      	mov	r8, r7
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	4607      	mov	r7, r0
 8008ae8:	4631      	mov	r1, r6
 8008aea:	ee18 0a10 	vmov	r0, s16
 8008aee:	f7ff fa75 	bl	8007fdc <quorem>
 8008af2:	4641      	mov	r1, r8
 8008af4:	9002      	str	r0, [sp, #8]
 8008af6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008afa:	ee18 0a10 	vmov	r0, s16
 8008afe:	f000 fda5 	bl	800964c <__mcmp>
 8008b02:	463a      	mov	r2, r7
 8008b04:	9003      	str	r0, [sp, #12]
 8008b06:	4631      	mov	r1, r6
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f000 fdbb 	bl	8009684 <__mdiff>
 8008b0e:	68c2      	ldr	r2, [r0, #12]
 8008b10:	f109 3bff 	add.w	fp, r9, #4294967295
 8008b14:	4605      	mov	r5, r0
 8008b16:	bb02      	cbnz	r2, 8008b5a <_dtoa_r+0xa62>
 8008b18:	4601      	mov	r1, r0
 8008b1a:	ee18 0a10 	vmov	r0, s16
 8008b1e:	f000 fd95 	bl	800964c <__mcmp>
 8008b22:	4602      	mov	r2, r0
 8008b24:	4629      	mov	r1, r5
 8008b26:	4620      	mov	r0, r4
 8008b28:	9207      	str	r2, [sp, #28]
 8008b2a:	f000 fb4d 	bl	80091c8 <_Bfree>
 8008b2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008b32:	ea43 0102 	orr.w	r1, r3, r2
 8008b36:	9b04      	ldr	r3, [sp, #16]
 8008b38:	430b      	orrs	r3, r1
 8008b3a:	464d      	mov	r5, r9
 8008b3c:	d10f      	bne.n	8008b5e <_dtoa_r+0xa66>
 8008b3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b42:	d02a      	beq.n	8008b9a <_dtoa_r+0xaa2>
 8008b44:	9b03      	ldr	r3, [sp, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	dd02      	ble.n	8008b50 <_dtoa_r+0xa58>
 8008b4a:	9b02      	ldr	r3, [sp, #8]
 8008b4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008b50:	f88b a000 	strb.w	sl, [fp]
 8008b54:	e775      	b.n	8008a42 <_dtoa_r+0x94a>
 8008b56:	4638      	mov	r0, r7
 8008b58:	e7ba      	b.n	8008ad0 <_dtoa_r+0x9d8>
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	e7e2      	b.n	8008b24 <_dtoa_r+0xa2c>
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	db04      	blt.n	8008b6e <_dtoa_r+0xa76>
 8008b64:	9906      	ldr	r1, [sp, #24]
 8008b66:	430b      	orrs	r3, r1
 8008b68:	9904      	ldr	r1, [sp, #16]
 8008b6a:	430b      	orrs	r3, r1
 8008b6c:	d122      	bne.n	8008bb4 <_dtoa_r+0xabc>
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	ddee      	ble.n	8008b50 <_dtoa_r+0xa58>
 8008b72:	ee18 1a10 	vmov	r1, s16
 8008b76:	2201      	movs	r2, #1
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f000 fcf7 	bl	800956c <__lshift>
 8008b7e:	4631      	mov	r1, r6
 8008b80:	ee08 0a10 	vmov	s16, r0
 8008b84:	f000 fd62 	bl	800964c <__mcmp>
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	dc03      	bgt.n	8008b94 <_dtoa_r+0xa9c>
 8008b8c:	d1e0      	bne.n	8008b50 <_dtoa_r+0xa58>
 8008b8e:	f01a 0f01 	tst.w	sl, #1
 8008b92:	d0dd      	beq.n	8008b50 <_dtoa_r+0xa58>
 8008b94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b98:	d1d7      	bne.n	8008b4a <_dtoa_r+0xa52>
 8008b9a:	2339      	movs	r3, #57	; 0x39
 8008b9c:	f88b 3000 	strb.w	r3, [fp]
 8008ba0:	462b      	mov	r3, r5
 8008ba2:	461d      	mov	r5, r3
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008baa:	2a39      	cmp	r2, #57	; 0x39
 8008bac:	d071      	beq.n	8008c92 <_dtoa_r+0xb9a>
 8008bae:	3201      	adds	r2, #1
 8008bb0:	701a      	strb	r2, [r3, #0]
 8008bb2:	e746      	b.n	8008a42 <_dtoa_r+0x94a>
 8008bb4:	2a00      	cmp	r2, #0
 8008bb6:	dd07      	ble.n	8008bc8 <_dtoa_r+0xad0>
 8008bb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bbc:	d0ed      	beq.n	8008b9a <_dtoa_r+0xaa2>
 8008bbe:	f10a 0301 	add.w	r3, sl, #1
 8008bc2:	f88b 3000 	strb.w	r3, [fp]
 8008bc6:	e73c      	b.n	8008a42 <_dtoa_r+0x94a>
 8008bc8:	9b05      	ldr	r3, [sp, #20]
 8008bca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008bce:	4599      	cmp	r9, r3
 8008bd0:	d047      	beq.n	8008c62 <_dtoa_r+0xb6a>
 8008bd2:	ee18 1a10 	vmov	r1, s16
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	220a      	movs	r2, #10
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 fb16 	bl	800920c <__multadd>
 8008be0:	45b8      	cmp	r8, r7
 8008be2:	ee08 0a10 	vmov	s16, r0
 8008be6:	f04f 0300 	mov.w	r3, #0
 8008bea:	f04f 020a 	mov.w	r2, #10
 8008bee:	4641      	mov	r1, r8
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	d106      	bne.n	8008c02 <_dtoa_r+0xb0a>
 8008bf4:	f000 fb0a 	bl	800920c <__multadd>
 8008bf8:	4680      	mov	r8, r0
 8008bfa:	4607      	mov	r7, r0
 8008bfc:	f109 0901 	add.w	r9, r9, #1
 8008c00:	e772      	b.n	8008ae8 <_dtoa_r+0x9f0>
 8008c02:	f000 fb03 	bl	800920c <__multadd>
 8008c06:	4639      	mov	r1, r7
 8008c08:	4680      	mov	r8, r0
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	220a      	movs	r2, #10
 8008c0e:	4620      	mov	r0, r4
 8008c10:	f000 fafc 	bl	800920c <__multadd>
 8008c14:	4607      	mov	r7, r0
 8008c16:	e7f1      	b.n	8008bfc <_dtoa_r+0xb04>
 8008c18:	9b03      	ldr	r3, [sp, #12]
 8008c1a:	9302      	str	r3, [sp, #8]
 8008c1c:	9d01      	ldr	r5, [sp, #4]
 8008c1e:	ee18 0a10 	vmov	r0, s16
 8008c22:	4631      	mov	r1, r6
 8008c24:	f7ff f9da 	bl	8007fdc <quorem>
 8008c28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c2c:	9b01      	ldr	r3, [sp, #4]
 8008c2e:	f805 ab01 	strb.w	sl, [r5], #1
 8008c32:	1aea      	subs	r2, r5, r3
 8008c34:	9b02      	ldr	r3, [sp, #8]
 8008c36:	4293      	cmp	r3, r2
 8008c38:	dd09      	ble.n	8008c4e <_dtoa_r+0xb56>
 8008c3a:	ee18 1a10 	vmov	r1, s16
 8008c3e:	2300      	movs	r3, #0
 8008c40:	220a      	movs	r2, #10
 8008c42:	4620      	mov	r0, r4
 8008c44:	f000 fae2 	bl	800920c <__multadd>
 8008c48:	ee08 0a10 	vmov	s16, r0
 8008c4c:	e7e7      	b.n	8008c1e <_dtoa_r+0xb26>
 8008c4e:	9b02      	ldr	r3, [sp, #8]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	bfc8      	it	gt
 8008c54:	461d      	movgt	r5, r3
 8008c56:	9b01      	ldr	r3, [sp, #4]
 8008c58:	bfd8      	it	le
 8008c5a:	2501      	movle	r5, #1
 8008c5c:	441d      	add	r5, r3
 8008c5e:	f04f 0800 	mov.w	r8, #0
 8008c62:	ee18 1a10 	vmov	r1, s16
 8008c66:	2201      	movs	r2, #1
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f000 fc7f 	bl	800956c <__lshift>
 8008c6e:	4631      	mov	r1, r6
 8008c70:	ee08 0a10 	vmov	s16, r0
 8008c74:	f000 fcea 	bl	800964c <__mcmp>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	dc91      	bgt.n	8008ba0 <_dtoa_r+0xaa8>
 8008c7c:	d102      	bne.n	8008c84 <_dtoa_r+0xb8c>
 8008c7e:	f01a 0f01 	tst.w	sl, #1
 8008c82:	d18d      	bne.n	8008ba0 <_dtoa_r+0xaa8>
 8008c84:	462b      	mov	r3, r5
 8008c86:	461d      	mov	r5, r3
 8008c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c8c:	2a30      	cmp	r2, #48	; 0x30
 8008c8e:	d0fa      	beq.n	8008c86 <_dtoa_r+0xb8e>
 8008c90:	e6d7      	b.n	8008a42 <_dtoa_r+0x94a>
 8008c92:	9a01      	ldr	r2, [sp, #4]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d184      	bne.n	8008ba2 <_dtoa_r+0xaaa>
 8008c98:	9b00      	ldr	r3, [sp, #0]
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	2331      	movs	r3, #49	; 0x31
 8008ca0:	7013      	strb	r3, [r2, #0]
 8008ca2:	e6ce      	b.n	8008a42 <_dtoa_r+0x94a>
 8008ca4:	4b09      	ldr	r3, [pc, #36]	; (8008ccc <_dtoa_r+0xbd4>)
 8008ca6:	f7ff ba95 	b.w	80081d4 <_dtoa_r+0xdc>
 8008caa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f47f aa6e 	bne.w	800818e <_dtoa_r+0x96>
 8008cb2:	4b07      	ldr	r3, [pc, #28]	; (8008cd0 <_dtoa_r+0xbd8>)
 8008cb4:	f7ff ba8e 	b.w	80081d4 <_dtoa_r+0xdc>
 8008cb8:	9b02      	ldr	r3, [sp, #8]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	dcae      	bgt.n	8008c1c <_dtoa_r+0xb24>
 8008cbe:	9b06      	ldr	r3, [sp, #24]
 8008cc0:	2b02      	cmp	r3, #2
 8008cc2:	f73f aea8 	bgt.w	8008a16 <_dtoa_r+0x91e>
 8008cc6:	e7a9      	b.n	8008c1c <_dtoa_r+0xb24>
 8008cc8:	0800a1cf 	.word	0x0800a1cf
 8008ccc:	0800a12c 	.word	0x0800a12c
 8008cd0:	0800a150 	.word	0x0800a150

08008cd4 <__sflush_r>:
 8008cd4:	898a      	ldrh	r2, [r1, #12]
 8008cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cda:	4605      	mov	r5, r0
 8008cdc:	0710      	lsls	r0, r2, #28
 8008cde:	460c      	mov	r4, r1
 8008ce0:	d458      	bmi.n	8008d94 <__sflush_r+0xc0>
 8008ce2:	684b      	ldr	r3, [r1, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	dc05      	bgt.n	8008cf4 <__sflush_r+0x20>
 8008ce8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	dc02      	bgt.n	8008cf4 <__sflush_r+0x20>
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cf6:	2e00      	cmp	r6, #0
 8008cf8:	d0f9      	beq.n	8008cee <__sflush_r+0x1a>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d00:	682f      	ldr	r7, [r5, #0]
 8008d02:	602b      	str	r3, [r5, #0]
 8008d04:	d032      	beq.n	8008d6c <__sflush_r+0x98>
 8008d06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	075a      	lsls	r2, r3, #29
 8008d0c:	d505      	bpl.n	8008d1a <__sflush_r+0x46>
 8008d0e:	6863      	ldr	r3, [r4, #4]
 8008d10:	1ac0      	subs	r0, r0, r3
 8008d12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d14:	b10b      	cbz	r3, 8008d1a <__sflush_r+0x46>
 8008d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d18:	1ac0      	subs	r0, r0, r3
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d20:	6a21      	ldr	r1, [r4, #32]
 8008d22:	4628      	mov	r0, r5
 8008d24:	47b0      	blx	r6
 8008d26:	1c43      	adds	r3, r0, #1
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	d106      	bne.n	8008d3a <__sflush_r+0x66>
 8008d2c:	6829      	ldr	r1, [r5, #0]
 8008d2e:	291d      	cmp	r1, #29
 8008d30:	d82c      	bhi.n	8008d8c <__sflush_r+0xb8>
 8008d32:	4a2a      	ldr	r2, [pc, #168]	; (8008ddc <__sflush_r+0x108>)
 8008d34:	40ca      	lsrs	r2, r1
 8008d36:	07d6      	lsls	r6, r2, #31
 8008d38:	d528      	bpl.n	8008d8c <__sflush_r+0xb8>
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	6062      	str	r2, [r4, #4]
 8008d3e:	04d9      	lsls	r1, r3, #19
 8008d40:	6922      	ldr	r2, [r4, #16]
 8008d42:	6022      	str	r2, [r4, #0]
 8008d44:	d504      	bpl.n	8008d50 <__sflush_r+0x7c>
 8008d46:	1c42      	adds	r2, r0, #1
 8008d48:	d101      	bne.n	8008d4e <__sflush_r+0x7a>
 8008d4a:	682b      	ldr	r3, [r5, #0]
 8008d4c:	b903      	cbnz	r3, 8008d50 <__sflush_r+0x7c>
 8008d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8008d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d52:	602f      	str	r7, [r5, #0]
 8008d54:	2900      	cmp	r1, #0
 8008d56:	d0ca      	beq.n	8008cee <__sflush_r+0x1a>
 8008d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d5c:	4299      	cmp	r1, r3
 8008d5e:	d002      	beq.n	8008d66 <__sflush_r+0x92>
 8008d60:	4628      	mov	r0, r5
 8008d62:	f000 fd8b 	bl	800987c <_free_r>
 8008d66:	2000      	movs	r0, #0
 8008d68:	6360      	str	r0, [r4, #52]	; 0x34
 8008d6a:	e7c1      	b.n	8008cf0 <__sflush_r+0x1c>
 8008d6c:	6a21      	ldr	r1, [r4, #32]
 8008d6e:	2301      	movs	r3, #1
 8008d70:	4628      	mov	r0, r5
 8008d72:	47b0      	blx	r6
 8008d74:	1c41      	adds	r1, r0, #1
 8008d76:	d1c7      	bne.n	8008d08 <__sflush_r+0x34>
 8008d78:	682b      	ldr	r3, [r5, #0]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0c4      	beq.n	8008d08 <__sflush_r+0x34>
 8008d7e:	2b1d      	cmp	r3, #29
 8008d80:	d001      	beq.n	8008d86 <__sflush_r+0xb2>
 8008d82:	2b16      	cmp	r3, #22
 8008d84:	d101      	bne.n	8008d8a <__sflush_r+0xb6>
 8008d86:	602f      	str	r7, [r5, #0]
 8008d88:	e7b1      	b.n	8008cee <__sflush_r+0x1a>
 8008d8a:	89a3      	ldrh	r3, [r4, #12]
 8008d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d90:	81a3      	strh	r3, [r4, #12]
 8008d92:	e7ad      	b.n	8008cf0 <__sflush_r+0x1c>
 8008d94:	690f      	ldr	r7, [r1, #16]
 8008d96:	2f00      	cmp	r7, #0
 8008d98:	d0a9      	beq.n	8008cee <__sflush_r+0x1a>
 8008d9a:	0793      	lsls	r3, r2, #30
 8008d9c:	680e      	ldr	r6, [r1, #0]
 8008d9e:	bf08      	it	eq
 8008da0:	694b      	ldreq	r3, [r1, #20]
 8008da2:	600f      	str	r7, [r1, #0]
 8008da4:	bf18      	it	ne
 8008da6:	2300      	movne	r3, #0
 8008da8:	eba6 0807 	sub.w	r8, r6, r7
 8008dac:	608b      	str	r3, [r1, #8]
 8008dae:	f1b8 0f00 	cmp.w	r8, #0
 8008db2:	dd9c      	ble.n	8008cee <__sflush_r+0x1a>
 8008db4:	6a21      	ldr	r1, [r4, #32]
 8008db6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008db8:	4643      	mov	r3, r8
 8008dba:	463a      	mov	r2, r7
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	47b0      	blx	r6
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	dc06      	bgt.n	8008dd2 <__sflush_r+0xfe>
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dca:	81a3      	strh	r3, [r4, #12]
 8008dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd0:	e78e      	b.n	8008cf0 <__sflush_r+0x1c>
 8008dd2:	4407      	add	r7, r0
 8008dd4:	eba8 0800 	sub.w	r8, r8, r0
 8008dd8:	e7e9      	b.n	8008dae <__sflush_r+0xda>
 8008dda:	bf00      	nop
 8008ddc:	20400001 	.word	0x20400001

08008de0 <_fflush_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	690b      	ldr	r3, [r1, #16]
 8008de4:	4605      	mov	r5, r0
 8008de6:	460c      	mov	r4, r1
 8008de8:	b913      	cbnz	r3, 8008df0 <_fflush_r+0x10>
 8008dea:	2500      	movs	r5, #0
 8008dec:	4628      	mov	r0, r5
 8008dee:	bd38      	pop	{r3, r4, r5, pc}
 8008df0:	b118      	cbz	r0, 8008dfa <_fflush_r+0x1a>
 8008df2:	6983      	ldr	r3, [r0, #24]
 8008df4:	b90b      	cbnz	r3, 8008dfa <_fflush_r+0x1a>
 8008df6:	f000 f887 	bl	8008f08 <__sinit>
 8008dfa:	4b14      	ldr	r3, [pc, #80]	; (8008e4c <_fflush_r+0x6c>)
 8008dfc:	429c      	cmp	r4, r3
 8008dfe:	d11b      	bne.n	8008e38 <_fflush_r+0x58>
 8008e00:	686c      	ldr	r4, [r5, #4]
 8008e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0ef      	beq.n	8008dea <_fflush_r+0xa>
 8008e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e0c:	07d0      	lsls	r0, r2, #31
 8008e0e:	d404      	bmi.n	8008e1a <_fflush_r+0x3a>
 8008e10:	0599      	lsls	r1, r3, #22
 8008e12:	d402      	bmi.n	8008e1a <_fflush_r+0x3a>
 8008e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e16:	f000 f91a 	bl	800904e <__retarget_lock_acquire_recursive>
 8008e1a:	4628      	mov	r0, r5
 8008e1c:	4621      	mov	r1, r4
 8008e1e:	f7ff ff59 	bl	8008cd4 <__sflush_r>
 8008e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e24:	07da      	lsls	r2, r3, #31
 8008e26:	4605      	mov	r5, r0
 8008e28:	d4e0      	bmi.n	8008dec <_fflush_r+0xc>
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	059b      	lsls	r3, r3, #22
 8008e2e:	d4dd      	bmi.n	8008dec <_fflush_r+0xc>
 8008e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e32:	f000 f90d 	bl	8009050 <__retarget_lock_release_recursive>
 8008e36:	e7d9      	b.n	8008dec <_fflush_r+0xc>
 8008e38:	4b05      	ldr	r3, [pc, #20]	; (8008e50 <_fflush_r+0x70>)
 8008e3a:	429c      	cmp	r4, r3
 8008e3c:	d101      	bne.n	8008e42 <_fflush_r+0x62>
 8008e3e:	68ac      	ldr	r4, [r5, #8]
 8008e40:	e7df      	b.n	8008e02 <_fflush_r+0x22>
 8008e42:	4b04      	ldr	r3, [pc, #16]	; (8008e54 <_fflush_r+0x74>)
 8008e44:	429c      	cmp	r4, r3
 8008e46:	bf08      	it	eq
 8008e48:	68ec      	ldreq	r4, [r5, #12]
 8008e4a:	e7da      	b.n	8008e02 <_fflush_r+0x22>
 8008e4c:	0800a200 	.word	0x0800a200
 8008e50:	0800a220 	.word	0x0800a220
 8008e54:	0800a1e0 	.word	0x0800a1e0

08008e58 <std>:
 8008e58:	2300      	movs	r3, #0
 8008e5a:	b510      	push	{r4, lr}
 8008e5c:	4604      	mov	r4, r0
 8008e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8008e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e66:	6083      	str	r3, [r0, #8]
 8008e68:	8181      	strh	r1, [r0, #12]
 8008e6a:	6643      	str	r3, [r0, #100]	; 0x64
 8008e6c:	81c2      	strh	r2, [r0, #14]
 8008e6e:	6183      	str	r3, [r0, #24]
 8008e70:	4619      	mov	r1, r3
 8008e72:	2208      	movs	r2, #8
 8008e74:	305c      	adds	r0, #92	; 0x5c
 8008e76:	f7fe fb09 	bl	800748c <memset>
 8008e7a:	4b05      	ldr	r3, [pc, #20]	; (8008e90 <std+0x38>)
 8008e7c:	6263      	str	r3, [r4, #36]	; 0x24
 8008e7e:	4b05      	ldr	r3, [pc, #20]	; (8008e94 <std+0x3c>)
 8008e80:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e82:	4b05      	ldr	r3, [pc, #20]	; (8008e98 <std+0x40>)
 8008e84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e86:	4b05      	ldr	r3, [pc, #20]	; (8008e9c <std+0x44>)
 8008e88:	6224      	str	r4, [r4, #32]
 8008e8a:	6323      	str	r3, [r4, #48]	; 0x30
 8008e8c:	bd10      	pop	{r4, pc}
 8008e8e:	bf00      	nop
 8008e90:	08009d11 	.word	0x08009d11
 8008e94:	08009d33 	.word	0x08009d33
 8008e98:	08009d6b 	.word	0x08009d6b
 8008e9c:	08009d8f 	.word	0x08009d8f

08008ea0 <_cleanup_r>:
 8008ea0:	4901      	ldr	r1, [pc, #4]	; (8008ea8 <_cleanup_r+0x8>)
 8008ea2:	f000 b8af 	b.w	8009004 <_fwalk_reent>
 8008ea6:	bf00      	nop
 8008ea8:	08008de1 	.word	0x08008de1

08008eac <__sfmoreglue>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	2268      	movs	r2, #104	; 0x68
 8008eb0:	1e4d      	subs	r5, r1, #1
 8008eb2:	4355      	muls	r5, r2
 8008eb4:	460e      	mov	r6, r1
 8008eb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008eba:	f000 fd4b 	bl	8009954 <_malloc_r>
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	b140      	cbz	r0, 8008ed4 <__sfmoreglue+0x28>
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	e9c0 1600 	strd	r1, r6, [r0]
 8008ec8:	300c      	adds	r0, #12
 8008eca:	60a0      	str	r0, [r4, #8]
 8008ecc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ed0:	f7fe fadc 	bl	800748c <memset>
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	bd70      	pop	{r4, r5, r6, pc}

08008ed8 <__sfp_lock_acquire>:
 8008ed8:	4801      	ldr	r0, [pc, #4]	; (8008ee0 <__sfp_lock_acquire+0x8>)
 8008eda:	f000 b8b8 	b.w	800904e <__retarget_lock_acquire_recursive>
 8008ede:	bf00      	nop
 8008ee0:	20000745 	.word	0x20000745

08008ee4 <__sfp_lock_release>:
 8008ee4:	4801      	ldr	r0, [pc, #4]	; (8008eec <__sfp_lock_release+0x8>)
 8008ee6:	f000 b8b3 	b.w	8009050 <__retarget_lock_release_recursive>
 8008eea:	bf00      	nop
 8008eec:	20000745 	.word	0x20000745

08008ef0 <__sinit_lock_acquire>:
 8008ef0:	4801      	ldr	r0, [pc, #4]	; (8008ef8 <__sinit_lock_acquire+0x8>)
 8008ef2:	f000 b8ac 	b.w	800904e <__retarget_lock_acquire_recursive>
 8008ef6:	bf00      	nop
 8008ef8:	20000746 	.word	0x20000746

08008efc <__sinit_lock_release>:
 8008efc:	4801      	ldr	r0, [pc, #4]	; (8008f04 <__sinit_lock_release+0x8>)
 8008efe:	f000 b8a7 	b.w	8009050 <__retarget_lock_release_recursive>
 8008f02:	bf00      	nop
 8008f04:	20000746 	.word	0x20000746

08008f08 <__sinit>:
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	f7ff fff0 	bl	8008ef0 <__sinit_lock_acquire>
 8008f10:	69a3      	ldr	r3, [r4, #24]
 8008f12:	b11b      	cbz	r3, 8008f1c <__sinit+0x14>
 8008f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f18:	f7ff bff0 	b.w	8008efc <__sinit_lock_release>
 8008f1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f20:	6523      	str	r3, [r4, #80]	; 0x50
 8008f22:	4b13      	ldr	r3, [pc, #76]	; (8008f70 <__sinit+0x68>)
 8008f24:	4a13      	ldr	r2, [pc, #76]	; (8008f74 <__sinit+0x6c>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f2a:	42a3      	cmp	r3, r4
 8008f2c:	bf04      	itt	eq
 8008f2e:	2301      	moveq	r3, #1
 8008f30:	61a3      	streq	r3, [r4, #24]
 8008f32:	4620      	mov	r0, r4
 8008f34:	f000 f820 	bl	8008f78 <__sfp>
 8008f38:	6060      	str	r0, [r4, #4]
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 f81c 	bl	8008f78 <__sfp>
 8008f40:	60a0      	str	r0, [r4, #8]
 8008f42:	4620      	mov	r0, r4
 8008f44:	f000 f818 	bl	8008f78 <__sfp>
 8008f48:	2200      	movs	r2, #0
 8008f4a:	60e0      	str	r0, [r4, #12]
 8008f4c:	2104      	movs	r1, #4
 8008f4e:	6860      	ldr	r0, [r4, #4]
 8008f50:	f7ff ff82 	bl	8008e58 <std>
 8008f54:	68a0      	ldr	r0, [r4, #8]
 8008f56:	2201      	movs	r2, #1
 8008f58:	2109      	movs	r1, #9
 8008f5a:	f7ff ff7d 	bl	8008e58 <std>
 8008f5e:	68e0      	ldr	r0, [r4, #12]
 8008f60:	2202      	movs	r2, #2
 8008f62:	2112      	movs	r1, #18
 8008f64:	f7ff ff78 	bl	8008e58 <std>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	61a3      	str	r3, [r4, #24]
 8008f6c:	e7d2      	b.n	8008f14 <__sinit+0xc>
 8008f6e:	bf00      	nop
 8008f70:	0800a118 	.word	0x0800a118
 8008f74:	08008ea1 	.word	0x08008ea1

08008f78 <__sfp>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	4607      	mov	r7, r0
 8008f7c:	f7ff ffac 	bl	8008ed8 <__sfp_lock_acquire>
 8008f80:	4b1e      	ldr	r3, [pc, #120]	; (8008ffc <__sfp+0x84>)
 8008f82:	681e      	ldr	r6, [r3, #0]
 8008f84:	69b3      	ldr	r3, [r6, #24]
 8008f86:	b913      	cbnz	r3, 8008f8e <__sfp+0x16>
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f7ff ffbd 	bl	8008f08 <__sinit>
 8008f8e:	3648      	adds	r6, #72	; 0x48
 8008f90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f94:	3b01      	subs	r3, #1
 8008f96:	d503      	bpl.n	8008fa0 <__sfp+0x28>
 8008f98:	6833      	ldr	r3, [r6, #0]
 8008f9a:	b30b      	cbz	r3, 8008fe0 <__sfp+0x68>
 8008f9c:	6836      	ldr	r6, [r6, #0]
 8008f9e:	e7f7      	b.n	8008f90 <__sfp+0x18>
 8008fa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008fa4:	b9d5      	cbnz	r5, 8008fdc <__sfp+0x64>
 8008fa6:	4b16      	ldr	r3, [pc, #88]	; (8009000 <__sfp+0x88>)
 8008fa8:	60e3      	str	r3, [r4, #12]
 8008faa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fae:	6665      	str	r5, [r4, #100]	; 0x64
 8008fb0:	f000 f84c 	bl	800904c <__retarget_lock_init_recursive>
 8008fb4:	f7ff ff96 	bl	8008ee4 <__sfp_lock_release>
 8008fb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008fbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008fc0:	6025      	str	r5, [r4, #0]
 8008fc2:	61a5      	str	r5, [r4, #24]
 8008fc4:	2208      	movs	r2, #8
 8008fc6:	4629      	mov	r1, r5
 8008fc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008fcc:	f7fe fa5e 	bl	800748c <memset>
 8008fd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008fd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008fd8:	4620      	mov	r0, r4
 8008fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fdc:	3468      	adds	r4, #104	; 0x68
 8008fde:	e7d9      	b.n	8008f94 <__sfp+0x1c>
 8008fe0:	2104      	movs	r1, #4
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	f7ff ff62 	bl	8008eac <__sfmoreglue>
 8008fe8:	4604      	mov	r4, r0
 8008fea:	6030      	str	r0, [r6, #0]
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d1d5      	bne.n	8008f9c <__sfp+0x24>
 8008ff0:	f7ff ff78 	bl	8008ee4 <__sfp_lock_release>
 8008ff4:	230c      	movs	r3, #12
 8008ff6:	603b      	str	r3, [r7, #0]
 8008ff8:	e7ee      	b.n	8008fd8 <__sfp+0x60>
 8008ffa:	bf00      	nop
 8008ffc:	0800a118 	.word	0x0800a118
 8009000:	ffff0001 	.word	0xffff0001

08009004 <_fwalk_reent>:
 8009004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009008:	4606      	mov	r6, r0
 800900a:	4688      	mov	r8, r1
 800900c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009010:	2700      	movs	r7, #0
 8009012:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009016:	f1b9 0901 	subs.w	r9, r9, #1
 800901a:	d505      	bpl.n	8009028 <_fwalk_reent+0x24>
 800901c:	6824      	ldr	r4, [r4, #0]
 800901e:	2c00      	cmp	r4, #0
 8009020:	d1f7      	bne.n	8009012 <_fwalk_reent+0xe>
 8009022:	4638      	mov	r0, r7
 8009024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009028:	89ab      	ldrh	r3, [r5, #12]
 800902a:	2b01      	cmp	r3, #1
 800902c:	d907      	bls.n	800903e <_fwalk_reent+0x3a>
 800902e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009032:	3301      	adds	r3, #1
 8009034:	d003      	beq.n	800903e <_fwalk_reent+0x3a>
 8009036:	4629      	mov	r1, r5
 8009038:	4630      	mov	r0, r6
 800903a:	47c0      	blx	r8
 800903c:	4307      	orrs	r7, r0
 800903e:	3568      	adds	r5, #104	; 0x68
 8009040:	e7e9      	b.n	8009016 <_fwalk_reent+0x12>
	...

08009044 <_localeconv_r>:
 8009044:	4800      	ldr	r0, [pc, #0]	; (8009048 <_localeconv_r+0x4>)
 8009046:	4770      	bx	lr
 8009048:	20000168 	.word	0x20000168

0800904c <__retarget_lock_init_recursive>:
 800904c:	4770      	bx	lr

0800904e <__retarget_lock_acquire_recursive>:
 800904e:	4770      	bx	lr

08009050 <__retarget_lock_release_recursive>:
 8009050:	4770      	bx	lr

08009052 <__swhatbuf_r>:
 8009052:	b570      	push	{r4, r5, r6, lr}
 8009054:	460e      	mov	r6, r1
 8009056:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800905a:	2900      	cmp	r1, #0
 800905c:	b096      	sub	sp, #88	; 0x58
 800905e:	4614      	mov	r4, r2
 8009060:	461d      	mov	r5, r3
 8009062:	da08      	bge.n	8009076 <__swhatbuf_r+0x24>
 8009064:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	602a      	str	r2, [r5, #0]
 800906c:	061a      	lsls	r2, r3, #24
 800906e:	d410      	bmi.n	8009092 <__swhatbuf_r+0x40>
 8009070:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009074:	e00e      	b.n	8009094 <__swhatbuf_r+0x42>
 8009076:	466a      	mov	r2, sp
 8009078:	f000 fee0 	bl	8009e3c <_fstat_r>
 800907c:	2800      	cmp	r0, #0
 800907e:	dbf1      	blt.n	8009064 <__swhatbuf_r+0x12>
 8009080:	9a01      	ldr	r2, [sp, #4]
 8009082:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009086:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800908a:	425a      	negs	r2, r3
 800908c:	415a      	adcs	r2, r3
 800908e:	602a      	str	r2, [r5, #0]
 8009090:	e7ee      	b.n	8009070 <__swhatbuf_r+0x1e>
 8009092:	2340      	movs	r3, #64	; 0x40
 8009094:	2000      	movs	r0, #0
 8009096:	6023      	str	r3, [r4, #0]
 8009098:	b016      	add	sp, #88	; 0x58
 800909a:	bd70      	pop	{r4, r5, r6, pc}

0800909c <__smakebuf_r>:
 800909c:	898b      	ldrh	r3, [r1, #12]
 800909e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090a0:	079d      	lsls	r5, r3, #30
 80090a2:	4606      	mov	r6, r0
 80090a4:	460c      	mov	r4, r1
 80090a6:	d507      	bpl.n	80090b8 <__smakebuf_r+0x1c>
 80090a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	6123      	str	r3, [r4, #16]
 80090b0:	2301      	movs	r3, #1
 80090b2:	6163      	str	r3, [r4, #20]
 80090b4:	b002      	add	sp, #8
 80090b6:	bd70      	pop	{r4, r5, r6, pc}
 80090b8:	ab01      	add	r3, sp, #4
 80090ba:	466a      	mov	r2, sp
 80090bc:	f7ff ffc9 	bl	8009052 <__swhatbuf_r>
 80090c0:	9900      	ldr	r1, [sp, #0]
 80090c2:	4605      	mov	r5, r0
 80090c4:	4630      	mov	r0, r6
 80090c6:	f000 fc45 	bl	8009954 <_malloc_r>
 80090ca:	b948      	cbnz	r0, 80090e0 <__smakebuf_r+0x44>
 80090cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d0:	059a      	lsls	r2, r3, #22
 80090d2:	d4ef      	bmi.n	80090b4 <__smakebuf_r+0x18>
 80090d4:	f023 0303 	bic.w	r3, r3, #3
 80090d8:	f043 0302 	orr.w	r3, r3, #2
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	e7e3      	b.n	80090a8 <__smakebuf_r+0xc>
 80090e0:	4b0d      	ldr	r3, [pc, #52]	; (8009118 <__smakebuf_r+0x7c>)
 80090e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80090e4:	89a3      	ldrh	r3, [r4, #12]
 80090e6:	6020      	str	r0, [r4, #0]
 80090e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090ec:	81a3      	strh	r3, [r4, #12]
 80090ee:	9b00      	ldr	r3, [sp, #0]
 80090f0:	6163      	str	r3, [r4, #20]
 80090f2:	9b01      	ldr	r3, [sp, #4]
 80090f4:	6120      	str	r0, [r4, #16]
 80090f6:	b15b      	cbz	r3, 8009110 <__smakebuf_r+0x74>
 80090f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090fc:	4630      	mov	r0, r6
 80090fe:	f000 feaf 	bl	8009e60 <_isatty_r>
 8009102:	b128      	cbz	r0, 8009110 <__smakebuf_r+0x74>
 8009104:	89a3      	ldrh	r3, [r4, #12]
 8009106:	f023 0303 	bic.w	r3, r3, #3
 800910a:	f043 0301 	orr.w	r3, r3, #1
 800910e:	81a3      	strh	r3, [r4, #12]
 8009110:	89a0      	ldrh	r0, [r4, #12]
 8009112:	4305      	orrs	r5, r0
 8009114:	81a5      	strh	r5, [r4, #12]
 8009116:	e7cd      	b.n	80090b4 <__smakebuf_r+0x18>
 8009118:	08008ea1 	.word	0x08008ea1

0800911c <malloc>:
 800911c:	4b02      	ldr	r3, [pc, #8]	; (8009128 <malloc+0xc>)
 800911e:	4601      	mov	r1, r0
 8009120:	6818      	ldr	r0, [r3, #0]
 8009122:	f000 bc17 	b.w	8009954 <_malloc_r>
 8009126:	bf00      	nop
 8009128:	20000014 	.word	0x20000014

0800912c <memcpy>:
 800912c:	440a      	add	r2, r1
 800912e:	4291      	cmp	r1, r2
 8009130:	f100 33ff 	add.w	r3, r0, #4294967295
 8009134:	d100      	bne.n	8009138 <memcpy+0xc>
 8009136:	4770      	bx	lr
 8009138:	b510      	push	{r4, lr}
 800913a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800913e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009142:	4291      	cmp	r1, r2
 8009144:	d1f9      	bne.n	800913a <memcpy+0xe>
 8009146:	bd10      	pop	{r4, pc}

08009148 <_Balloc>:
 8009148:	b570      	push	{r4, r5, r6, lr}
 800914a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800914c:	4604      	mov	r4, r0
 800914e:	460d      	mov	r5, r1
 8009150:	b976      	cbnz	r6, 8009170 <_Balloc+0x28>
 8009152:	2010      	movs	r0, #16
 8009154:	f7ff ffe2 	bl	800911c <malloc>
 8009158:	4602      	mov	r2, r0
 800915a:	6260      	str	r0, [r4, #36]	; 0x24
 800915c:	b920      	cbnz	r0, 8009168 <_Balloc+0x20>
 800915e:	4b18      	ldr	r3, [pc, #96]	; (80091c0 <_Balloc+0x78>)
 8009160:	4818      	ldr	r0, [pc, #96]	; (80091c4 <_Balloc+0x7c>)
 8009162:	2166      	movs	r1, #102	; 0x66
 8009164:	f000 fe2a 	bl	8009dbc <__assert_func>
 8009168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800916c:	6006      	str	r6, [r0, #0]
 800916e:	60c6      	str	r6, [r0, #12]
 8009170:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009172:	68f3      	ldr	r3, [r6, #12]
 8009174:	b183      	cbz	r3, 8009198 <_Balloc+0x50>
 8009176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800917e:	b9b8      	cbnz	r0, 80091b0 <_Balloc+0x68>
 8009180:	2101      	movs	r1, #1
 8009182:	fa01 f605 	lsl.w	r6, r1, r5
 8009186:	1d72      	adds	r2, r6, #5
 8009188:	0092      	lsls	r2, r2, #2
 800918a:	4620      	mov	r0, r4
 800918c:	f000 fb60 	bl	8009850 <_calloc_r>
 8009190:	b160      	cbz	r0, 80091ac <_Balloc+0x64>
 8009192:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009196:	e00e      	b.n	80091b6 <_Balloc+0x6e>
 8009198:	2221      	movs	r2, #33	; 0x21
 800919a:	2104      	movs	r1, #4
 800919c:	4620      	mov	r0, r4
 800919e:	f000 fb57 	bl	8009850 <_calloc_r>
 80091a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091a4:	60f0      	str	r0, [r6, #12]
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1e4      	bne.n	8009176 <_Balloc+0x2e>
 80091ac:	2000      	movs	r0, #0
 80091ae:	bd70      	pop	{r4, r5, r6, pc}
 80091b0:	6802      	ldr	r2, [r0, #0]
 80091b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091b6:	2300      	movs	r3, #0
 80091b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091bc:	e7f7      	b.n	80091ae <_Balloc+0x66>
 80091be:	bf00      	nop
 80091c0:	0800a15d 	.word	0x0800a15d
 80091c4:	0800a240 	.word	0x0800a240

080091c8 <_Bfree>:
 80091c8:	b570      	push	{r4, r5, r6, lr}
 80091ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091cc:	4605      	mov	r5, r0
 80091ce:	460c      	mov	r4, r1
 80091d0:	b976      	cbnz	r6, 80091f0 <_Bfree+0x28>
 80091d2:	2010      	movs	r0, #16
 80091d4:	f7ff ffa2 	bl	800911c <malloc>
 80091d8:	4602      	mov	r2, r0
 80091da:	6268      	str	r0, [r5, #36]	; 0x24
 80091dc:	b920      	cbnz	r0, 80091e8 <_Bfree+0x20>
 80091de:	4b09      	ldr	r3, [pc, #36]	; (8009204 <_Bfree+0x3c>)
 80091e0:	4809      	ldr	r0, [pc, #36]	; (8009208 <_Bfree+0x40>)
 80091e2:	218a      	movs	r1, #138	; 0x8a
 80091e4:	f000 fdea 	bl	8009dbc <__assert_func>
 80091e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091ec:	6006      	str	r6, [r0, #0]
 80091ee:	60c6      	str	r6, [r0, #12]
 80091f0:	b13c      	cbz	r4, 8009202 <_Bfree+0x3a>
 80091f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80091f4:	6862      	ldr	r2, [r4, #4]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091fc:	6021      	str	r1, [r4, #0]
 80091fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009202:	bd70      	pop	{r4, r5, r6, pc}
 8009204:	0800a15d 	.word	0x0800a15d
 8009208:	0800a240 	.word	0x0800a240

0800920c <__multadd>:
 800920c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009210:	690d      	ldr	r5, [r1, #16]
 8009212:	4607      	mov	r7, r0
 8009214:	460c      	mov	r4, r1
 8009216:	461e      	mov	r6, r3
 8009218:	f101 0c14 	add.w	ip, r1, #20
 800921c:	2000      	movs	r0, #0
 800921e:	f8dc 3000 	ldr.w	r3, [ip]
 8009222:	b299      	uxth	r1, r3
 8009224:	fb02 6101 	mla	r1, r2, r1, r6
 8009228:	0c1e      	lsrs	r6, r3, #16
 800922a:	0c0b      	lsrs	r3, r1, #16
 800922c:	fb02 3306 	mla	r3, r2, r6, r3
 8009230:	b289      	uxth	r1, r1
 8009232:	3001      	adds	r0, #1
 8009234:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009238:	4285      	cmp	r5, r0
 800923a:	f84c 1b04 	str.w	r1, [ip], #4
 800923e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009242:	dcec      	bgt.n	800921e <__multadd+0x12>
 8009244:	b30e      	cbz	r6, 800928a <__multadd+0x7e>
 8009246:	68a3      	ldr	r3, [r4, #8]
 8009248:	42ab      	cmp	r3, r5
 800924a:	dc19      	bgt.n	8009280 <__multadd+0x74>
 800924c:	6861      	ldr	r1, [r4, #4]
 800924e:	4638      	mov	r0, r7
 8009250:	3101      	adds	r1, #1
 8009252:	f7ff ff79 	bl	8009148 <_Balloc>
 8009256:	4680      	mov	r8, r0
 8009258:	b928      	cbnz	r0, 8009266 <__multadd+0x5a>
 800925a:	4602      	mov	r2, r0
 800925c:	4b0c      	ldr	r3, [pc, #48]	; (8009290 <__multadd+0x84>)
 800925e:	480d      	ldr	r0, [pc, #52]	; (8009294 <__multadd+0x88>)
 8009260:	21b5      	movs	r1, #181	; 0xb5
 8009262:	f000 fdab 	bl	8009dbc <__assert_func>
 8009266:	6922      	ldr	r2, [r4, #16]
 8009268:	3202      	adds	r2, #2
 800926a:	f104 010c 	add.w	r1, r4, #12
 800926e:	0092      	lsls	r2, r2, #2
 8009270:	300c      	adds	r0, #12
 8009272:	f7ff ff5b 	bl	800912c <memcpy>
 8009276:	4621      	mov	r1, r4
 8009278:	4638      	mov	r0, r7
 800927a:	f7ff ffa5 	bl	80091c8 <_Bfree>
 800927e:	4644      	mov	r4, r8
 8009280:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009284:	3501      	adds	r5, #1
 8009286:	615e      	str	r6, [r3, #20]
 8009288:	6125      	str	r5, [r4, #16]
 800928a:	4620      	mov	r0, r4
 800928c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009290:	0800a1cf 	.word	0x0800a1cf
 8009294:	0800a240 	.word	0x0800a240

08009298 <__hi0bits>:
 8009298:	0c03      	lsrs	r3, r0, #16
 800929a:	041b      	lsls	r3, r3, #16
 800929c:	b9d3      	cbnz	r3, 80092d4 <__hi0bits+0x3c>
 800929e:	0400      	lsls	r0, r0, #16
 80092a0:	2310      	movs	r3, #16
 80092a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092a6:	bf04      	itt	eq
 80092a8:	0200      	lsleq	r0, r0, #8
 80092aa:	3308      	addeq	r3, #8
 80092ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092b0:	bf04      	itt	eq
 80092b2:	0100      	lsleq	r0, r0, #4
 80092b4:	3304      	addeq	r3, #4
 80092b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092ba:	bf04      	itt	eq
 80092bc:	0080      	lsleq	r0, r0, #2
 80092be:	3302      	addeq	r3, #2
 80092c0:	2800      	cmp	r0, #0
 80092c2:	db05      	blt.n	80092d0 <__hi0bits+0x38>
 80092c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092c8:	f103 0301 	add.w	r3, r3, #1
 80092cc:	bf08      	it	eq
 80092ce:	2320      	moveq	r3, #32
 80092d0:	4618      	mov	r0, r3
 80092d2:	4770      	bx	lr
 80092d4:	2300      	movs	r3, #0
 80092d6:	e7e4      	b.n	80092a2 <__hi0bits+0xa>

080092d8 <__lo0bits>:
 80092d8:	6803      	ldr	r3, [r0, #0]
 80092da:	f013 0207 	ands.w	r2, r3, #7
 80092de:	4601      	mov	r1, r0
 80092e0:	d00b      	beq.n	80092fa <__lo0bits+0x22>
 80092e2:	07da      	lsls	r2, r3, #31
 80092e4:	d423      	bmi.n	800932e <__lo0bits+0x56>
 80092e6:	0798      	lsls	r0, r3, #30
 80092e8:	bf49      	itett	mi
 80092ea:	085b      	lsrmi	r3, r3, #1
 80092ec:	089b      	lsrpl	r3, r3, #2
 80092ee:	2001      	movmi	r0, #1
 80092f0:	600b      	strmi	r3, [r1, #0]
 80092f2:	bf5c      	itt	pl
 80092f4:	600b      	strpl	r3, [r1, #0]
 80092f6:	2002      	movpl	r0, #2
 80092f8:	4770      	bx	lr
 80092fa:	b298      	uxth	r0, r3
 80092fc:	b9a8      	cbnz	r0, 800932a <__lo0bits+0x52>
 80092fe:	0c1b      	lsrs	r3, r3, #16
 8009300:	2010      	movs	r0, #16
 8009302:	b2da      	uxtb	r2, r3
 8009304:	b90a      	cbnz	r2, 800930a <__lo0bits+0x32>
 8009306:	3008      	adds	r0, #8
 8009308:	0a1b      	lsrs	r3, r3, #8
 800930a:	071a      	lsls	r2, r3, #28
 800930c:	bf04      	itt	eq
 800930e:	091b      	lsreq	r3, r3, #4
 8009310:	3004      	addeq	r0, #4
 8009312:	079a      	lsls	r2, r3, #30
 8009314:	bf04      	itt	eq
 8009316:	089b      	lsreq	r3, r3, #2
 8009318:	3002      	addeq	r0, #2
 800931a:	07da      	lsls	r2, r3, #31
 800931c:	d403      	bmi.n	8009326 <__lo0bits+0x4e>
 800931e:	085b      	lsrs	r3, r3, #1
 8009320:	f100 0001 	add.w	r0, r0, #1
 8009324:	d005      	beq.n	8009332 <__lo0bits+0x5a>
 8009326:	600b      	str	r3, [r1, #0]
 8009328:	4770      	bx	lr
 800932a:	4610      	mov	r0, r2
 800932c:	e7e9      	b.n	8009302 <__lo0bits+0x2a>
 800932e:	2000      	movs	r0, #0
 8009330:	4770      	bx	lr
 8009332:	2020      	movs	r0, #32
 8009334:	4770      	bx	lr
	...

08009338 <__i2b>:
 8009338:	b510      	push	{r4, lr}
 800933a:	460c      	mov	r4, r1
 800933c:	2101      	movs	r1, #1
 800933e:	f7ff ff03 	bl	8009148 <_Balloc>
 8009342:	4602      	mov	r2, r0
 8009344:	b928      	cbnz	r0, 8009352 <__i2b+0x1a>
 8009346:	4b05      	ldr	r3, [pc, #20]	; (800935c <__i2b+0x24>)
 8009348:	4805      	ldr	r0, [pc, #20]	; (8009360 <__i2b+0x28>)
 800934a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800934e:	f000 fd35 	bl	8009dbc <__assert_func>
 8009352:	2301      	movs	r3, #1
 8009354:	6144      	str	r4, [r0, #20]
 8009356:	6103      	str	r3, [r0, #16]
 8009358:	bd10      	pop	{r4, pc}
 800935a:	bf00      	nop
 800935c:	0800a1cf 	.word	0x0800a1cf
 8009360:	0800a240 	.word	0x0800a240

08009364 <__multiply>:
 8009364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009368:	4691      	mov	r9, r2
 800936a:	690a      	ldr	r2, [r1, #16]
 800936c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009370:	429a      	cmp	r2, r3
 8009372:	bfb8      	it	lt
 8009374:	460b      	movlt	r3, r1
 8009376:	460c      	mov	r4, r1
 8009378:	bfbc      	itt	lt
 800937a:	464c      	movlt	r4, r9
 800937c:	4699      	movlt	r9, r3
 800937e:	6927      	ldr	r7, [r4, #16]
 8009380:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009384:	68a3      	ldr	r3, [r4, #8]
 8009386:	6861      	ldr	r1, [r4, #4]
 8009388:	eb07 060a 	add.w	r6, r7, sl
 800938c:	42b3      	cmp	r3, r6
 800938e:	b085      	sub	sp, #20
 8009390:	bfb8      	it	lt
 8009392:	3101      	addlt	r1, #1
 8009394:	f7ff fed8 	bl	8009148 <_Balloc>
 8009398:	b930      	cbnz	r0, 80093a8 <__multiply+0x44>
 800939a:	4602      	mov	r2, r0
 800939c:	4b44      	ldr	r3, [pc, #272]	; (80094b0 <__multiply+0x14c>)
 800939e:	4845      	ldr	r0, [pc, #276]	; (80094b4 <__multiply+0x150>)
 80093a0:	f240 115d 	movw	r1, #349	; 0x15d
 80093a4:	f000 fd0a 	bl	8009dbc <__assert_func>
 80093a8:	f100 0514 	add.w	r5, r0, #20
 80093ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093b0:	462b      	mov	r3, r5
 80093b2:	2200      	movs	r2, #0
 80093b4:	4543      	cmp	r3, r8
 80093b6:	d321      	bcc.n	80093fc <__multiply+0x98>
 80093b8:	f104 0314 	add.w	r3, r4, #20
 80093bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093c0:	f109 0314 	add.w	r3, r9, #20
 80093c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093c8:	9202      	str	r2, [sp, #8]
 80093ca:	1b3a      	subs	r2, r7, r4
 80093cc:	3a15      	subs	r2, #21
 80093ce:	f022 0203 	bic.w	r2, r2, #3
 80093d2:	3204      	adds	r2, #4
 80093d4:	f104 0115 	add.w	r1, r4, #21
 80093d8:	428f      	cmp	r7, r1
 80093da:	bf38      	it	cc
 80093dc:	2204      	movcc	r2, #4
 80093de:	9201      	str	r2, [sp, #4]
 80093e0:	9a02      	ldr	r2, [sp, #8]
 80093e2:	9303      	str	r3, [sp, #12]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d80c      	bhi.n	8009402 <__multiply+0x9e>
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	dd03      	ble.n	80093f4 <__multiply+0x90>
 80093ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d05a      	beq.n	80094aa <__multiply+0x146>
 80093f4:	6106      	str	r6, [r0, #16]
 80093f6:	b005      	add	sp, #20
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	f843 2b04 	str.w	r2, [r3], #4
 8009400:	e7d8      	b.n	80093b4 <__multiply+0x50>
 8009402:	f8b3 a000 	ldrh.w	sl, [r3]
 8009406:	f1ba 0f00 	cmp.w	sl, #0
 800940a:	d024      	beq.n	8009456 <__multiply+0xf2>
 800940c:	f104 0e14 	add.w	lr, r4, #20
 8009410:	46a9      	mov	r9, r5
 8009412:	f04f 0c00 	mov.w	ip, #0
 8009416:	f85e 2b04 	ldr.w	r2, [lr], #4
 800941a:	f8d9 1000 	ldr.w	r1, [r9]
 800941e:	fa1f fb82 	uxth.w	fp, r2
 8009422:	b289      	uxth	r1, r1
 8009424:	fb0a 110b 	mla	r1, sl, fp, r1
 8009428:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800942c:	f8d9 2000 	ldr.w	r2, [r9]
 8009430:	4461      	add	r1, ip
 8009432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009436:	fb0a c20b 	mla	r2, sl, fp, ip
 800943a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800943e:	b289      	uxth	r1, r1
 8009440:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009444:	4577      	cmp	r7, lr
 8009446:	f849 1b04 	str.w	r1, [r9], #4
 800944a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800944e:	d8e2      	bhi.n	8009416 <__multiply+0xb2>
 8009450:	9a01      	ldr	r2, [sp, #4]
 8009452:	f845 c002 	str.w	ip, [r5, r2]
 8009456:	9a03      	ldr	r2, [sp, #12]
 8009458:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800945c:	3304      	adds	r3, #4
 800945e:	f1b9 0f00 	cmp.w	r9, #0
 8009462:	d020      	beq.n	80094a6 <__multiply+0x142>
 8009464:	6829      	ldr	r1, [r5, #0]
 8009466:	f104 0c14 	add.w	ip, r4, #20
 800946a:	46ae      	mov	lr, r5
 800946c:	f04f 0a00 	mov.w	sl, #0
 8009470:	f8bc b000 	ldrh.w	fp, [ip]
 8009474:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009478:	fb09 220b 	mla	r2, r9, fp, r2
 800947c:	4492      	add	sl, r2
 800947e:	b289      	uxth	r1, r1
 8009480:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009484:	f84e 1b04 	str.w	r1, [lr], #4
 8009488:	f85c 2b04 	ldr.w	r2, [ip], #4
 800948c:	f8be 1000 	ldrh.w	r1, [lr]
 8009490:	0c12      	lsrs	r2, r2, #16
 8009492:	fb09 1102 	mla	r1, r9, r2, r1
 8009496:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800949a:	4567      	cmp	r7, ip
 800949c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094a0:	d8e6      	bhi.n	8009470 <__multiply+0x10c>
 80094a2:	9a01      	ldr	r2, [sp, #4]
 80094a4:	50a9      	str	r1, [r5, r2]
 80094a6:	3504      	adds	r5, #4
 80094a8:	e79a      	b.n	80093e0 <__multiply+0x7c>
 80094aa:	3e01      	subs	r6, #1
 80094ac:	e79c      	b.n	80093e8 <__multiply+0x84>
 80094ae:	bf00      	nop
 80094b0:	0800a1cf 	.word	0x0800a1cf
 80094b4:	0800a240 	.word	0x0800a240

080094b8 <__pow5mult>:
 80094b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094bc:	4615      	mov	r5, r2
 80094be:	f012 0203 	ands.w	r2, r2, #3
 80094c2:	4606      	mov	r6, r0
 80094c4:	460f      	mov	r7, r1
 80094c6:	d007      	beq.n	80094d8 <__pow5mult+0x20>
 80094c8:	4c25      	ldr	r4, [pc, #148]	; (8009560 <__pow5mult+0xa8>)
 80094ca:	3a01      	subs	r2, #1
 80094cc:	2300      	movs	r3, #0
 80094ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d2:	f7ff fe9b 	bl	800920c <__multadd>
 80094d6:	4607      	mov	r7, r0
 80094d8:	10ad      	asrs	r5, r5, #2
 80094da:	d03d      	beq.n	8009558 <__pow5mult+0xa0>
 80094dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094de:	b97c      	cbnz	r4, 8009500 <__pow5mult+0x48>
 80094e0:	2010      	movs	r0, #16
 80094e2:	f7ff fe1b 	bl	800911c <malloc>
 80094e6:	4602      	mov	r2, r0
 80094e8:	6270      	str	r0, [r6, #36]	; 0x24
 80094ea:	b928      	cbnz	r0, 80094f8 <__pow5mult+0x40>
 80094ec:	4b1d      	ldr	r3, [pc, #116]	; (8009564 <__pow5mult+0xac>)
 80094ee:	481e      	ldr	r0, [pc, #120]	; (8009568 <__pow5mult+0xb0>)
 80094f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80094f4:	f000 fc62 	bl	8009dbc <__assert_func>
 80094f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094fc:	6004      	str	r4, [r0, #0]
 80094fe:	60c4      	str	r4, [r0, #12]
 8009500:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009508:	b94c      	cbnz	r4, 800951e <__pow5mult+0x66>
 800950a:	f240 2171 	movw	r1, #625	; 0x271
 800950e:	4630      	mov	r0, r6
 8009510:	f7ff ff12 	bl	8009338 <__i2b>
 8009514:	2300      	movs	r3, #0
 8009516:	f8c8 0008 	str.w	r0, [r8, #8]
 800951a:	4604      	mov	r4, r0
 800951c:	6003      	str	r3, [r0, #0]
 800951e:	f04f 0900 	mov.w	r9, #0
 8009522:	07eb      	lsls	r3, r5, #31
 8009524:	d50a      	bpl.n	800953c <__pow5mult+0x84>
 8009526:	4639      	mov	r1, r7
 8009528:	4622      	mov	r2, r4
 800952a:	4630      	mov	r0, r6
 800952c:	f7ff ff1a 	bl	8009364 <__multiply>
 8009530:	4639      	mov	r1, r7
 8009532:	4680      	mov	r8, r0
 8009534:	4630      	mov	r0, r6
 8009536:	f7ff fe47 	bl	80091c8 <_Bfree>
 800953a:	4647      	mov	r7, r8
 800953c:	106d      	asrs	r5, r5, #1
 800953e:	d00b      	beq.n	8009558 <__pow5mult+0xa0>
 8009540:	6820      	ldr	r0, [r4, #0]
 8009542:	b938      	cbnz	r0, 8009554 <__pow5mult+0x9c>
 8009544:	4622      	mov	r2, r4
 8009546:	4621      	mov	r1, r4
 8009548:	4630      	mov	r0, r6
 800954a:	f7ff ff0b 	bl	8009364 <__multiply>
 800954e:	6020      	str	r0, [r4, #0]
 8009550:	f8c0 9000 	str.w	r9, [r0]
 8009554:	4604      	mov	r4, r0
 8009556:	e7e4      	b.n	8009522 <__pow5mult+0x6a>
 8009558:	4638      	mov	r0, r7
 800955a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955e:	bf00      	nop
 8009560:	0800a390 	.word	0x0800a390
 8009564:	0800a15d 	.word	0x0800a15d
 8009568:	0800a240 	.word	0x0800a240

0800956c <__lshift>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	460c      	mov	r4, r1
 8009572:	6849      	ldr	r1, [r1, #4]
 8009574:	6923      	ldr	r3, [r4, #16]
 8009576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	4607      	mov	r7, r0
 800957e:	4691      	mov	r9, r2
 8009580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009584:	f108 0601 	add.w	r6, r8, #1
 8009588:	42b3      	cmp	r3, r6
 800958a:	db0b      	blt.n	80095a4 <__lshift+0x38>
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff fddb 	bl	8009148 <_Balloc>
 8009592:	4605      	mov	r5, r0
 8009594:	b948      	cbnz	r0, 80095aa <__lshift+0x3e>
 8009596:	4602      	mov	r2, r0
 8009598:	4b2a      	ldr	r3, [pc, #168]	; (8009644 <__lshift+0xd8>)
 800959a:	482b      	ldr	r0, [pc, #172]	; (8009648 <__lshift+0xdc>)
 800959c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095a0:	f000 fc0c 	bl	8009dbc <__assert_func>
 80095a4:	3101      	adds	r1, #1
 80095a6:	005b      	lsls	r3, r3, #1
 80095a8:	e7ee      	b.n	8009588 <__lshift+0x1c>
 80095aa:	2300      	movs	r3, #0
 80095ac:	f100 0114 	add.w	r1, r0, #20
 80095b0:	f100 0210 	add.w	r2, r0, #16
 80095b4:	4618      	mov	r0, r3
 80095b6:	4553      	cmp	r3, sl
 80095b8:	db37      	blt.n	800962a <__lshift+0xbe>
 80095ba:	6920      	ldr	r0, [r4, #16]
 80095bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095c0:	f104 0314 	add.w	r3, r4, #20
 80095c4:	f019 091f 	ands.w	r9, r9, #31
 80095c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80095d0:	d02f      	beq.n	8009632 <__lshift+0xc6>
 80095d2:	f1c9 0e20 	rsb	lr, r9, #32
 80095d6:	468a      	mov	sl, r1
 80095d8:	f04f 0c00 	mov.w	ip, #0
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	fa02 f209 	lsl.w	r2, r2, r9
 80095e2:	ea42 020c 	orr.w	r2, r2, ip
 80095e6:	f84a 2b04 	str.w	r2, [sl], #4
 80095ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ee:	4298      	cmp	r0, r3
 80095f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80095f4:	d8f2      	bhi.n	80095dc <__lshift+0x70>
 80095f6:	1b03      	subs	r3, r0, r4
 80095f8:	3b15      	subs	r3, #21
 80095fa:	f023 0303 	bic.w	r3, r3, #3
 80095fe:	3304      	adds	r3, #4
 8009600:	f104 0215 	add.w	r2, r4, #21
 8009604:	4290      	cmp	r0, r2
 8009606:	bf38      	it	cc
 8009608:	2304      	movcc	r3, #4
 800960a:	f841 c003 	str.w	ip, [r1, r3]
 800960e:	f1bc 0f00 	cmp.w	ip, #0
 8009612:	d001      	beq.n	8009618 <__lshift+0xac>
 8009614:	f108 0602 	add.w	r6, r8, #2
 8009618:	3e01      	subs	r6, #1
 800961a:	4638      	mov	r0, r7
 800961c:	612e      	str	r6, [r5, #16]
 800961e:	4621      	mov	r1, r4
 8009620:	f7ff fdd2 	bl	80091c8 <_Bfree>
 8009624:	4628      	mov	r0, r5
 8009626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800962a:	f842 0f04 	str.w	r0, [r2, #4]!
 800962e:	3301      	adds	r3, #1
 8009630:	e7c1      	b.n	80095b6 <__lshift+0x4a>
 8009632:	3904      	subs	r1, #4
 8009634:	f853 2b04 	ldr.w	r2, [r3], #4
 8009638:	f841 2f04 	str.w	r2, [r1, #4]!
 800963c:	4298      	cmp	r0, r3
 800963e:	d8f9      	bhi.n	8009634 <__lshift+0xc8>
 8009640:	e7ea      	b.n	8009618 <__lshift+0xac>
 8009642:	bf00      	nop
 8009644:	0800a1cf 	.word	0x0800a1cf
 8009648:	0800a240 	.word	0x0800a240

0800964c <__mcmp>:
 800964c:	b530      	push	{r4, r5, lr}
 800964e:	6902      	ldr	r2, [r0, #16]
 8009650:	690c      	ldr	r4, [r1, #16]
 8009652:	1b12      	subs	r2, r2, r4
 8009654:	d10e      	bne.n	8009674 <__mcmp+0x28>
 8009656:	f100 0314 	add.w	r3, r0, #20
 800965a:	3114      	adds	r1, #20
 800965c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009660:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009664:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009668:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800966c:	42a5      	cmp	r5, r4
 800966e:	d003      	beq.n	8009678 <__mcmp+0x2c>
 8009670:	d305      	bcc.n	800967e <__mcmp+0x32>
 8009672:	2201      	movs	r2, #1
 8009674:	4610      	mov	r0, r2
 8009676:	bd30      	pop	{r4, r5, pc}
 8009678:	4283      	cmp	r3, r0
 800967a:	d3f3      	bcc.n	8009664 <__mcmp+0x18>
 800967c:	e7fa      	b.n	8009674 <__mcmp+0x28>
 800967e:	f04f 32ff 	mov.w	r2, #4294967295
 8009682:	e7f7      	b.n	8009674 <__mcmp+0x28>

08009684 <__mdiff>:
 8009684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009688:	460c      	mov	r4, r1
 800968a:	4606      	mov	r6, r0
 800968c:	4611      	mov	r1, r2
 800968e:	4620      	mov	r0, r4
 8009690:	4690      	mov	r8, r2
 8009692:	f7ff ffdb 	bl	800964c <__mcmp>
 8009696:	1e05      	subs	r5, r0, #0
 8009698:	d110      	bne.n	80096bc <__mdiff+0x38>
 800969a:	4629      	mov	r1, r5
 800969c:	4630      	mov	r0, r6
 800969e:	f7ff fd53 	bl	8009148 <_Balloc>
 80096a2:	b930      	cbnz	r0, 80096b2 <__mdiff+0x2e>
 80096a4:	4b3a      	ldr	r3, [pc, #232]	; (8009790 <__mdiff+0x10c>)
 80096a6:	4602      	mov	r2, r0
 80096a8:	f240 2132 	movw	r1, #562	; 0x232
 80096ac:	4839      	ldr	r0, [pc, #228]	; (8009794 <__mdiff+0x110>)
 80096ae:	f000 fb85 	bl	8009dbc <__assert_func>
 80096b2:	2301      	movs	r3, #1
 80096b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096bc:	bfa4      	itt	ge
 80096be:	4643      	movge	r3, r8
 80096c0:	46a0      	movge	r8, r4
 80096c2:	4630      	mov	r0, r6
 80096c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096c8:	bfa6      	itte	ge
 80096ca:	461c      	movge	r4, r3
 80096cc:	2500      	movge	r5, #0
 80096ce:	2501      	movlt	r5, #1
 80096d0:	f7ff fd3a 	bl	8009148 <_Balloc>
 80096d4:	b920      	cbnz	r0, 80096e0 <__mdiff+0x5c>
 80096d6:	4b2e      	ldr	r3, [pc, #184]	; (8009790 <__mdiff+0x10c>)
 80096d8:	4602      	mov	r2, r0
 80096da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80096de:	e7e5      	b.n	80096ac <__mdiff+0x28>
 80096e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80096e4:	6926      	ldr	r6, [r4, #16]
 80096e6:	60c5      	str	r5, [r0, #12]
 80096e8:	f104 0914 	add.w	r9, r4, #20
 80096ec:	f108 0514 	add.w	r5, r8, #20
 80096f0:	f100 0e14 	add.w	lr, r0, #20
 80096f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80096f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80096fc:	f108 0210 	add.w	r2, r8, #16
 8009700:	46f2      	mov	sl, lr
 8009702:	2100      	movs	r1, #0
 8009704:	f859 3b04 	ldr.w	r3, [r9], #4
 8009708:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800970c:	fa1f f883 	uxth.w	r8, r3
 8009710:	fa11 f18b 	uxtah	r1, r1, fp
 8009714:	0c1b      	lsrs	r3, r3, #16
 8009716:	eba1 0808 	sub.w	r8, r1, r8
 800971a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800971e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009722:	fa1f f888 	uxth.w	r8, r8
 8009726:	1419      	asrs	r1, r3, #16
 8009728:	454e      	cmp	r6, r9
 800972a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800972e:	f84a 3b04 	str.w	r3, [sl], #4
 8009732:	d8e7      	bhi.n	8009704 <__mdiff+0x80>
 8009734:	1b33      	subs	r3, r6, r4
 8009736:	3b15      	subs	r3, #21
 8009738:	f023 0303 	bic.w	r3, r3, #3
 800973c:	3304      	adds	r3, #4
 800973e:	3415      	adds	r4, #21
 8009740:	42a6      	cmp	r6, r4
 8009742:	bf38      	it	cc
 8009744:	2304      	movcc	r3, #4
 8009746:	441d      	add	r5, r3
 8009748:	4473      	add	r3, lr
 800974a:	469e      	mov	lr, r3
 800974c:	462e      	mov	r6, r5
 800974e:	4566      	cmp	r6, ip
 8009750:	d30e      	bcc.n	8009770 <__mdiff+0xec>
 8009752:	f10c 0203 	add.w	r2, ip, #3
 8009756:	1b52      	subs	r2, r2, r5
 8009758:	f022 0203 	bic.w	r2, r2, #3
 800975c:	3d03      	subs	r5, #3
 800975e:	45ac      	cmp	ip, r5
 8009760:	bf38      	it	cc
 8009762:	2200      	movcc	r2, #0
 8009764:	441a      	add	r2, r3
 8009766:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800976a:	b17b      	cbz	r3, 800978c <__mdiff+0x108>
 800976c:	6107      	str	r7, [r0, #16]
 800976e:	e7a3      	b.n	80096b8 <__mdiff+0x34>
 8009770:	f856 8b04 	ldr.w	r8, [r6], #4
 8009774:	fa11 f288 	uxtah	r2, r1, r8
 8009778:	1414      	asrs	r4, r2, #16
 800977a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800977e:	b292      	uxth	r2, r2
 8009780:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009784:	f84e 2b04 	str.w	r2, [lr], #4
 8009788:	1421      	asrs	r1, r4, #16
 800978a:	e7e0      	b.n	800974e <__mdiff+0xca>
 800978c:	3f01      	subs	r7, #1
 800978e:	e7ea      	b.n	8009766 <__mdiff+0xe2>
 8009790:	0800a1cf 	.word	0x0800a1cf
 8009794:	0800a240 	.word	0x0800a240

08009798 <__d2b>:
 8009798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800979c:	4689      	mov	r9, r1
 800979e:	2101      	movs	r1, #1
 80097a0:	ec57 6b10 	vmov	r6, r7, d0
 80097a4:	4690      	mov	r8, r2
 80097a6:	f7ff fccf 	bl	8009148 <_Balloc>
 80097aa:	4604      	mov	r4, r0
 80097ac:	b930      	cbnz	r0, 80097bc <__d2b+0x24>
 80097ae:	4602      	mov	r2, r0
 80097b0:	4b25      	ldr	r3, [pc, #148]	; (8009848 <__d2b+0xb0>)
 80097b2:	4826      	ldr	r0, [pc, #152]	; (800984c <__d2b+0xb4>)
 80097b4:	f240 310a 	movw	r1, #778	; 0x30a
 80097b8:	f000 fb00 	bl	8009dbc <__assert_func>
 80097bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80097c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097c4:	bb35      	cbnz	r5, 8009814 <__d2b+0x7c>
 80097c6:	2e00      	cmp	r6, #0
 80097c8:	9301      	str	r3, [sp, #4]
 80097ca:	d028      	beq.n	800981e <__d2b+0x86>
 80097cc:	4668      	mov	r0, sp
 80097ce:	9600      	str	r6, [sp, #0]
 80097d0:	f7ff fd82 	bl	80092d8 <__lo0bits>
 80097d4:	9900      	ldr	r1, [sp, #0]
 80097d6:	b300      	cbz	r0, 800981a <__d2b+0x82>
 80097d8:	9a01      	ldr	r2, [sp, #4]
 80097da:	f1c0 0320 	rsb	r3, r0, #32
 80097de:	fa02 f303 	lsl.w	r3, r2, r3
 80097e2:	430b      	orrs	r3, r1
 80097e4:	40c2      	lsrs	r2, r0
 80097e6:	6163      	str	r3, [r4, #20]
 80097e8:	9201      	str	r2, [sp, #4]
 80097ea:	9b01      	ldr	r3, [sp, #4]
 80097ec:	61a3      	str	r3, [r4, #24]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	bf14      	ite	ne
 80097f2:	2202      	movne	r2, #2
 80097f4:	2201      	moveq	r2, #1
 80097f6:	6122      	str	r2, [r4, #16]
 80097f8:	b1d5      	cbz	r5, 8009830 <__d2b+0x98>
 80097fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80097fe:	4405      	add	r5, r0
 8009800:	f8c9 5000 	str.w	r5, [r9]
 8009804:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009808:	f8c8 0000 	str.w	r0, [r8]
 800980c:	4620      	mov	r0, r4
 800980e:	b003      	add	sp, #12
 8009810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009814:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009818:	e7d5      	b.n	80097c6 <__d2b+0x2e>
 800981a:	6161      	str	r1, [r4, #20]
 800981c:	e7e5      	b.n	80097ea <__d2b+0x52>
 800981e:	a801      	add	r0, sp, #4
 8009820:	f7ff fd5a 	bl	80092d8 <__lo0bits>
 8009824:	9b01      	ldr	r3, [sp, #4]
 8009826:	6163      	str	r3, [r4, #20]
 8009828:	2201      	movs	r2, #1
 800982a:	6122      	str	r2, [r4, #16]
 800982c:	3020      	adds	r0, #32
 800982e:	e7e3      	b.n	80097f8 <__d2b+0x60>
 8009830:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009834:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009838:	f8c9 0000 	str.w	r0, [r9]
 800983c:	6918      	ldr	r0, [r3, #16]
 800983e:	f7ff fd2b 	bl	8009298 <__hi0bits>
 8009842:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009846:	e7df      	b.n	8009808 <__d2b+0x70>
 8009848:	0800a1cf 	.word	0x0800a1cf
 800984c:	0800a240 	.word	0x0800a240

08009850 <_calloc_r>:
 8009850:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009852:	fba1 2402 	umull	r2, r4, r1, r2
 8009856:	b94c      	cbnz	r4, 800986c <_calloc_r+0x1c>
 8009858:	4611      	mov	r1, r2
 800985a:	9201      	str	r2, [sp, #4]
 800985c:	f000 f87a 	bl	8009954 <_malloc_r>
 8009860:	9a01      	ldr	r2, [sp, #4]
 8009862:	4605      	mov	r5, r0
 8009864:	b930      	cbnz	r0, 8009874 <_calloc_r+0x24>
 8009866:	4628      	mov	r0, r5
 8009868:	b003      	add	sp, #12
 800986a:	bd30      	pop	{r4, r5, pc}
 800986c:	220c      	movs	r2, #12
 800986e:	6002      	str	r2, [r0, #0]
 8009870:	2500      	movs	r5, #0
 8009872:	e7f8      	b.n	8009866 <_calloc_r+0x16>
 8009874:	4621      	mov	r1, r4
 8009876:	f7fd fe09 	bl	800748c <memset>
 800987a:	e7f4      	b.n	8009866 <_calloc_r+0x16>

0800987c <_free_r>:
 800987c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800987e:	2900      	cmp	r1, #0
 8009880:	d044      	beq.n	800990c <_free_r+0x90>
 8009882:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009886:	9001      	str	r0, [sp, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	f1a1 0404 	sub.w	r4, r1, #4
 800988e:	bfb8      	it	lt
 8009890:	18e4      	addlt	r4, r4, r3
 8009892:	f000 fb19 	bl	8009ec8 <__malloc_lock>
 8009896:	4a1e      	ldr	r2, [pc, #120]	; (8009910 <_free_r+0x94>)
 8009898:	9801      	ldr	r0, [sp, #4]
 800989a:	6813      	ldr	r3, [r2, #0]
 800989c:	b933      	cbnz	r3, 80098ac <_free_r+0x30>
 800989e:	6063      	str	r3, [r4, #4]
 80098a0:	6014      	str	r4, [r2, #0]
 80098a2:	b003      	add	sp, #12
 80098a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098a8:	f000 bb14 	b.w	8009ed4 <__malloc_unlock>
 80098ac:	42a3      	cmp	r3, r4
 80098ae:	d908      	bls.n	80098c2 <_free_r+0x46>
 80098b0:	6825      	ldr	r5, [r4, #0]
 80098b2:	1961      	adds	r1, r4, r5
 80098b4:	428b      	cmp	r3, r1
 80098b6:	bf01      	itttt	eq
 80098b8:	6819      	ldreq	r1, [r3, #0]
 80098ba:	685b      	ldreq	r3, [r3, #4]
 80098bc:	1949      	addeq	r1, r1, r5
 80098be:	6021      	streq	r1, [r4, #0]
 80098c0:	e7ed      	b.n	800989e <_free_r+0x22>
 80098c2:	461a      	mov	r2, r3
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	b10b      	cbz	r3, 80098cc <_free_r+0x50>
 80098c8:	42a3      	cmp	r3, r4
 80098ca:	d9fa      	bls.n	80098c2 <_free_r+0x46>
 80098cc:	6811      	ldr	r1, [r2, #0]
 80098ce:	1855      	adds	r5, r2, r1
 80098d0:	42a5      	cmp	r5, r4
 80098d2:	d10b      	bne.n	80098ec <_free_r+0x70>
 80098d4:	6824      	ldr	r4, [r4, #0]
 80098d6:	4421      	add	r1, r4
 80098d8:	1854      	adds	r4, r2, r1
 80098da:	42a3      	cmp	r3, r4
 80098dc:	6011      	str	r1, [r2, #0]
 80098de:	d1e0      	bne.n	80098a2 <_free_r+0x26>
 80098e0:	681c      	ldr	r4, [r3, #0]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	6053      	str	r3, [r2, #4]
 80098e6:	4421      	add	r1, r4
 80098e8:	6011      	str	r1, [r2, #0]
 80098ea:	e7da      	b.n	80098a2 <_free_r+0x26>
 80098ec:	d902      	bls.n	80098f4 <_free_r+0x78>
 80098ee:	230c      	movs	r3, #12
 80098f0:	6003      	str	r3, [r0, #0]
 80098f2:	e7d6      	b.n	80098a2 <_free_r+0x26>
 80098f4:	6825      	ldr	r5, [r4, #0]
 80098f6:	1961      	adds	r1, r4, r5
 80098f8:	428b      	cmp	r3, r1
 80098fa:	bf04      	itt	eq
 80098fc:	6819      	ldreq	r1, [r3, #0]
 80098fe:	685b      	ldreq	r3, [r3, #4]
 8009900:	6063      	str	r3, [r4, #4]
 8009902:	bf04      	itt	eq
 8009904:	1949      	addeq	r1, r1, r5
 8009906:	6021      	streq	r1, [r4, #0]
 8009908:	6054      	str	r4, [r2, #4]
 800990a:	e7ca      	b.n	80098a2 <_free_r+0x26>
 800990c:	b003      	add	sp, #12
 800990e:	bd30      	pop	{r4, r5, pc}
 8009910:	20000748 	.word	0x20000748

08009914 <sbrk_aligned>:
 8009914:	b570      	push	{r4, r5, r6, lr}
 8009916:	4e0e      	ldr	r6, [pc, #56]	; (8009950 <sbrk_aligned+0x3c>)
 8009918:	460c      	mov	r4, r1
 800991a:	6831      	ldr	r1, [r6, #0]
 800991c:	4605      	mov	r5, r0
 800991e:	b911      	cbnz	r1, 8009926 <sbrk_aligned+0x12>
 8009920:	f000 f9e6 	bl	8009cf0 <_sbrk_r>
 8009924:	6030      	str	r0, [r6, #0]
 8009926:	4621      	mov	r1, r4
 8009928:	4628      	mov	r0, r5
 800992a:	f000 f9e1 	bl	8009cf0 <_sbrk_r>
 800992e:	1c43      	adds	r3, r0, #1
 8009930:	d00a      	beq.n	8009948 <sbrk_aligned+0x34>
 8009932:	1cc4      	adds	r4, r0, #3
 8009934:	f024 0403 	bic.w	r4, r4, #3
 8009938:	42a0      	cmp	r0, r4
 800993a:	d007      	beq.n	800994c <sbrk_aligned+0x38>
 800993c:	1a21      	subs	r1, r4, r0
 800993e:	4628      	mov	r0, r5
 8009940:	f000 f9d6 	bl	8009cf0 <_sbrk_r>
 8009944:	3001      	adds	r0, #1
 8009946:	d101      	bne.n	800994c <sbrk_aligned+0x38>
 8009948:	f04f 34ff 	mov.w	r4, #4294967295
 800994c:	4620      	mov	r0, r4
 800994e:	bd70      	pop	{r4, r5, r6, pc}
 8009950:	2000074c 	.word	0x2000074c

08009954 <_malloc_r>:
 8009954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009958:	1ccd      	adds	r5, r1, #3
 800995a:	f025 0503 	bic.w	r5, r5, #3
 800995e:	3508      	adds	r5, #8
 8009960:	2d0c      	cmp	r5, #12
 8009962:	bf38      	it	cc
 8009964:	250c      	movcc	r5, #12
 8009966:	2d00      	cmp	r5, #0
 8009968:	4607      	mov	r7, r0
 800996a:	db01      	blt.n	8009970 <_malloc_r+0x1c>
 800996c:	42a9      	cmp	r1, r5
 800996e:	d905      	bls.n	800997c <_malloc_r+0x28>
 8009970:	230c      	movs	r3, #12
 8009972:	603b      	str	r3, [r7, #0]
 8009974:	2600      	movs	r6, #0
 8009976:	4630      	mov	r0, r6
 8009978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800997c:	4e2e      	ldr	r6, [pc, #184]	; (8009a38 <_malloc_r+0xe4>)
 800997e:	f000 faa3 	bl	8009ec8 <__malloc_lock>
 8009982:	6833      	ldr	r3, [r6, #0]
 8009984:	461c      	mov	r4, r3
 8009986:	bb34      	cbnz	r4, 80099d6 <_malloc_r+0x82>
 8009988:	4629      	mov	r1, r5
 800998a:	4638      	mov	r0, r7
 800998c:	f7ff ffc2 	bl	8009914 <sbrk_aligned>
 8009990:	1c43      	adds	r3, r0, #1
 8009992:	4604      	mov	r4, r0
 8009994:	d14d      	bne.n	8009a32 <_malloc_r+0xde>
 8009996:	6834      	ldr	r4, [r6, #0]
 8009998:	4626      	mov	r6, r4
 800999a:	2e00      	cmp	r6, #0
 800999c:	d140      	bne.n	8009a20 <_malloc_r+0xcc>
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	4631      	mov	r1, r6
 80099a2:	4638      	mov	r0, r7
 80099a4:	eb04 0803 	add.w	r8, r4, r3
 80099a8:	f000 f9a2 	bl	8009cf0 <_sbrk_r>
 80099ac:	4580      	cmp	r8, r0
 80099ae:	d13a      	bne.n	8009a26 <_malloc_r+0xd2>
 80099b0:	6821      	ldr	r1, [r4, #0]
 80099b2:	3503      	adds	r5, #3
 80099b4:	1a6d      	subs	r5, r5, r1
 80099b6:	f025 0503 	bic.w	r5, r5, #3
 80099ba:	3508      	adds	r5, #8
 80099bc:	2d0c      	cmp	r5, #12
 80099be:	bf38      	it	cc
 80099c0:	250c      	movcc	r5, #12
 80099c2:	4629      	mov	r1, r5
 80099c4:	4638      	mov	r0, r7
 80099c6:	f7ff ffa5 	bl	8009914 <sbrk_aligned>
 80099ca:	3001      	adds	r0, #1
 80099cc:	d02b      	beq.n	8009a26 <_malloc_r+0xd2>
 80099ce:	6823      	ldr	r3, [r4, #0]
 80099d0:	442b      	add	r3, r5
 80099d2:	6023      	str	r3, [r4, #0]
 80099d4:	e00e      	b.n	80099f4 <_malloc_r+0xa0>
 80099d6:	6822      	ldr	r2, [r4, #0]
 80099d8:	1b52      	subs	r2, r2, r5
 80099da:	d41e      	bmi.n	8009a1a <_malloc_r+0xc6>
 80099dc:	2a0b      	cmp	r2, #11
 80099de:	d916      	bls.n	8009a0e <_malloc_r+0xba>
 80099e0:	1961      	adds	r1, r4, r5
 80099e2:	42a3      	cmp	r3, r4
 80099e4:	6025      	str	r5, [r4, #0]
 80099e6:	bf18      	it	ne
 80099e8:	6059      	strne	r1, [r3, #4]
 80099ea:	6863      	ldr	r3, [r4, #4]
 80099ec:	bf08      	it	eq
 80099ee:	6031      	streq	r1, [r6, #0]
 80099f0:	5162      	str	r2, [r4, r5]
 80099f2:	604b      	str	r3, [r1, #4]
 80099f4:	4638      	mov	r0, r7
 80099f6:	f104 060b 	add.w	r6, r4, #11
 80099fa:	f000 fa6b 	bl	8009ed4 <__malloc_unlock>
 80099fe:	f026 0607 	bic.w	r6, r6, #7
 8009a02:	1d23      	adds	r3, r4, #4
 8009a04:	1af2      	subs	r2, r6, r3
 8009a06:	d0b6      	beq.n	8009976 <_malloc_r+0x22>
 8009a08:	1b9b      	subs	r3, r3, r6
 8009a0a:	50a3      	str	r3, [r4, r2]
 8009a0c:	e7b3      	b.n	8009976 <_malloc_r+0x22>
 8009a0e:	6862      	ldr	r2, [r4, #4]
 8009a10:	42a3      	cmp	r3, r4
 8009a12:	bf0c      	ite	eq
 8009a14:	6032      	streq	r2, [r6, #0]
 8009a16:	605a      	strne	r2, [r3, #4]
 8009a18:	e7ec      	b.n	80099f4 <_malloc_r+0xa0>
 8009a1a:	4623      	mov	r3, r4
 8009a1c:	6864      	ldr	r4, [r4, #4]
 8009a1e:	e7b2      	b.n	8009986 <_malloc_r+0x32>
 8009a20:	4634      	mov	r4, r6
 8009a22:	6876      	ldr	r6, [r6, #4]
 8009a24:	e7b9      	b.n	800999a <_malloc_r+0x46>
 8009a26:	230c      	movs	r3, #12
 8009a28:	603b      	str	r3, [r7, #0]
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f000 fa52 	bl	8009ed4 <__malloc_unlock>
 8009a30:	e7a1      	b.n	8009976 <_malloc_r+0x22>
 8009a32:	6025      	str	r5, [r4, #0]
 8009a34:	e7de      	b.n	80099f4 <_malloc_r+0xa0>
 8009a36:	bf00      	nop
 8009a38:	20000748 	.word	0x20000748

08009a3c <__sfputc_r>:
 8009a3c:	6893      	ldr	r3, [r2, #8]
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	b410      	push	{r4}
 8009a44:	6093      	str	r3, [r2, #8]
 8009a46:	da08      	bge.n	8009a5a <__sfputc_r+0x1e>
 8009a48:	6994      	ldr	r4, [r2, #24]
 8009a4a:	42a3      	cmp	r3, r4
 8009a4c:	db01      	blt.n	8009a52 <__sfputc_r+0x16>
 8009a4e:	290a      	cmp	r1, #10
 8009a50:	d103      	bne.n	8009a5a <__sfputc_r+0x1e>
 8009a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a56:	f7fe ba01 	b.w	8007e5c <__swbuf_r>
 8009a5a:	6813      	ldr	r3, [r2, #0]
 8009a5c:	1c58      	adds	r0, r3, #1
 8009a5e:	6010      	str	r0, [r2, #0]
 8009a60:	7019      	strb	r1, [r3, #0]
 8009a62:	4608      	mov	r0, r1
 8009a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a68:	4770      	bx	lr

08009a6a <__sfputs_r>:
 8009a6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6c:	4606      	mov	r6, r0
 8009a6e:	460f      	mov	r7, r1
 8009a70:	4614      	mov	r4, r2
 8009a72:	18d5      	adds	r5, r2, r3
 8009a74:	42ac      	cmp	r4, r5
 8009a76:	d101      	bne.n	8009a7c <__sfputs_r+0x12>
 8009a78:	2000      	movs	r0, #0
 8009a7a:	e007      	b.n	8009a8c <__sfputs_r+0x22>
 8009a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a80:	463a      	mov	r2, r7
 8009a82:	4630      	mov	r0, r6
 8009a84:	f7ff ffda 	bl	8009a3c <__sfputc_r>
 8009a88:	1c43      	adds	r3, r0, #1
 8009a8a:	d1f3      	bne.n	8009a74 <__sfputs_r+0xa>
 8009a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a90 <_vfiprintf_r>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	460d      	mov	r5, r1
 8009a96:	b09d      	sub	sp, #116	; 0x74
 8009a98:	4614      	mov	r4, r2
 8009a9a:	4698      	mov	r8, r3
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	b118      	cbz	r0, 8009aa8 <_vfiprintf_r+0x18>
 8009aa0:	6983      	ldr	r3, [r0, #24]
 8009aa2:	b90b      	cbnz	r3, 8009aa8 <_vfiprintf_r+0x18>
 8009aa4:	f7ff fa30 	bl	8008f08 <__sinit>
 8009aa8:	4b89      	ldr	r3, [pc, #548]	; (8009cd0 <_vfiprintf_r+0x240>)
 8009aaa:	429d      	cmp	r5, r3
 8009aac:	d11b      	bne.n	8009ae6 <_vfiprintf_r+0x56>
 8009aae:	6875      	ldr	r5, [r6, #4]
 8009ab0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ab2:	07d9      	lsls	r1, r3, #31
 8009ab4:	d405      	bmi.n	8009ac2 <_vfiprintf_r+0x32>
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	059a      	lsls	r2, r3, #22
 8009aba:	d402      	bmi.n	8009ac2 <_vfiprintf_r+0x32>
 8009abc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009abe:	f7ff fac6 	bl	800904e <__retarget_lock_acquire_recursive>
 8009ac2:	89ab      	ldrh	r3, [r5, #12]
 8009ac4:	071b      	lsls	r3, r3, #28
 8009ac6:	d501      	bpl.n	8009acc <_vfiprintf_r+0x3c>
 8009ac8:	692b      	ldr	r3, [r5, #16]
 8009aca:	b9eb      	cbnz	r3, 8009b08 <_vfiprintf_r+0x78>
 8009acc:	4629      	mov	r1, r5
 8009ace:	4630      	mov	r0, r6
 8009ad0:	f7fe fa16 	bl	8007f00 <__swsetup_r>
 8009ad4:	b1c0      	cbz	r0, 8009b08 <_vfiprintf_r+0x78>
 8009ad6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ad8:	07dc      	lsls	r4, r3, #31
 8009ada:	d50e      	bpl.n	8009afa <_vfiprintf_r+0x6a>
 8009adc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae0:	b01d      	add	sp, #116	; 0x74
 8009ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae6:	4b7b      	ldr	r3, [pc, #492]	; (8009cd4 <_vfiprintf_r+0x244>)
 8009ae8:	429d      	cmp	r5, r3
 8009aea:	d101      	bne.n	8009af0 <_vfiprintf_r+0x60>
 8009aec:	68b5      	ldr	r5, [r6, #8]
 8009aee:	e7df      	b.n	8009ab0 <_vfiprintf_r+0x20>
 8009af0:	4b79      	ldr	r3, [pc, #484]	; (8009cd8 <_vfiprintf_r+0x248>)
 8009af2:	429d      	cmp	r5, r3
 8009af4:	bf08      	it	eq
 8009af6:	68f5      	ldreq	r5, [r6, #12]
 8009af8:	e7da      	b.n	8009ab0 <_vfiprintf_r+0x20>
 8009afa:	89ab      	ldrh	r3, [r5, #12]
 8009afc:	0598      	lsls	r0, r3, #22
 8009afe:	d4ed      	bmi.n	8009adc <_vfiprintf_r+0x4c>
 8009b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b02:	f7ff faa5 	bl	8009050 <__retarget_lock_release_recursive>
 8009b06:	e7e9      	b.n	8009adc <_vfiprintf_r+0x4c>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b0c:	2320      	movs	r3, #32
 8009b0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b12:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b16:	2330      	movs	r3, #48	; 0x30
 8009b18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009cdc <_vfiprintf_r+0x24c>
 8009b1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b20:	f04f 0901 	mov.w	r9, #1
 8009b24:	4623      	mov	r3, r4
 8009b26:	469a      	mov	sl, r3
 8009b28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b2c:	b10a      	cbz	r2, 8009b32 <_vfiprintf_r+0xa2>
 8009b2e:	2a25      	cmp	r2, #37	; 0x25
 8009b30:	d1f9      	bne.n	8009b26 <_vfiprintf_r+0x96>
 8009b32:	ebba 0b04 	subs.w	fp, sl, r4
 8009b36:	d00b      	beq.n	8009b50 <_vfiprintf_r+0xc0>
 8009b38:	465b      	mov	r3, fp
 8009b3a:	4622      	mov	r2, r4
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	4630      	mov	r0, r6
 8009b40:	f7ff ff93 	bl	8009a6a <__sfputs_r>
 8009b44:	3001      	adds	r0, #1
 8009b46:	f000 80aa 	beq.w	8009c9e <_vfiprintf_r+0x20e>
 8009b4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b4c:	445a      	add	r2, fp
 8009b4e:	9209      	str	r2, [sp, #36]	; 0x24
 8009b50:	f89a 3000 	ldrb.w	r3, [sl]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f000 80a2 	beq.w	8009c9e <_vfiprintf_r+0x20e>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b64:	f10a 0a01 	add.w	sl, sl, #1
 8009b68:	9304      	str	r3, [sp, #16]
 8009b6a:	9307      	str	r3, [sp, #28]
 8009b6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b70:	931a      	str	r3, [sp, #104]	; 0x68
 8009b72:	4654      	mov	r4, sl
 8009b74:	2205      	movs	r2, #5
 8009b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7a:	4858      	ldr	r0, [pc, #352]	; (8009cdc <_vfiprintf_r+0x24c>)
 8009b7c:	f7f6 fb58 	bl	8000230 <memchr>
 8009b80:	9a04      	ldr	r2, [sp, #16]
 8009b82:	b9d8      	cbnz	r0, 8009bbc <_vfiprintf_r+0x12c>
 8009b84:	06d1      	lsls	r1, r2, #27
 8009b86:	bf44      	itt	mi
 8009b88:	2320      	movmi	r3, #32
 8009b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b8e:	0713      	lsls	r3, r2, #28
 8009b90:	bf44      	itt	mi
 8009b92:	232b      	movmi	r3, #43	; 0x2b
 8009b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b98:	f89a 3000 	ldrb.w	r3, [sl]
 8009b9c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b9e:	d015      	beq.n	8009bcc <_vfiprintf_r+0x13c>
 8009ba0:	9a07      	ldr	r2, [sp, #28]
 8009ba2:	4654      	mov	r4, sl
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	f04f 0c0a 	mov.w	ip, #10
 8009baa:	4621      	mov	r1, r4
 8009bac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bb0:	3b30      	subs	r3, #48	; 0x30
 8009bb2:	2b09      	cmp	r3, #9
 8009bb4:	d94e      	bls.n	8009c54 <_vfiprintf_r+0x1c4>
 8009bb6:	b1b0      	cbz	r0, 8009be6 <_vfiprintf_r+0x156>
 8009bb8:	9207      	str	r2, [sp, #28]
 8009bba:	e014      	b.n	8009be6 <_vfiprintf_r+0x156>
 8009bbc:	eba0 0308 	sub.w	r3, r0, r8
 8009bc0:	fa09 f303 	lsl.w	r3, r9, r3
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	9304      	str	r3, [sp, #16]
 8009bc8:	46a2      	mov	sl, r4
 8009bca:	e7d2      	b.n	8009b72 <_vfiprintf_r+0xe2>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	1d19      	adds	r1, r3, #4
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	9103      	str	r1, [sp, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	bfbb      	ittet	lt
 8009bd8:	425b      	neglt	r3, r3
 8009bda:	f042 0202 	orrlt.w	r2, r2, #2
 8009bde:	9307      	strge	r3, [sp, #28]
 8009be0:	9307      	strlt	r3, [sp, #28]
 8009be2:	bfb8      	it	lt
 8009be4:	9204      	strlt	r2, [sp, #16]
 8009be6:	7823      	ldrb	r3, [r4, #0]
 8009be8:	2b2e      	cmp	r3, #46	; 0x2e
 8009bea:	d10c      	bne.n	8009c06 <_vfiprintf_r+0x176>
 8009bec:	7863      	ldrb	r3, [r4, #1]
 8009bee:	2b2a      	cmp	r3, #42	; 0x2a
 8009bf0:	d135      	bne.n	8009c5e <_vfiprintf_r+0x1ce>
 8009bf2:	9b03      	ldr	r3, [sp, #12]
 8009bf4:	1d1a      	adds	r2, r3, #4
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	9203      	str	r2, [sp, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	bfb8      	it	lt
 8009bfe:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c02:	3402      	adds	r4, #2
 8009c04:	9305      	str	r3, [sp, #20]
 8009c06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009cec <_vfiprintf_r+0x25c>
 8009c0a:	7821      	ldrb	r1, [r4, #0]
 8009c0c:	2203      	movs	r2, #3
 8009c0e:	4650      	mov	r0, sl
 8009c10:	f7f6 fb0e 	bl	8000230 <memchr>
 8009c14:	b140      	cbz	r0, 8009c28 <_vfiprintf_r+0x198>
 8009c16:	2340      	movs	r3, #64	; 0x40
 8009c18:	eba0 000a 	sub.w	r0, r0, sl
 8009c1c:	fa03 f000 	lsl.w	r0, r3, r0
 8009c20:	9b04      	ldr	r3, [sp, #16]
 8009c22:	4303      	orrs	r3, r0
 8009c24:	3401      	adds	r4, #1
 8009c26:	9304      	str	r3, [sp, #16]
 8009c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2c:	482c      	ldr	r0, [pc, #176]	; (8009ce0 <_vfiprintf_r+0x250>)
 8009c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c32:	2206      	movs	r2, #6
 8009c34:	f7f6 fafc 	bl	8000230 <memchr>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d03f      	beq.n	8009cbc <_vfiprintf_r+0x22c>
 8009c3c:	4b29      	ldr	r3, [pc, #164]	; (8009ce4 <_vfiprintf_r+0x254>)
 8009c3e:	bb1b      	cbnz	r3, 8009c88 <_vfiprintf_r+0x1f8>
 8009c40:	9b03      	ldr	r3, [sp, #12]
 8009c42:	3307      	adds	r3, #7
 8009c44:	f023 0307 	bic.w	r3, r3, #7
 8009c48:	3308      	adds	r3, #8
 8009c4a:	9303      	str	r3, [sp, #12]
 8009c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c4e:	443b      	add	r3, r7
 8009c50:	9309      	str	r3, [sp, #36]	; 0x24
 8009c52:	e767      	b.n	8009b24 <_vfiprintf_r+0x94>
 8009c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c58:	460c      	mov	r4, r1
 8009c5a:	2001      	movs	r0, #1
 8009c5c:	e7a5      	b.n	8009baa <_vfiprintf_r+0x11a>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	3401      	adds	r4, #1
 8009c62:	9305      	str	r3, [sp, #20]
 8009c64:	4619      	mov	r1, r3
 8009c66:	f04f 0c0a 	mov.w	ip, #10
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c70:	3a30      	subs	r2, #48	; 0x30
 8009c72:	2a09      	cmp	r2, #9
 8009c74:	d903      	bls.n	8009c7e <_vfiprintf_r+0x1ee>
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d0c5      	beq.n	8009c06 <_vfiprintf_r+0x176>
 8009c7a:	9105      	str	r1, [sp, #20]
 8009c7c:	e7c3      	b.n	8009c06 <_vfiprintf_r+0x176>
 8009c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c82:	4604      	mov	r4, r0
 8009c84:	2301      	movs	r3, #1
 8009c86:	e7f0      	b.n	8009c6a <_vfiprintf_r+0x1da>
 8009c88:	ab03      	add	r3, sp, #12
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	462a      	mov	r2, r5
 8009c8e:	4b16      	ldr	r3, [pc, #88]	; (8009ce8 <_vfiprintf_r+0x258>)
 8009c90:	a904      	add	r1, sp, #16
 8009c92:	4630      	mov	r0, r6
 8009c94:	f7fd fca2 	bl	80075dc <_printf_float>
 8009c98:	4607      	mov	r7, r0
 8009c9a:	1c78      	adds	r0, r7, #1
 8009c9c:	d1d6      	bne.n	8009c4c <_vfiprintf_r+0x1bc>
 8009c9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ca0:	07d9      	lsls	r1, r3, #31
 8009ca2:	d405      	bmi.n	8009cb0 <_vfiprintf_r+0x220>
 8009ca4:	89ab      	ldrh	r3, [r5, #12]
 8009ca6:	059a      	lsls	r2, r3, #22
 8009ca8:	d402      	bmi.n	8009cb0 <_vfiprintf_r+0x220>
 8009caa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cac:	f7ff f9d0 	bl	8009050 <__retarget_lock_release_recursive>
 8009cb0:	89ab      	ldrh	r3, [r5, #12]
 8009cb2:	065b      	lsls	r3, r3, #25
 8009cb4:	f53f af12 	bmi.w	8009adc <_vfiprintf_r+0x4c>
 8009cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cba:	e711      	b.n	8009ae0 <_vfiprintf_r+0x50>
 8009cbc:	ab03      	add	r3, sp, #12
 8009cbe:	9300      	str	r3, [sp, #0]
 8009cc0:	462a      	mov	r2, r5
 8009cc2:	4b09      	ldr	r3, [pc, #36]	; (8009ce8 <_vfiprintf_r+0x258>)
 8009cc4:	a904      	add	r1, sp, #16
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	f7fd ff2c 	bl	8007b24 <_printf_i>
 8009ccc:	e7e4      	b.n	8009c98 <_vfiprintf_r+0x208>
 8009cce:	bf00      	nop
 8009cd0:	0800a200 	.word	0x0800a200
 8009cd4:	0800a220 	.word	0x0800a220
 8009cd8:	0800a1e0 	.word	0x0800a1e0
 8009cdc:	0800a39c 	.word	0x0800a39c
 8009ce0:	0800a3a6 	.word	0x0800a3a6
 8009ce4:	080075dd 	.word	0x080075dd
 8009ce8:	08009a6b 	.word	0x08009a6b
 8009cec:	0800a3a2 	.word	0x0800a3a2

08009cf0 <_sbrk_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4d06      	ldr	r5, [pc, #24]	; (8009d0c <_sbrk_r+0x1c>)
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	602b      	str	r3, [r5, #0]
 8009cfc:	f7f9 f8ac 	bl	8002e58 <_sbrk>
 8009d00:	1c43      	adds	r3, r0, #1
 8009d02:	d102      	bne.n	8009d0a <_sbrk_r+0x1a>
 8009d04:	682b      	ldr	r3, [r5, #0]
 8009d06:	b103      	cbz	r3, 8009d0a <_sbrk_r+0x1a>
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	bd38      	pop	{r3, r4, r5, pc}
 8009d0c:	20000750 	.word	0x20000750

08009d10 <__sread>:
 8009d10:	b510      	push	{r4, lr}
 8009d12:	460c      	mov	r4, r1
 8009d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d18:	f000 f8e2 	bl	8009ee0 <_read_r>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	bfab      	itete	ge
 8009d20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d22:	89a3      	ldrhlt	r3, [r4, #12]
 8009d24:	181b      	addge	r3, r3, r0
 8009d26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d2a:	bfac      	ite	ge
 8009d2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d2e:	81a3      	strhlt	r3, [r4, #12]
 8009d30:	bd10      	pop	{r4, pc}

08009d32 <__swrite>:
 8009d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d36:	461f      	mov	r7, r3
 8009d38:	898b      	ldrh	r3, [r1, #12]
 8009d3a:	05db      	lsls	r3, r3, #23
 8009d3c:	4605      	mov	r5, r0
 8009d3e:	460c      	mov	r4, r1
 8009d40:	4616      	mov	r6, r2
 8009d42:	d505      	bpl.n	8009d50 <__swrite+0x1e>
 8009d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d48:	2302      	movs	r3, #2
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	f000 f898 	bl	8009e80 <_lseek_r>
 8009d50:	89a3      	ldrh	r3, [r4, #12]
 8009d52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d5a:	81a3      	strh	r3, [r4, #12]
 8009d5c:	4632      	mov	r2, r6
 8009d5e:	463b      	mov	r3, r7
 8009d60:	4628      	mov	r0, r5
 8009d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d66:	f000 b817 	b.w	8009d98 <_write_r>

08009d6a <__sseek>:
 8009d6a:	b510      	push	{r4, lr}
 8009d6c:	460c      	mov	r4, r1
 8009d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d72:	f000 f885 	bl	8009e80 <_lseek_r>
 8009d76:	1c43      	adds	r3, r0, #1
 8009d78:	89a3      	ldrh	r3, [r4, #12]
 8009d7a:	bf15      	itete	ne
 8009d7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d86:	81a3      	strheq	r3, [r4, #12]
 8009d88:	bf18      	it	ne
 8009d8a:	81a3      	strhne	r3, [r4, #12]
 8009d8c:	bd10      	pop	{r4, pc}

08009d8e <__sclose>:
 8009d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d92:	f000 b831 	b.w	8009df8 <_close_r>
	...

08009d98 <_write_r>:
 8009d98:	b538      	push	{r3, r4, r5, lr}
 8009d9a:	4d07      	ldr	r5, [pc, #28]	; (8009db8 <_write_r+0x20>)
 8009d9c:	4604      	mov	r4, r0
 8009d9e:	4608      	mov	r0, r1
 8009da0:	4611      	mov	r1, r2
 8009da2:	2200      	movs	r2, #0
 8009da4:	602a      	str	r2, [r5, #0]
 8009da6:	461a      	mov	r2, r3
 8009da8:	f7f9 f805 	bl	8002db6 <_write>
 8009dac:	1c43      	adds	r3, r0, #1
 8009dae:	d102      	bne.n	8009db6 <_write_r+0x1e>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	b103      	cbz	r3, 8009db6 <_write_r+0x1e>
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	20000750 	.word	0x20000750

08009dbc <__assert_func>:
 8009dbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dbe:	4614      	mov	r4, r2
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	4b09      	ldr	r3, [pc, #36]	; (8009de8 <__assert_func+0x2c>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	68d8      	ldr	r0, [r3, #12]
 8009dca:	b14c      	cbz	r4, 8009de0 <__assert_func+0x24>
 8009dcc:	4b07      	ldr	r3, [pc, #28]	; (8009dec <__assert_func+0x30>)
 8009dce:	9100      	str	r1, [sp, #0]
 8009dd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009dd4:	4906      	ldr	r1, [pc, #24]	; (8009df0 <__assert_func+0x34>)
 8009dd6:	462b      	mov	r3, r5
 8009dd8:	f000 f81e 	bl	8009e18 <fiprintf>
 8009ddc:	f000 f89f 	bl	8009f1e <abort>
 8009de0:	4b04      	ldr	r3, [pc, #16]	; (8009df4 <__assert_func+0x38>)
 8009de2:	461c      	mov	r4, r3
 8009de4:	e7f3      	b.n	8009dce <__assert_func+0x12>
 8009de6:	bf00      	nop
 8009de8:	20000014 	.word	0x20000014
 8009dec:	0800a3ad 	.word	0x0800a3ad
 8009df0:	0800a3ba 	.word	0x0800a3ba
 8009df4:	0800a3e8 	.word	0x0800a3e8

08009df8 <_close_r>:
 8009df8:	b538      	push	{r3, r4, r5, lr}
 8009dfa:	4d06      	ldr	r5, [pc, #24]	; (8009e14 <_close_r+0x1c>)
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4604      	mov	r4, r0
 8009e00:	4608      	mov	r0, r1
 8009e02:	602b      	str	r3, [r5, #0]
 8009e04:	f7f8 fff3 	bl	8002dee <_close>
 8009e08:	1c43      	adds	r3, r0, #1
 8009e0a:	d102      	bne.n	8009e12 <_close_r+0x1a>
 8009e0c:	682b      	ldr	r3, [r5, #0]
 8009e0e:	b103      	cbz	r3, 8009e12 <_close_r+0x1a>
 8009e10:	6023      	str	r3, [r4, #0]
 8009e12:	bd38      	pop	{r3, r4, r5, pc}
 8009e14:	20000750 	.word	0x20000750

08009e18 <fiprintf>:
 8009e18:	b40e      	push	{r1, r2, r3}
 8009e1a:	b503      	push	{r0, r1, lr}
 8009e1c:	4601      	mov	r1, r0
 8009e1e:	ab03      	add	r3, sp, #12
 8009e20:	4805      	ldr	r0, [pc, #20]	; (8009e38 <fiprintf+0x20>)
 8009e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e26:	6800      	ldr	r0, [r0, #0]
 8009e28:	9301      	str	r3, [sp, #4]
 8009e2a:	f7ff fe31 	bl	8009a90 <_vfiprintf_r>
 8009e2e:	b002      	add	sp, #8
 8009e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e34:	b003      	add	sp, #12
 8009e36:	4770      	bx	lr
 8009e38:	20000014 	.word	0x20000014

08009e3c <_fstat_r>:
 8009e3c:	b538      	push	{r3, r4, r5, lr}
 8009e3e:	4d07      	ldr	r5, [pc, #28]	; (8009e5c <_fstat_r+0x20>)
 8009e40:	2300      	movs	r3, #0
 8009e42:	4604      	mov	r4, r0
 8009e44:	4608      	mov	r0, r1
 8009e46:	4611      	mov	r1, r2
 8009e48:	602b      	str	r3, [r5, #0]
 8009e4a:	f7f8 ffdc 	bl	8002e06 <_fstat>
 8009e4e:	1c43      	adds	r3, r0, #1
 8009e50:	d102      	bne.n	8009e58 <_fstat_r+0x1c>
 8009e52:	682b      	ldr	r3, [r5, #0]
 8009e54:	b103      	cbz	r3, 8009e58 <_fstat_r+0x1c>
 8009e56:	6023      	str	r3, [r4, #0]
 8009e58:	bd38      	pop	{r3, r4, r5, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20000750 	.word	0x20000750

08009e60 <_isatty_r>:
 8009e60:	b538      	push	{r3, r4, r5, lr}
 8009e62:	4d06      	ldr	r5, [pc, #24]	; (8009e7c <_isatty_r+0x1c>)
 8009e64:	2300      	movs	r3, #0
 8009e66:	4604      	mov	r4, r0
 8009e68:	4608      	mov	r0, r1
 8009e6a:	602b      	str	r3, [r5, #0]
 8009e6c:	f7f8 ffdb 	bl	8002e26 <_isatty>
 8009e70:	1c43      	adds	r3, r0, #1
 8009e72:	d102      	bne.n	8009e7a <_isatty_r+0x1a>
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	b103      	cbz	r3, 8009e7a <_isatty_r+0x1a>
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	bd38      	pop	{r3, r4, r5, pc}
 8009e7c:	20000750 	.word	0x20000750

08009e80 <_lseek_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	4d07      	ldr	r5, [pc, #28]	; (8009ea0 <_lseek_r+0x20>)
 8009e84:	4604      	mov	r4, r0
 8009e86:	4608      	mov	r0, r1
 8009e88:	4611      	mov	r1, r2
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	602a      	str	r2, [r5, #0]
 8009e8e:	461a      	mov	r2, r3
 8009e90:	f7f8 ffd4 	bl	8002e3c <_lseek>
 8009e94:	1c43      	adds	r3, r0, #1
 8009e96:	d102      	bne.n	8009e9e <_lseek_r+0x1e>
 8009e98:	682b      	ldr	r3, [r5, #0]
 8009e9a:	b103      	cbz	r3, 8009e9e <_lseek_r+0x1e>
 8009e9c:	6023      	str	r3, [r4, #0]
 8009e9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ea0:	20000750 	.word	0x20000750

08009ea4 <__ascii_mbtowc>:
 8009ea4:	b082      	sub	sp, #8
 8009ea6:	b901      	cbnz	r1, 8009eaa <__ascii_mbtowc+0x6>
 8009ea8:	a901      	add	r1, sp, #4
 8009eaa:	b142      	cbz	r2, 8009ebe <__ascii_mbtowc+0x1a>
 8009eac:	b14b      	cbz	r3, 8009ec2 <__ascii_mbtowc+0x1e>
 8009eae:	7813      	ldrb	r3, [r2, #0]
 8009eb0:	600b      	str	r3, [r1, #0]
 8009eb2:	7812      	ldrb	r2, [r2, #0]
 8009eb4:	1e10      	subs	r0, r2, #0
 8009eb6:	bf18      	it	ne
 8009eb8:	2001      	movne	r0, #1
 8009eba:	b002      	add	sp, #8
 8009ebc:	4770      	bx	lr
 8009ebe:	4610      	mov	r0, r2
 8009ec0:	e7fb      	b.n	8009eba <__ascii_mbtowc+0x16>
 8009ec2:	f06f 0001 	mvn.w	r0, #1
 8009ec6:	e7f8      	b.n	8009eba <__ascii_mbtowc+0x16>

08009ec8 <__malloc_lock>:
 8009ec8:	4801      	ldr	r0, [pc, #4]	; (8009ed0 <__malloc_lock+0x8>)
 8009eca:	f7ff b8c0 	b.w	800904e <__retarget_lock_acquire_recursive>
 8009ece:	bf00      	nop
 8009ed0:	20000744 	.word	0x20000744

08009ed4 <__malloc_unlock>:
 8009ed4:	4801      	ldr	r0, [pc, #4]	; (8009edc <__malloc_unlock+0x8>)
 8009ed6:	f7ff b8bb 	b.w	8009050 <__retarget_lock_release_recursive>
 8009eda:	bf00      	nop
 8009edc:	20000744 	.word	0x20000744

08009ee0 <_read_r>:
 8009ee0:	b538      	push	{r3, r4, r5, lr}
 8009ee2:	4d07      	ldr	r5, [pc, #28]	; (8009f00 <_read_r+0x20>)
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	4608      	mov	r0, r1
 8009ee8:	4611      	mov	r1, r2
 8009eea:	2200      	movs	r2, #0
 8009eec:	602a      	str	r2, [r5, #0]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	f7f8 ff44 	bl	8002d7c <_read>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_read_r+0x1e>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_read_r+0x1e>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	20000750 	.word	0x20000750

08009f04 <__ascii_wctomb>:
 8009f04:	b149      	cbz	r1, 8009f1a <__ascii_wctomb+0x16>
 8009f06:	2aff      	cmp	r2, #255	; 0xff
 8009f08:	bf85      	ittet	hi
 8009f0a:	238a      	movhi	r3, #138	; 0x8a
 8009f0c:	6003      	strhi	r3, [r0, #0]
 8009f0e:	700a      	strbls	r2, [r1, #0]
 8009f10:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f14:	bf98      	it	ls
 8009f16:	2001      	movls	r0, #1
 8009f18:	4770      	bx	lr
 8009f1a:	4608      	mov	r0, r1
 8009f1c:	4770      	bx	lr

08009f1e <abort>:
 8009f1e:	b508      	push	{r3, lr}
 8009f20:	2006      	movs	r0, #6
 8009f22:	f000 f82b 	bl	8009f7c <raise>
 8009f26:	2001      	movs	r0, #1
 8009f28:	f7f8 ff1e 	bl	8002d68 <_exit>

08009f2c <_raise_r>:
 8009f2c:	291f      	cmp	r1, #31
 8009f2e:	b538      	push	{r3, r4, r5, lr}
 8009f30:	4604      	mov	r4, r0
 8009f32:	460d      	mov	r5, r1
 8009f34:	d904      	bls.n	8009f40 <_raise_r+0x14>
 8009f36:	2316      	movs	r3, #22
 8009f38:	6003      	str	r3, [r0, #0]
 8009f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3e:	bd38      	pop	{r3, r4, r5, pc}
 8009f40:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009f42:	b112      	cbz	r2, 8009f4a <_raise_r+0x1e>
 8009f44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f48:	b94b      	cbnz	r3, 8009f5e <_raise_r+0x32>
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 f830 	bl	8009fb0 <_getpid_r>
 8009f50:	462a      	mov	r2, r5
 8009f52:	4601      	mov	r1, r0
 8009f54:	4620      	mov	r0, r4
 8009f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f5a:	f000 b817 	b.w	8009f8c <_kill_r>
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d00a      	beq.n	8009f78 <_raise_r+0x4c>
 8009f62:	1c59      	adds	r1, r3, #1
 8009f64:	d103      	bne.n	8009f6e <_raise_r+0x42>
 8009f66:	2316      	movs	r3, #22
 8009f68:	6003      	str	r3, [r0, #0]
 8009f6a:	2001      	movs	r0, #1
 8009f6c:	e7e7      	b.n	8009f3e <_raise_r+0x12>
 8009f6e:	2400      	movs	r4, #0
 8009f70:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f74:	4628      	mov	r0, r5
 8009f76:	4798      	blx	r3
 8009f78:	2000      	movs	r0, #0
 8009f7a:	e7e0      	b.n	8009f3e <_raise_r+0x12>

08009f7c <raise>:
 8009f7c:	4b02      	ldr	r3, [pc, #8]	; (8009f88 <raise+0xc>)
 8009f7e:	4601      	mov	r1, r0
 8009f80:	6818      	ldr	r0, [r3, #0]
 8009f82:	f7ff bfd3 	b.w	8009f2c <_raise_r>
 8009f86:	bf00      	nop
 8009f88:	20000014 	.word	0x20000014

08009f8c <_kill_r>:
 8009f8c:	b538      	push	{r3, r4, r5, lr}
 8009f8e:	4d07      	ldr	r5, [pc, #28]	; (8009fac <_kill_r+0x20>)
 8009f90:	2300      	movs	r3, #0
 8009f92:	4604      	mov	r4, r0
 8009f94:	4608      	mov	r0, r1
 8009f96:	4611      	mov	r1, r2
 8009f98:	602b      	str	r3, [r5, #0]
 8009f9a:	f7f8 fed5 	bl	8002d48 <_kill>
 8009f9e:	1c43      	adds	r3, r0, #1
 8009fa0:	d102      	bne.n	8009fa8 <_kill_r+0x1c>
 8009fa2:	682b      	ldr	r3, [r5, #0]
 8009fa4:	b103      	cbz	r3, 8009fa8 <_kill_r+0x1c>
 8009fa6:	6023      	str	r3, [r4, #0]
 8009fa8:	bd38      	pop	{r3, r4, r5, pc}
 8009faa:	bf00      	nop
 8009fac:	20000750 	.word	0x20000750

08009fb0 <_getpid_r>:
 8009fb0:	f7f8 bec2 	b.w	8002d38 <_getpid>

08009fb4 <_init>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	bf00      	nop
 8009fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fba:	bc08      	pop	{r3}
 8009fbc:	469e      	mov	lr, r3
 8009fbe:	4770      	bx	lr

08009fc0 <_fini>:
 8009fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fc2:	bf00      	nop
 8009fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fc6:	bc08      	pop	{r3}
 8009fc8:	469e      	mov	lr, r3
 8009fca:	4770      	bx	lr
