{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604826098460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826098475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:01:38 2020 " "Processing started: Sun Nov 08 17:01:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826098475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826098475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_m3_top -c soc_m3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826098475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604826099756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604826099756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7 " "Found entity 1: mybusmatrix5x7" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s6.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S6 " "Found entity 1: mybusmatrix5x7_op_S6" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S6.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S6.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s5.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S5 " "Found entity 1: mybusmatrix5x7_op_S5" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S5.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s4.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S4 " "Found entity 1: mybusmatrix5x7_op_S4" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S4.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S3 " "Found entity 1: mybusmatrix5x7_op_S3" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S3.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s2.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S2 " "Found entity 1: mybusmatrix5x7_op_S2" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S2.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S2.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S1 " "Found entity 1: mybusmatrix5x7_op_S1" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S1.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_op_S0 " "Found entity 1: mybusmatrix5x7_op_S0" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S0.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_lite " "Found entity 1: mybusmatrix5x7_lite" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_ip " "Found entity 1: mybusmatrix5x7_ip" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_ip.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_ip.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_default_slave " "Found entity 1: mybusmatrix5x7_default_slave" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m4.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_dec_M4 " "Found entity 1: mybusmatrix5x7_dec_M4" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M4.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m3.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_dec_M3 " "Found entity 1: mybusmatrix5x7_dec_M3" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M3.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m2.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_dec_M2 " "Found entity 1: mybusmatrix5x7_dec_M2" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M2.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m1.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_dec_M1 " "Found entity 1: mybusmatrix5x7_dec_M1" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M1.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m0.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_m0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_dec_M0 " "Found entity 1: mybusmatrix5x7_dec_M0" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M0.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s6.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S6 " "Found entity 1: mybusmatrix5x7_arb_S6" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s5.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S5 " "Found entity 1: mybusmatrix5x7_arb_S5" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s4.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S4 " "Found entity 1: mybusmatrix5x7_arb_S4" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S3 " "Found entity 1: mybusmatrix5x7_arb_S3" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s2.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S2 " "Found entity 1: mybusmatrix5x7_arb_S2" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S1 " "Found entity 1: mybusmatrix5x7_arb_S1" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmatrix5x7_arb_S0 " "Found entity 1: mybusmatrix5x7_arb_S0" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111504 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../1_rtl/ip/ahb_rom_sim.v " "Can't analyze file -- file ../1_rtl/ip/ahb_rom_sim.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604826111509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/rom/ahb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/rom/ahb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_rom " "Found entity 1: ahb_rom" {  } { { "../1_rtl/ip/rom/ahb_rom.v" "" { Text "D:/soc_m3/1_rtl/ip/rom/ahb_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/ahb_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/ahb_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_sram " "Found entity 1: ahb_sram" {  } { { "../1_rtl/ip/ahb_sram.v" "" { Text "D:/soc_m3/1_rtl/ip/ahb_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/apb_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/apb_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_reg " "Found entity 1: apb_reg" {  } { { "../1_rtl/ip/apb_reg.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_uart " "Found entity 1: apb_uart" {  } { { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_default_slave " "Found entity 1: ahb_default_slave" {  } { { "../1_rtl/ip/ahb_default_slave.v" "" { Text "D:/soc_m3/1_rtl/ip/ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/apb/apb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/apb/apb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_top " "Found entity 1: apb_top" {  } { { "../1_rtl/bus/apb/apb_top.v" "" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/apb/apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/apb/apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_slave_mux " "Found entity 1: apb_slave_mux" {  } { { "../1_rtl/bus/apb/apb_slave_mux.v" "" { Text "D:/soc_m3/1_rtl/bus/apb/apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/bus/apb/ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/bus/apb/ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_to_apb " "Found entity 1: ahb_to_apb" {  } { { "../1_rtl/bus/apb/ahb_to_apb.v" "" { Text "D:/soc_m3/1_rtl/bus/apb/ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/soc_m3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/soc_m3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_m3_top " "Found entity 1: soc_m3_top" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/rom/my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/rom/my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "../1_rtl/ip/rom/my_rom.v" "" { Text "D:/soc_m3/1_rtl/ip/rom/my_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/iobuf/iobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file /soc_m3/1_rtl/ip/iobuf/iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOBUF_iobuf_bidir_30p " "Found entity 1: IOBUF_iobuf_bidir_30p" {  } { { "../1_rtl/ip/iobuf/IOBUF.v" "" { Text "D:/soc_m3/1_rtl/ip/iobuf/IOBUF.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111880 ""} { "Info" "ISGN_ENTITY_NAME" "2 IOBUF " "Found entity 2: IOBUF" {  } { { "../1_rtl/ip/iobuf/IOBUF.v" "" { Text "D:/soc_m3/1_rtl/ip/iobuf/IOBUF.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc_m3/1_rtl/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /soc_m3/1_rtl/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../1_rtl/ip/pll/pll.v" "" { Text "D:/soc_m3/1_rtl/ip/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826111890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826111890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXEN apb_top.v(236) " "Verilog HDL Implicit Net warning at apb_top.v(236): created implicit net for \"TXEN\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826111891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BAUDTICK apb_top.v(237) " "Verilog HDL Implicit Net warning at apb_top.v(237): created implicit net for \"BAUDTICK\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826111891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_m3_top " "Elaborating entity \"soc_m3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604826112339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hmasterm soc_m3_top.v(275) " "Verilog HDL or VHDL warning at soc_m3_top.v(275): object \"hmasterm\" assigned a value but never read" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112341 "|soc_m3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hmasterx soc_m3_top.v(302) " "Verilog HDL or VHDL warning at soc_m3_top.v(302): object \"hmasterx\" assigned a value but never read" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112341 "|soc_m3_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "240 231 soc_m3_top.v(867) " "Verilog HDL assignment warning at soc_m3_top.v(867): truncated value with size 240 to match size of target (231)" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826112409 "|soc_m3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:synclock.pll " "Elaborating entity \"pll\" for hierarchy \"pll:synclock.pll\"" {  } { { "../1_rtl/soc_m3_top.v" "synclock.pll" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:synclock.pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:synclock.pll\|altpll:altpll_component\"" {  } { { "../1_rtl/ip/pll/pll.v" "altpll_component" { Text "D:/soc_m3/1_rtl/ip/pll/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:synclock.pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:synclock.pll\|altpll:altpll_component\"" {  } { { "../1_rtl/ip/pll/pll.v" "" { Text "D:/soc_m3/1_rtl/ip/pll/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:synclock.pll\|altpll:altpll_component " "Instantiated megafunction \"pll:synclock.pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826112652 ""}  } { { "../1_rtl/ip/pll/pll.v" "" { Text "D:/soc_m3/1_rtl/ip/pll/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826112652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826112737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826112737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBUF_iobuf_bidir_30p IOBUF_iobuf_bidir_30p:syniobuf.SWIOBUF " "Elaborating entity \"IOBUF_iobuf_bidir_30p\" for hierarchy \"IOBUF_iobuf_bidir_30p:syniobuf.SWIOBUF\"" {  } { { "../1_rtl/soc_m3_top.v" "syniobuf.SWIOBUF" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:m3_logic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:m3_logic\"" {  } { { "../1_rtl/soc_m3_top.v" "m3_logic" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826112807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112965 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112966 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112967 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112968 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112968 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112968 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604826112968 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113035 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113035 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113035 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113036 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113036 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113037 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113038 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113038 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113038 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113039 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113039 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113039 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113040 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113040 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113041 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113041 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113042 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113043 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113043 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113043 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113044 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604826113044 "|soc_m3_top|cortexm3ds_logic:m3_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_lite mybusmatrix5x7_lite:ahb_bus_5x7 " "Elaborating entity \"mybusmatrix5x7_lite\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\"" {  } { { "../1_rtl/soc_m3_top.v" "ahb_bus_5x7" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7 " "Elaborating entity \"mybusmatrix5x7\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v" "umybusmatrix5x7" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_lite.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115722 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK mybusmatrix5x7.v(591) " "Output port \"SCANOUTHCLK\" at mybusmatrix5x7.v(591) has no driver" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 591 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604826115744 "|soc_m3_top|mybusmatrix5x7_lite:ahb_bus_5x7|mybusmatrix5x7:umybusmatrix5x7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_ip mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_ip:u_mybusmatrix5x7_ip_0 " "Elaborating entity \"mybusmatrix5x7_ip\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_ip:u_mybusmatrix5x7_ip_0\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_ip_0" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_dec_M0 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M0:u_mybusmatrix5x7_dec_m0 " "Elaborating entity \"mybusmatrix5x7_dec_M0\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M0:u_mybusmatrix5x7_dec_m0\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_dec_m0" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_default_slave mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M0:u_mybusmatrix5x7_dec_m0\|mybusmatrix5x7_default_slave:u_mybusmatrix5x7_default_slave " "Elaborating entity \"mybusmatrix5x7_default_slave\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M0:u_mybusmatrix5x7_dec_m0\|mybusmatrix5x7_default_slave:u_mybusmatrix5x7_default_slave\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M0.v" "u_mybusmatrix5x7_default_slave" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_dec_M0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_dec_M1 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M1:u_mybusmatrix5x7_dec_m1 " "Elaborating entity \"mybusmatrix5x7_dec_M1\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M1:u_mybusmatrix5x7_dec_m1\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_dec_m1" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_dec_M2 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M2:u_mybusmatrix5x7_dec_m2 " "Elaborating entity \"mybusmatrix5x7_dec_M2\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M2:u_mybusmatrix5x7_dec_m2\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_dec_m2" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826115971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_dec_M3 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M3:u_mybusmatrix5x7_dec_m3 " "Elaborating entity \"mybusmatrix5x7_dec_M3\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M3:u_mybusmatrix5x7_dec_m3\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_dec_m3" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_dec_M4 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M4:u_mybusmatrix5x7_dec_m4 " "Elaborating entity \"mybusmatrix5x7_dec_M4\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_dec_M4:u_mybusmatrix5x7_dec_m4\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_dec_m4" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S0 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S0:u_mybusmatrix5x7_op_s0_0 " "Elaborating entity \"mybusmatrix5x7_op_S0\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S0:u_mybusmatrix5x7_op_s0_0\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s0_0" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S0 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S0:u_mybusmatrix5x7_op_s0_0\|mybusmatrix5x7_arb_S0:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S0\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S0:u_mybusmatrix5x7_op_s0_0\|mybusmatrix5x7_arb_S0:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S0.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S1 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S1:u_mybusmatrix5x7_op_s1_1 " "Elaborating entity \"mybusmatrix5x7_op_S1\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S1:u_mybusmatrix5x7_op_s1_1\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s1_1" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S1 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S1:u_mybusmatrix5x7_op_s1_1\|mybusmatrix5x7_arb_S1:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S1\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S1:u_mybusmatrix5x7_op_s1_1\|mybusmatrix5x7_arb_S1:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S1.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S1.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S2 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S2:u_mybusmatrix5x7_op_s2_2 " "Elaborating entity \"mybusmatrix5x7_op_S2\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S2:u_mybusmatrix5x7_op_s2_2\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s2_2" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S2 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S2:u_mybusmatrix5x7_op_s2_2\|mybusmatrix5x7_arb_S2:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S2\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S2:u_mybusmatrix5x7_op_s2_2\|mybusmatrix5x7_arb_S2:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S2.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S2.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S3 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S3:u_mybusmatrix5x7_op_s3_3 " "Elaborating entity \"mybusmatrix5x7_op_S3\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S3:u_mybusmatrix5x7_op_s3_3\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s3_3" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S3 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S3:u_mybusmatrix5x7_op_s3_3\|mybusmatrix5x7_arb_S3:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S3\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S3:u_mybusmatrix5x7_op_s3_3\|mybusmatrix5x7_arb_S3:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S3.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S3.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S4 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S4:u_mybusmatrix5x7_op_s4_4 " "Elaborating entity \"mybusmatrix5x7_op_S4\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S4:u_mybusmatrix5x7_op_s4_4\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s4_4" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S4 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S4:u_mybusmatrix5x7_op_s4_4\|mybusmatrix5x7_arb_S4:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S4\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S4:u_mybusmatrix5x7_op_s4_4\|mybusmatrix5x7_arb_S4:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S4.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S4.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S5 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S5:u_mybusmatrix5x7_op_s5_5 " "Elaborating entity \"mybusmatrix5x7_op_S5\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S5:u_mybusmatrix5x7_op_s5_5\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s5_5" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S5 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S5:u_mybusmatrix5x7_op_s5_5\|mybusmatrix5x7_arb_S5:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S5\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S5:u_mybusmatrix5x7_op_s5_5\|mybusmatrix5x7_arb_S5:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S5.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S5.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_op_S6 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S6:u_mybusmatrix5x7_op_s6_6 " "Elaborating entity \"mybusmatrix5x7_op_S6\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S6:u_mybusmatrix5x7_op_s6_6\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" "u_mybusmatrix5x7_op_s6_6" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmatrix5x7_arb_S6 mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S6:u_mybusmatrix5x7_op_s6_6\|mybusmatrix5x7_arb_S6:u_output_arb " "Elaborating entity \"mybusmatrix5x7_arb_S6\" for hierarchy \"mybusmatrix5x7_lite:ahb_bus_5x7\|mybusmatrix5x7:umybusmatrix5x7\|mybusmatrix5x7_op_S6:u_mybusmatrix5x7_op_s6_6\|mybusmatrix5x7_arb_S6:u_output_arb\"" {  } { { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S6.v" "u_output_arb" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_op_S6.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_rom ahb_rom:ahb_slave0_m3_rom " "Elaborating entity \"ahb_rom\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\"" {  } { { "../1_rtl/soc_m3_top.v" "ahb_slave0_m3_rom" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0 " "Elaborating entity \"my_rom\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\"" {  } { { "../1_rtl/ip/rom/ahb_rom.v" "my_rom0" { Text "D:/soc_m3/1_rtl/ip/rom/ahb_rom.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\"" {  } { { "../1_rtl/ip/rom/my_rom.v" "altsyncram_component" { Text "D:/soc_m3/1_rtl/ip/rom/my_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\"" {  } { { "../1_rtl/ip/rom/my_rom.v" "" { Text "D:/soc_m3/1_rtl/ip/rom/my_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../1_rtl/ip/rom/empty.mif " "Parameter \"init_file\" = \"../1_rtl/ip/rom/empty.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 24576 " "Parameter \"numwords_a\" = \"24576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826116712 ""}  } { { "../1_rtl/ip/rom/my_rom.v" "" { Text "D:/soc_m3/1_rtl/ip/rom/my_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826116712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5cd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5cd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5cd1 " "Found entity 1: altsyncram_5cd1" {  } { { "db/altsyncram_5cd1.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_5cd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826116792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826116792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5cd1 ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated " "Elaborating entity \"altsyncram_5cd1\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ve2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ve2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ve2 " "Found entity 1: altsyncram_7ve2" {  } { { "db/altsyncram_7ve2.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_7ve2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826116905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826116905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ve2 ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1 " "Elaborating entity \"altsyncram_7ve2\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\"" {  } { { "db/altsyncram_5cd1.tdf" "altsyncram1" { Text "D:/soc_m3/3_syn/db/altsyncram_5cd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826116912 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16384 16384 0 1 1 " "16384 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 16383 " "Addresses ranging from 0 to 16383 are not initialized" {  } { { "D:/soc_m3/1_rtl/ip/rom/empty.mif" "" { Text "D:/soc_m3/1_rtl/ip/rom/empty.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604826116923 ""}  } { { "D:/soc_m3/1_rtl/ip/rom/empty.mif" "" { Text "D:/soc_m3/1_rtl/ip/rom/empty.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604826116923 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "24576 16384 D:/soc_m3/1_rtl/ip/rom/empty.mif " "Memory depth (24576) in the design file differs from memory depth (16384) in the Memory Initialization File \"D:/soc_m3/1_rtl/ip/rom/empty.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../1_rtl/ip/rom/my_rom.v" "" { Text "D:/soc_m3/1_rtl/ip/rom/my_rom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1604826116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826117416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826117416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|decode_lsa:decode4 " "Elaborating entity \"decode_lsa\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|decode_lsa:decode4\"" {  } { { "db/altsyncram_7ve2.tdf" "decode4" { Text "D:/soc_m3/3_syn/db/altsyncram_7ve2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826117426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826117514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826117514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|decode_e8a:rden_decode_a " "Elaborating entity \"decode_e8a\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|decode_e8a:rden_decode_a\"" {  } { { "db/altsyncram_7ve2.tdf" "rden_decode_a" { Text "D:/soc_m3/3_syn/db/altsyncram_7ve2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826117523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "D:/soc_m3/3_syn/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826117617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826117617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|mux_iob:mux6 " "Elaborating entity \"mux_iob\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|mux_iob:mux6\"" {  } { { "db/altsyncram_7ve2.tdf" "mux6" { Text "D:/soc_m3/3_syn/db/altsyncram_7ve2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826117627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5cd1.tdf" "mgl_prim2" { Text "D:/soc_m3/3_syn/db/altsyncram_5cd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826118585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5cd1.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_5cd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826118616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 24576 " "Parameter \"NUMWORDS\" = \"24576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826118616 ""}  } { { "db/altsyncram_5cd1.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_5cd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826118616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826118779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826118972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826119144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_sram ahb_sram:ahb_slave1_m3_sram " "Elaborating entity \"ahb_sram\" for hierarchy \"ahb_sram:ahb_slave1_m3_sram\"" {  } { { "../1_rtl/soc_m3_top.v" "ahb_slave1_m3_sram" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826119235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_default_slave ahb_default_slave:ahb_slave2 " "Elaborating entity \"ahb_default_slave\" for hierarchy \"ahb_default_slave:ahb_slave2\"" {  } { { "../1_rtl/soc_m3_top.v" "ahb_slave2" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_top apb_top:ahb_slave3_apb_top " "Elaborating entity \"apb_top\" for hierarchy \"apb_top:ahb_slave3_apb_top\"" {  } { { "../1_rtl/soc_m3_top.v" "ahb_slave3_apb_top" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_to_apb apb_top:ahb_slave3_apb_top\|ahb_to_apb:bridge " "Elaborating entity \"ahb_to_apb\" for hierarchy \"apb_top:ahb_slave3_apb_top\|ahb_to_apb:bridge\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "bridge" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_slave_mux apb_top:ahb_slave3_apb_top\|apb_slave_mux:apb_top " "Elaborating entity \"apb_slave_mux\" for hierarchy \"apb_top:ahb_slave3_apb_top\|apb_slave_mux:apb_top\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "apb_top" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_uart apb_top:ahb_slave3_apb_top\|apb_uart:uart " "Elaborating entity \"apb_uart\" for hierarchy \"apb_top:ahb_slave3_apb_top\|apb_uart:uart\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "uart" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_reg apb_top:ahb_slave3_apb_top\|apb_reg:apb_led " "Elaborating entity \"apb_reg\" for hierarchy \"apb_top:ahb_slave3_apb_top\|apb_reg:apb_led\"" {  } { { "../1_rtl/bus/apb/apb_top.v" "apb_led" { Text "D:/soc_m3/1_rtl/bus/apb/apb_top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826120736 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespi\[1\] " "Net \"hrespi\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespi\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespd\[1\] " "Net \"hrespd\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespd\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hresps\[1\] " "Net \"hresps\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hresps\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 150 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122442 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1604826122442 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespi\[1\] " "Net \"hrespi\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespi\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122445 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespd\[1\] " "Net \"hrespd\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespd\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122445 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hresps\[1\] " "Net \"hresps\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hresps\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 150 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122445 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1604826122445 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespi\[1\] " "Net \"hrespi\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespi\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122447 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hrespd\[1\] " "Net \"hrespd\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hrespd\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122447 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hresps\[1\] " "Net \"hresps\[1\]\" is missing source, defaulting to GND" {  } { { "../1_rtl/soc_m3_top.v" "hresps\[1\]" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 150 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604826122447 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1604826122447 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604826122818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.08.17:02:11 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2020.11.08.17:02:11 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826131061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826135242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826135403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826141593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826141774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826141961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826142173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826142180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826142181 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604826142870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/soc_m3/3_syn/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826143502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826143502 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1604826144625 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1604826144625 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1604826144626 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1604826144626 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604826161183 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604826161184 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604826161184 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604826161185 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604826192664 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604826192664 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604826192664 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:m3_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:m3_logic\|Mult0\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "Mult0" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826192670 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:m3_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:m3_logic\|Add25\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "Add25" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826192670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604826192670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826192750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 49152 " "Parameter \"NUMWORDS_A\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 49152 " "Parameter \"NUMWORDS_B\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826192750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826192750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nc1 " "Found entity 1: altsyncram_0nc1" {  } { { "db/altsyncram_0nc1.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_0nc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826192843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826192843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_psa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_psa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_psa " "Found entity 1: decode_psa" {  } { { "db/decode_psa.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_psa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826192957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826192957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_i8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826193047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826193047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "D:/soc_m3/3_syn/db/mux_9nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826193147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826193147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826193566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193566 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826193566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826193659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826193659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826193863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604826193863 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604826193863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/soc_m3/3_syn/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604826193958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826193958 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826194742 "|soc_m3_top|cortexm3ds_logic:m3_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826194742 "|soc_m3_top|cortexm3ds_logic:m3_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1604826194742 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1604826194742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604826196986 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1604826197162 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1604826197266 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1604826197266 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ext_swclk " "bidirectional pin \"ext_swclk\" has no driver" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604826197389 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1604826197389 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 475 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6588 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" 78 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6592 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6631 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6943 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6564 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" 76 -1 0 } } { "../1_rtl/ip/ahb_default_slave.v" "" { Text "D:/soc_m3/1_rtl/ip/ahb_default_slave.v" 68 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" 124 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6732 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6611 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6655 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6759 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 85711 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6578 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6788 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79345 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79351 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79357 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6721 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6853 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6720 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79327 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79363 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6840 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84791 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84611 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6575 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7053 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7054 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7055 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84200 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6838 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6758 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6852 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6565 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6589 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" 78 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6553 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6719 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 93639 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6556 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6573 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7027 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 74273 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6637 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6653 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84266 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 511 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6842 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79387 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79339 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91049 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91055 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91061 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91043 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91067 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 74230 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6972 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 76431 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6619 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79996 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 497 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7021 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 168 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1604826197934 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1604826197935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604826236242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604826268326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25555 " "Implemented 25555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25221 " "Implemented 25221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1604826268595 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604826268595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604826268595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5277 " "Peak virtual memory: 5277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826270886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:04:30 2020 " "Processing ended: Sun Nov 08 17:04:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826270886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826270886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826270886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604826270886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604826272704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826272721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:04:32 2020 " "Processing started: Sun Nov 08 17:04:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826272721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604826272721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604826272721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604826272865 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1604826273067 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1604826273067 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826273067 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826273653 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1604826273813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604826274199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1604826274199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25682 " "Implemented 25682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25370 " "Implemented 25370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1604826275396 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604826275396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1604826275396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826276686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:04:36 2020 " "Processing ended: Sun Nov 08 17:04:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826276686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826276686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826276686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604826276686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604826278313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826278327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:04:37 2020 " "Processing started: Sun Nov 08 17:04:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826278327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604826278327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604826278327 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1604826278559 ""}
{ "Info" "0" "" "Project  = soc_m3_top" {  } {  } 0 0 "Project  = soc_m3_top" 0 0 "Fitter" 0 0 1604826278559 ""}
{ "Info" "0" "" "Revision = soc_m3_top" {  } {  } 0 0 "Revision = soc_m3_top" 0 0 "Fitter" 0 0 1604826278559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604826278956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604826278957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_m3_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"soc_m3_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604826279163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604826279229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604826279229 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604826279298 ""}  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604826279298 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604826279751 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604826280907 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604826280907 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604826280987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604826280987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604826280987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604826280987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604826280987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604826280987 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604826281002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604826285445 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604826289624 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604826289624 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604826289624 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604826289624 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "soc_m3_top.sdc " "Synopsys Design Constraints File file not found: 'soc_m3_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604826289673 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk_50m " "Node: ext_clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a64~porta_address_reg0 ext_clk_50m " "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a64~porta_address_reg0 is being clocked by ext_clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826289756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604826289756 "|soc_m3_top|ext_clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_swclk " "Node: ext_swclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cortexm3ds_logic:m3_logic\|Eanoz6 ext_swclk " "Register cortexm3ds_logic:m3_logic\|Eanoz6 is being clocked by ext_swclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826289757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604826289757 "|soc_m3_top|ext_swclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604826289921 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1604826289921 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826289921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826289921 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1604826289921 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604826289922 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604826289922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604826289922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604826289922 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604826289922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "ext_swclk~input  " "Promoted node ext_swclk~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292400 ""}  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292400 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "ext_swclk~input Global Clock " "Pin ext_swclk~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1604826292400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292400 ""}  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292400 ""}  } { { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|H8bdt6~0  " "Automatically promoted node cortexm3ds_logic:m3_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292401 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 18453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|Ik2nz6  " "Automatically promoted node cortexm3ds_logic:m3_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cortexm3ds_logic:m3_logic\|H8bdt6~0 " "Destination node cortexm3ds_logic:m3_logic\|H8bdt6~0" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 18453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604826292401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604826292401 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 10535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuresetn  " "Automatically promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_led~output " "Destination node reset_led~output" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604826292401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604826292401 ""}  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|Ym2nz6  " "Automatically promoted node cortexm3ds_logic:m3_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604826292401 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 10539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604826292401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604826294662 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604826294683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604826294685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604826294714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604826294746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604826294785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604826295379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604826295402 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604826295402 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604826300026 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604826300066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604826304398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604826310086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604826313080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604826324980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604826324980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604826328376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/soc_m3/3_syn/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604826347127 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604826347127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604826351289 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604826351289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604826351289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604826351294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.22 " "Total time spent on timing analysis during the Fitter is 8.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604826352088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604826352288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604826354813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604826354826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604826357310 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604826361426 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_swdio 3.3-V LVTTL AG26 " "Pin ext_swdio uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swdio } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swdio" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604826366792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_swclk 3.3-V LVTTL AH23 " "Pin ext_swclk uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swclk } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swclk" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604826366792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rstn 3.3-V LVTTL M23 " "Pin ext_rstn uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_rstn } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rstn" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604826366792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_clk_50m 3.3-V LVTTL Y2 " "Pin ext_clk_50m uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_clk_50m } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_clk_50m" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604826366792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL AB22 " "Pin rxd uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rxd } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604826366792 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604826366792 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ext_swclk a permanently disabled " "Pin ext_swclk has a permanently disabled output enable" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swclk } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swclk" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604826366793 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604826366793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/soc_m3/3_syn/output_files/soc_m3_top.fit.smsg " "Generated suppressed messages file D:/soc_m3/3_syn/output_files/soc_m3_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604826368085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6128 " "Peak virtual memory: 6128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826373044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:06:13 2020 " "Processing ended: Sun Nov 08 17:06:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826373044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826373044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826373044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604826373044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604826374461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826374476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:06:14 2020 " "Processing started: Sun Nov 08 17:06:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826374476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604826374476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604826374476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604826375407 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604826379602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604826379750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826380365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:06:20 2020 " "Processing ended: Sun Nov 08 17:06:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826380365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826380365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826380365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604826380365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604826381122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604826382006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826382019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:06:21 2020 " "Processing started: Sun Nov 08 17:06:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826382019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826382019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_m3_top -c soc_m3_top " "Command: quartus_sta soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826382019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1604826382259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826383532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826383532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826383598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826383598 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604826385427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604826385427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604826385427 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "soc_m3_top.sdc " "Synopsys Design Constraints File file not found: 'soc_m3_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk_50m " "Node: ext_clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 ext_clk_50m " "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 is being clocked by ext_clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826385566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385566 "|soc_m3_top|ext_clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_swclk " "Node: ext_swclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cortexm3ds_logic:m3_logic\|Eanoz6 ext_swclk " "Register cortexm3ds_logic:m3_logic\|Eanoz6 is being clocked by ext_swclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826385566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385566 "|soc_m3_top|ext_swclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604826385649 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385649 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826385649 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826385649 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385649 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604826385650 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604826385674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.534 " "Worst-case setup slack is 44.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.534               0.000 altera_reserved_tck  " "   44.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.858 " "Worst-case recovery slack is 96.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.858               0.000 altera_reserved_tck  " "   96.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.202 " "Worst-case removal slack is 1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 altera_reserved_tck  " "    1.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.558 " "Worst-case minimum pulse width slack is 49.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.558               0.000 altera_reserved_tck  " "   49.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826385776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385776 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.113 ns " "Worst Case Available Settling Time: 344.113 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826385919 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826385919 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604826385928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826386001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826388565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk_50m " "Node: ext_clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 ext_clk_50m " "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 is being clocked by ext_clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826389746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389746 "|soc_m3_top|ext_clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_swclk " "Node: ext_swclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cortexm3ds_logic:m3_logic\|Eanoz6 ext_swclk " "Register cortexm3ds_logic:m3_logic\|Eanoz6 is being clocked by ext_swclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826389746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389746 "|soc_m3_top|ext_swclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604826389759 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389759 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826389759 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826389759 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.003 " "Worst-case setup slack is 45.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.003               0.000 altera_reserved_tck  " "   45.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.103 " "Worst-case recovery slack is 97.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.103               0.000 altera_reserved_tck  " "   97.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.103 " "Worst-case removal slack is 1.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 altera_reserved_tck  " "    1.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.486 " "Worst-case minimum pulse width slack is 49.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486               0.000 altera_reserved_tck  " "   49.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826389845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389845 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.759 ns " "Worst Case Available Settling Time: 344.759 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826389969 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826389969 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604826389977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk_50m " "Node: ext_clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 ext_clk_50m " "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 is being clocked by ext_clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826390705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390705 "|soc_m3_top|ext_clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_swclk " "Node: ext_swclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cortexm3ds_logic:m3_logic\|Eanoz6 ext_swclk " "Register cortexm3ds_logic:m3_logic\|Eanoz6 is being clocked by ext_swclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604826390705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390705 "|soc_m3_top|ext_swclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604826390717 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390717 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826390717 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604826390717 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.357 " "Worst-case setup slack is 47.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.357               0.000 altera_reserved_tck  " "   47.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.338 " "Worst-case recovery slack is 98.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.338               0.000 altera_reserved_tck  " "   98.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604826390789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390789 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.420 ns " "Worst Case Available Settling Time: 347.420 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604826390917 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826390917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826391337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826391339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826391608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:06:31 2020 " "Processing ended: Sun Nov 08 17:06:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826391608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826391608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826391608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826391608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604826393032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604826393045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:06:32 2020 " "Processing started: Sun Nov 08 17:06:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604826393045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604826393045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604826393045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604826394634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_85c_slow.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_85c_slow.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826399407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_0c_slow.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_0c_slow.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826402271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_min_1200mv_0c_fast.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_min_1200mv_0c_fast.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826405056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826407851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_85c_v_slow.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_85c_v_slow.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826410645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_0c_v_slow.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_0c_v_slow.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826413459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_min_1200mv_0c_v_fast.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_min_1200mv_0c_v_fast.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826416277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_v.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_v.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604826419075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604826420256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:07:00 2020 " "Processing ended: Sun Nov 08 17:07:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604826420256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604826420256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604826420256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604826420256 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604826421033 ""}
