<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<instruction_file>
<I name="FADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FADD.S"/>
  </I>
  
<I name="FCLASS.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110000000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCLASS.S"/>
  </I>
  
<I name="FCVT.L.S" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.L.S"/>
  </I>
  
<I name="FCVT.LU.S" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.LU.S"/>
  </I>
  
<I name="FCVT.S.L" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.L"/>
  </I>
  
<I name="FCVT.S.LU" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.LU"/>
  </I>
  
<I name="FCVT.S.W" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.W"/>
  </I>
  
<I name="FCVT.S.WU" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.WU"/>
  </I>
  
<I name="FCVT.W.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.W.S"/>
  </I>
  
<I name="FCVT.WU.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.WU.S"/>
  </I>
  
<I name="FDIV.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FDIV.S"/>
  </I>
  
<I name="FEQ.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FEQ.S"/>
  </I>
  
<I name="FLE.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLE.S"/>
  </I>
  
<I name="FLT.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLT.S"/>
  </I>
  
<I name="FLW" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100000111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLW"/>
  </I>
  
<I name="FMADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001000011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMADD.S"/>
  </I>
  
<I name="FMAX.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMAX.S"/>
  </I>
  
<I name="FMIN.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMIN.S"/>
  </I>
  
<I name="FMSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001000111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMSUB.S"/>
  </I>
  
<I name="FMUL.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMUL.S"/>
  </I>
  
<I name="FMV.W.X" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111000000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.W.X"/>
  </I>
  
<I name="FMV.X.W" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110000000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.X.W"/>
  </I>
  
<I name="FNMADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001001111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMADD.S"/>
  </I>
  
<I name="FNMSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001001011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMSUB.S"/>
  </I>
  
<I name="FSGNJ.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJ.S"/>
  </I>
  
<I name="FSGNJN.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJN.S"/>
  </I>
  
<I name="FSGNJX.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJX.S"/>
  </I>
  
<I name="FSQRT.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101100000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSQRT.S"/>
  </I>
  
<I name="FSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSUB.S"/>
  </I>
  
<I name="FSW" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100100111"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="FSW"/>
  </I>
  
</instruction_file>
