Analysis & Synthesis report for drum_machine
Tue Nov 07 18:37:07 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main_small|g00_audio_interface:inst7|state
 11. State Machine - |main_small|g00_audio_interface:inst7|state2
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated
 18. Source assignments for sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated
 19. Parameter Settings for User Entity Instance: twentyfour_mhz_clock:inst6|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: bpm:inst3|lpm_constant:LPM_CONSTANT_component
 22. Parameter Settings for User Entity Instance: clock_speed:inst4|lpm_constant:LPM_CONSTANT_component
 23. Parameter Settings for User Entity Instance: sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component
 25. Parameter Settings for User Entity Instance: clock_speed:inst13|lpm_constant:LPM_CONSTANT_component
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 07 18:37:07 2017       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; drum_machine                                ;
; Top-level Entity Name              ; main_small                                  ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 362                                         ;
;     Total combinational functions  ; 355                                         ;
;     Dedicated logic registers      ; 159                                         ;
; Total registers                    ; 159                                         ;
; Total pins                         ; 9                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 300,600                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; main_small         ; drum_machine       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+---------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                               ; Library ;
+---------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; main_small.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/main_small.bdf                        ;         ;
; sample_readers/sample_reader_kick.vhd ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_readers/sample_reader_kick.vhd ;         ;
; sample_readers/sample_reader_hh.vhd   ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_readers/sample_reader_hh.vhd   ;         ;
; sample_roms/kick.vhd                  ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_roms/kick.vhd                  ;         ;
; sample_roms/hh.vhd                    ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_roms/hh.vhd                    ;         ;
; g00_audio_interface.vhd               ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/g00_audio_interface.vhd               ;         ;
; sequencer.vhd                         ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sequencer.vhd                         ;         ;
; bpm_clock.vhd                         ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/bpm_clock.vhd                         ;         ;
; mixer_2.vhd                           ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/mixer_2.vhd                           ;         ;
; bpm.vhd                               ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/bpm.vhd                               ;         ;
; clock_speed.vhd                       ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/clock_speed.vhd                       ;         ;
; basic_sequence.vhd                    ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/basic_sequence.vhd                    ;         ;
; twentyfour_mhz_clock.vhd              ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/twentyfour_mhz_clock.vhd              ;         ;
; basic_sequence_off.vhd                ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/basic_sequence_off.vhd                ;         ;
; seq_clap.vhd                          ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/seq_clap.vhd                          ;         ;
; dac_clock.vhd                         ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/dac_clock.vhd                         ;         ;
; dac_frequency.vhd                     ; yes             ; User Wizard-Generated File               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/dac_frequency.vhd                     ;         ;
; triangle.vhd                          ; yes             ; User VHDL File                           ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/triangle.vhd                          ;         ;
; altpll.tdf                            ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                              ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                            ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                            ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                          ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_kh71.tdf                ; yes             ; Auto-Generated Megafunction              ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/db/altsyncram_kh71.tdf                ;         ;
; hex/kick.hex                          ; yes             ; Auto-Found Memory Initialization File    ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/hex/kick.hex                          ;         ;
; db/decode_3oa.tdf                     ; yes             ; Auto-Generated Megafunction              ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/db/decode_3oa.tdf                     ;         ;
; db/mux_1kb.tdf                        ; yes             ; Auto-Generated Megafunction              ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/db/mux_1kb.tdf                        ;         ;
; sequencer_4.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sequencer_4.bdf                       ;         ;
; lpm_constant.tdf                      ; yes             ; Megafunction                             ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.tdf                            ;         ;
; db/altsyncram_ua71.tdf                ; yes             ; Auto-Generated Megafunction              ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/db/altsyncram_ua71.tdf                ;         ;
; hex/hh.hex                            ; yes             ; Auto-Found Memory Initialization File    ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/hex/hh.hex                            ;         ;
+---------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 362                                   ;
;                                             ;                                       ;
; Total combinational functions               ; 355                                   ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 129                                   ;
;     -- 3 input functions                    ; 89                                    ;
;     -- <=2 input functions                  ; 137                                   ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 249                                   ;
;     -- arithmetic mode                      ; 106                                   ;
;                                             ;                                       ;
; Total registers                             ; 159                                   ;
;     -- Dedicated logic registers            ; 159                                   ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 9                                     ;
; Total memory bits                           ; 300600                                ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
; Total PLLs                                  ; 1                                     ;
;     -- PLLs                                 ; 1                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; g00_audio_interface:inst7|pulse_48KHz ;
; Maximum fan-out                             ; 126                                   ;
; Total fan-out                               ; 2850                                  ;
; Average fan-out                             ; 4.60                                  ;
+---------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main_small                                  ; 355 (0)           ; 159 (0)      ; 300600      ; 0            ; 0       ; 0         ; 9    ; 0            ; |main_small                                                                                                                          ;              ;
;    |bpm_clock:inst2|                         ; 37 (37)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|bpm_clock:inst2                                                                                                          ;              ;
;    |g00_audio_interface:inst7|               ; 177 (177)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|g00_audio_interface:inst7                                                                                                ;              ;
;    |mixer_2:inst9|                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|mixer_2:inst9                                                                                                            ;              ;
;    |sample_reader_hh:inst11|                 ; 41 (41)           ; 12 (12)      ; 94872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_hh:inst11                                                                                                  ;              ;
;       |hh:hh1|                               ; 0 (0)             ; 0 (0)        ; 94872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_hh:inst11|hh:hh1                                                                                           ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 94872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component                                                           ;              ;
;             |altsyncram_ua71:auto_generated| ; 0 (0)             ; 0 (0)        ; 94872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated                            ;              ;
;    |sample_reader_kick:inst|                 ; 71 (68)           ; 18 (14)      ; 205728      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_kick:inst                                                                                                  ;              ;
;       |kick:kick1|                           ; 3 (0)             ; 4 (0)        ; 205728      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_kick:inst|kick:kick1                                                                                       ;              ;
;          |altsyncram:altsyncram_component|   ; 3 (0)             ; 4 (0)        ; 205728      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component                                                       ;              ;
;             |altsyncram_kh71:auto_generated| ; 3 (0)             ; 4 (4)        ; 205728      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated                        ;              ;
;                |decode_3oa:deep_decode|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|decode_3oa:deep_decode ;              ;
;    |sequencer_4:inst15|                      ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sequencer_4:inst15                                                                                                       ;              ;
;       |sequencer:inst1|                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sequencer_4:inst15|sequencer:inst1                                                                                       ;              ;
;       |sequencer:inst2|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|sequencer_4:inst15|sequencer:inst2                                                                                       ;              ;
;    |twentyfour_mhz_clock:inst6|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|twentyfour_mhz_clock:inst6                                                                                               ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_small|twentyfour_mhz_clock:inst6|altpll:altpll_component                                                                       ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------+
; sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 3953         ; 24           ; --           ; --           ; 94872  ; ../hex/hh.hex   ;
; sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8572         ; 24           ; --           ; --           ; 205728 ; ../hex/kick.hex ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |main_small|sample_reader_kick:inst|kick:kick1 ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_roms/kick.vhd     ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|bpm:inst3                          ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/bpm.vhd                  ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|clock_speed:inst4                  ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/clock_speed.vhd          ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|basic_sequence:inst5               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/basic_sequence.vhd       ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |main_small|twentyfour_mhz_clock:inst6         ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/twentyfour_mhz_clock.vhd ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|seq_clap:inst8                     ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/seq_clap.vhd             ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |main_small|sample_reader_hh:inst11|hh:hh1     ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/sample_roms/hh.vhd       ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|dac_frequency:inst12               ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/dac_frequency.vhd        ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|clock_speed:inst13                 ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/clock_speed.vhd          ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |main_small|basic_sequence_off:inst14          ; D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/basic_sequence_off.vhd   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main_small|g00_audio_interface:inst7|state                                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; Name           ; state.send ; state.sw2b3 ; state.sw2b2 ; state.sw2b1 ; state.sw1b3 ; state.sw1b2 ; state.sw1b1 ; state.sack33 ; state.sack32 ; state.sack31 ; state.sack23 ; state.sack22 ; state.sack21 ; state.sack13 ; state.sack12 ; state.sack11 ; state.sab3 ; state.sab2 ; state.sab1 ; state.s2 ; state.s1 ; state.s0 ; state.sw_init1 ; state.sw_init0 ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; state.sw_init0 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 0              ;
; state.sw_init1 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 1              ; 1              ;
; state.s0       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 1        ; 0              ; 1              ;
; state.s1       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 1        ; 0        ; 0              ; 1              ;
; state.s2       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1        ; 0        ; 0        ; 0              ; 1              ;
; state.sab1     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab2     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab3     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack11   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack12   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack13   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack21   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack22   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack23   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack31   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack32   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack33   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b1    ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b2    ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b3    ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b1    ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b2    ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b3    ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.send     ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |main_small|g00_audio_interface:inst7|state2                            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state2.sw_write ; state2.sw_ready ; state2.sw_init1 ; state2.sw_init0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state2.sw_init0 ; 0               ; 0               ; 0               ; 0               ;
; state2.sw_init1 ; 0               ; 0               ; 1               ; 1               ;
; state2.sw_ready ; 0               ; 1               ; 0               ; 1               ;
; state2.sw_write ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; sample_reader_hh:inst11|internal_is_playing        ; GND                 ; yes                    ;
; sample_reader_kick:inst|internal_is_playing        ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------+
; Register name                                   ; Reason for Removal                                        ;
+-------------------------------------------------+-----------------------------------------------------------+
; g00_audio_interface:inst7|LRDATA[0,1]           ; Stuck at GND due to stuck port data_in                    ;
; g00_audio_interface:inst7|SCI_WORD1[5..7]       ; Stuck at GND due to stuck port data_in                    ;
; sequencer_4:inst15|sequencer:inst2|counter[4]   ; Merged with sequencer_4:inst15|sequencer:inst1|counter[4] ;
; sequencer_4:inst15|sequencer:inst2|counter[3]   ; Merged with sequencer_4:inst15|sequencer:inst1|counter[3] ;
; sequencer_4:inst15|sequencer:inst2|counter[2]   ; Merged with sequencer_4:inst15|sequencer:inst1|counter[2] ;
; sequencer_4:inst15|sequencer:inst2|counter[1]   ; Merged with sequencer_4:inst15|sequencer:inst1|counter[1] ;
; sequencer_4:inst15|sequencer:inst2|counter[0]   ; Merged with sequencer_4:inst15|sequencer:inst1|counter[0] ;
; g00_audio_interface:inst7|LRDATA[49]            ; Merged with g00_audio_interface:inst7|LRDATA[25]          ;
; g00_audio_interface:inst7|LRDATA[48]            ; Merged with g00_audio_interface:inst7|LRDATA[24]          ;
; g00_audio_interface:inst7|LRDATA[47]            ; Merged with g00_audio_interface:inst7|LRDATA[23]          ;
; g00_audio_interface:inst7|LRDATA[46]            ; Merged with g00_audio_interface:inst7|LRDATA[22]          ;
; g00_audio_interface:inst7|LRDATA[45]            ; Merged with g00_audio_interface:inst7|LRDATA[21]          ;
; g00_audio_interface:inst7|LRDATA[44]            ; Merged with g00_audio_interface:inst7|LRDATA[20]          ;
; g00_audio_interface:inst7|LRDATA[43]            ; Merged with g00_audio_interface:inst7|LRDATA[19]          ;
; g00_audio_interface:inst7|LRDATA[42]            ; Merged with g00_audio_interface:inst7|LRDATA[18]          ;
; g00_audio_interface:inst7|LRDATA[41]            ; Merged with g00_audio_interface:inst7|LRDATA[17]          ;
; g00_audio_interface:inst7|LRDATA[40]            ; Merged with g00_audio_interface:inst7|LRDATA[16]          ;
; g00_audio_interface:inst7|LRDATA[39]            ; Merged with g00_audio_interface:inst7|LRDATA[15]          ;
; g00_audio_interface:inst7|LRDATA[38]            ; Merged with g00_audio_interface:inst7|LRDATA[14]          ;
; g00_audio_interface:inst7|LRDATA[37]            ; Merged with g00_audio_interface:inst7|LRDATA[13]          ;
; g00_audio_interface:inst7|LRDATA[36]            ; Merged with g00_audio_interface:inst7|LRDATA[12]          ;
; g00_audio_interface:inst7|LRDATA[35]            ; Merged with g00_audio_interface:inst7|LRDATA[11]          ;
; g00_audio_interface:inst7|LRDATA[34]            ; Merged with g00_audio_interface:inst7|LRDATA[10]          ;
; g00_audio_interface:inst7|LRDATA[9]             ; Merged with g00_audio_interface:inst7|LRDATA[33]          ;
; g00_audio_interface:inst7|LRDATA[8]             ; Merged with g00_audio_interface:inst7|LRDATA[32]          ;
; g00_audio_interface:inst7|LRDATA[7]             ; Merged with g00_audio_interface:inst7|LRDATA[31]          ;
; g00_audio_interface:inst7|LRDATA[6]             ; Merged with g00_audio_interface:inst7|LRDATA[30]          ;
; g00_audio_interface:inst7|LRDATA[5]             ; Merged with g00_audio_interface:inst7|LRDATA[29]          ;
; g00_audio_interface:inst7|LRDATA[4]             ; Merged with g00_audio_interface:inst7|LRDATA[28]          ;
; g00_audio_interface:inst7|LRDATA[3]             ; Merged with g00_audio_interface:inst7|LRDATA[27]          ;
; g00_audio_interface:inst7|LRDATA[2]             ; Merged with g00_audio_interface:inst7|LRDATA[26]          ;
; g00_audio_interface:inst7|SCI_WORD2[7]          ; Merged with g00_audio_interface:inst7|SCI_WORD1[0]        ;
; g00_audio_interface:inst7|SCI_WORD2[6]          ; Merged with g00_audio_interface:inst7|SCI_WORD2[5]        ;
; sequencer_4:inst15|sequencer:inst1|counter[3,4] ; Lost fanout                                               ;
; Total Number of Removed Registers = 38          ;                                                           ;
+-------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 159   ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; g00_audio_interface:inst7|Mcount       ; 7       ;
; g00_audio_interface:inst7|Bcount[2]    ; 5       ;
; g00_audio_interface:inst7|bit_count[0] ; 11      ;
; g00_audio_interface:inst7|bit_count[1] ; 10      ;
; g00_audio_interface:inst7|bit_count[2] ; 6       ;
; g00_audio_interface:inst7|SCI_READY    ; 5       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_small|g00_audio_interface:inst7|SCI_WORD1[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_small|g00_audio_interface:inst7|SCI_WORD2[4] ;
; 19:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |main_small|g00_audio_interface:inst7|clk_count[4] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |main_small|g00_audio_interface:inst7|bit_count[2] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main_small|sample_reader_kick:inst|sample[14]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |main_small|g00_audio_interface:inst7|Selector7    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |main_small|g00_audio_interface:inst7|Selector6    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |main_small|g00_audio_interface:inst7|Selector14   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: twentyfour_mhz_clock:inst6|altpll:altpll_component ;
+-------------------------------+----------------------------------------+------------------------+
; Parameter Name                ; Value                                  ; Type                   ;
+-------------------------------+----------------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=twentyfour_mhz_clock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                                      ; Untyped                ;
; LOCK_HIGH                     ; 1                                      ; Untyped                ;
; LOCK_LOW                      ; 1                                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                                      ; Signed Integer         ;
; INVALID_LOCK_MULTIPLIER       ; 5                                      ; Signed Integer         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                    ; Untyped                ;
; SKIP_VCO                      ; OFF                                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                                ; Untyped                ;
; BANDWIDTH                     ; 0                                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                                      ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 12                                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                                      ; Untyped                ;
; CLK0_DIVIDE_BY                ; 25                                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                                     ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                      ; Untyped                ;
; VCO_MIN                       ; 0                                      ; Untyped                ;
; VCO_MAX                       ; 0                                      ; Untyped                ;
; VCO_CENTER                    ; 0                                      ; Untyped                ;
; PFD_MIN                       ; 0                                      ; Untyped                ;
; PFD_MAX                       ; 0                                      ; Untyped                ;
; M_INITIAL                     ; 0                                      ; Untyped                ;
; M                             ; 0                                      ; Untyped                ;
; N                             ; 1                                      ; Untyped                ;
; M2                            ; 1                                      ; Untyped                ;
; N2                            ; 1                                      ; Untyped                ;
; SS                            ; 1                                      ; Untyped                ;
; C0_HIGH                       ; 0                                      ; Untyped                ;
; C1_HIGH                       ; 0                                      ; Untyped                ;
; C2_HIGH                       ; 0                                      ; Untyped                ;
; C3_HIGH                       ; 0                                      ; Untyped                ;
; C4_HIGH                       ; 0                                      ; Untyped                ;
; C5_HIGH                       ; 0                                      ; Untyped                ;
; C6_HIGH                       ; 0                                      ; Untyped                ;
; C7_HIGH                       ; 0                                      ; Untyped                ;
; C8_HIGH                       ; 0                                      ; Untyped                ;
; C9_HIGH                       ; 0                                      ; Untyped                ;
; C0_LOW                        ; 0                                      ; Untyped                ;
; C1_LOW                        ; 0                                      ; Untyped                ;
; C2_LOW                        ; 0                                      ; Untyped                ;
; C3_LOW                        ; 0                                      ; Untyped                ;
; C4_LOW                        ; 0                                      ; Untyped                ;
; C5_LOW                        ; 0                                      ; Untyped                ;
; C6_LOW                        ; 0                                      ; Untyped                ;
; C7_LOW                        ; 0                                      ; Untyped                ;
; C8_LOW                        ; 0                                      ; Untyped                ;
; C9_LOW                        ; 0                                      ; Untyped                ;
; C0_INITIAL                    ; 0                                      ; Untyped                ;
; C1_INITIAL                    ; 0                                      ; Untyped                ;
; C2_INITIAL                    ; 0                                      ; Untyped                ;
; C3_INITIAL                    ; 0                                      ; Untyped                ;
; C4_INITIAL                    ; 0                                      ; Untyped                ;
; C5_INITIAL                    ; 0                                      ; Untyped                ;
; C6_INITIAL                    ; 0                                      ; Untyped                ;
; C7_INITIAL                    ; 0                                      ; Untyped                ;
; C8_INITIAL                    ; 0                                      ; Untyped                ;
; C9_INITIAL                    ; 0                                      ; Untyped                ;
; C0_MODE                       ; BYPASS                                 ; Untyped                ;
; C1_MODE                       ; BYPASS                                 ; Untyped                ;
; C2_MODE                       ; BYPASS                                 ; Untyped                ;
; C3_MODE                       ; BYPASS                                 ; Untyped                ;
; C4_MODE                       ; BYPASS                                 ; Untyped                ;
; C5_MODE                       ; BYPASS                                 ; Untyped                ;
; C6_MODE                       ; BYPASS                                 ; Untyped                ;
; C7_MODE                       ; BYPASS                                 ; Untyped                ;
; C8_MODE                       ; BYPASS                                 ; Untyped                ;
; C9_MODE                       ; BYPASS                                 ; Untyped                ;
; C0_PH                         ; 0                                      ; Untyped                ;
; C1_PH                         ; 0                                      ; Untyped                ;
; C2_PH                         ; 0                                      ; Untyped                ;
; C3_PH                         ; 0                                      ; Untyped                ;
; C4_PH                         ; 0                                      ; Untyped                ;
; C5_PH                         ; 0                                      ; Untyped                ;
; C6_PH                         ; 0                                      ; Untyped                ;
; C7_PH                         ; 0                                      ; Untyped                ;
; C8_PH                         ; 0                                      ; Untyped                ;
; C9_PH                         ; 0                                      ; Untyped                ;
; L0_HIGH                       ; 1                                      ; Untyped                ;
; L1_HIGH                       ; 1                                      ; Untyped                ;
; G0_HIGH                       ; 1                                      ; Untyped                ;
; G1_HIGH                       ; 1                                      ; Untyped                ;
; G2_HIGH                       ; 1                                      ; Untyped                ;
; G3_HIGH                       ; 1                                      ; Untyped                ;
; E0_HIGH                       ; 1                                      ; Untyped                ;
; E1_HIGH                       ; 1                                      ; Untyped                ;
; E2_HIGH                       ; 1                                      ; Untyped                ;
; E3_HIGH                       ; 1                                      ; Untyped                ;
; L0_LOW                        ; 1                                      ; Untyped                ;
; L1_LOW                        ; 1                                      ; Untyped                ;
; G0_LOW                        ; 1                                      ; Untyped                ;
; G1_LOW                        ; 1                                      ; Untyped                ;
; G2_LOW                        ; 1                                      ; Untyped                ;
; G3_LOW                        ; 1                                      ; Untyped                ;
; E0_LOW                        ; 1                                      ; Untyped                ;
; E1_LOW                        ; 1                                      ; Untyped                ;
; E2_LOW                        ; 1                                      ; Untyped                ;
; E3_LOW                        ; 1                                      ; Untyped                ;
; L0_INITIAL                    ; 1                                      ; Untyped                ;
; L1_INITIAL                    ; 1                                      ; Untyped                ;
; G0_INITIAL                    ; 1                                      ; Untyped                ;
; G1_INITIAL                    ; 1                                      ; Untyped                ;
; G2_INITIAL                    ; 1                                      ; Untyped                ;
; G3_INITIAL                    ; 1                                      ; Untyped                ;
; E0_INITIAL                    ; 1                                      ; Untyped                ;
; E1_INITIAL                    ; 1                                      ; Untyped                ;
; E2_INITIAL                    ; 1                                      ; Untyped                ;
; E3_INITIAL                    ; 1                                      ; Untyped                ;
; L0_MODE                       ; BYPASS                                 ; Untyped                ;
; L1_MODE                       ; BYPASS                                 ; Untyped                ;
; G0_MODE                       ; BYPASS                                 ; Untyped                ;
; G1_MODE                       ; BYPASS                                 ; Untyped                ;
; G2_MODE                       ; BYPASS                                 ; Untyped                ;
; G3_MODE                       ; BYPASS                                 ; Untyped                ;
; E0_MODE                       ; BYPASS                                 ; Untyped                ;
; E1_MODE                       ; BYPASS                                 ; Untyped                ;
; E2_MODE                       ; BYPASS                                 ; Untyped                ;
; E3_MODE                       ; BYPASS                                 ; Untyped                ;
; L0_PH                         ; 0                                      ; Untyped                ;
; L1_PH                         ; 0                                      ; Untyped                ;
; G0_PH                         ; 0                                      ; Untyped                ;
; G1_PH                         ; 0                                      ; Untyped                ;
; G2_PH                         ; 0                                      ; Untyped                ;
; G3_PH                         ; 0                                      ; Untyped                ;
; E0_PH                         ; 0                                      ; Untyped                ;
; E1_PH                         ; 0                                      ; Untyped                ;
; E2_PH                         ; 0                                      ; Untyped                ;
; E3_PH                         ; 0                                      ; Untyped                ;
; M_PH                          ; 0                                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                             ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                              ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                            ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                                      ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                                ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                                      ; Untyped                ;
; WIDTH_CLOCK                   ; 6                                      ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                             ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                    ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8572                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../hex/kick.hex      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_kh71      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                     ;
; LPM_CVALUE         ; 130              ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_4g6 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_speed:inst4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                       ;
+--------------------+------------------+------------------------------------------------------------+
; LPM_WIDTH          ; 27               ; Signed Integer                                             ;
; LPM_CVALUE         ; 50000000         ; Signed Integer                                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                    ;
; CBXI_PARAMETER     ; lpm_constant_2u6 ; Untyped                                                    ;
+--------------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 3953                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../hex/hh.hex        ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ua71      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 17               ; Signed Integer                                                ;
; LPM_CVALUE         ; 48000            ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_6p6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_speed:inst13|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                        ;
+--------------------+------------------+-------------------------------------------------------------+
; LPM_WIDTH          ; 27               ; Signed Integer                                              ;
; LPM_CVALUE         ; 50000000         ; Signed Integer                                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                     ;
; CBXI_PARAMETER     ; lpm_constant_2u6 ; Untyped                                                     ;
+--------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; twentyfour_mhz_clock:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 8572                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 3953                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Nov 07 18:37:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drum_machine -c drum_machine
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sdram_4port.vhd
    Info (12022): Found design unit 1: sdram_4port-arch
    Info (12023): Found entity 1: sdram_4port
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sample_reader_sdram.vhd
    Info (12022): Found design unit 1: sample_reader_sdram-arch
    Info (12023): Found entity 1: sample_reader_sdram
Info (12021): Found 1 design units, including 1 entities, in source file main_too_large.bdf
    Info (12023): Found entity 1: main_too_large
Info (12021): Found 1 design units, including 1 entities, in source file main_small.bdf
    Info (12023): Found entity 1: main_small
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sample_reader_snare.vhd
    Info (12022): Found design unit 1: sample_reader_snare-arch
    Info (12023): Found entity 1: sample_reader_snare
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sample_reader_kick.vhd
    Info (12022): Found design unit 1: sample_reader_kick-arch
    Info (12023): Found entity 1: sample_reader_kick
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sample_reader_hh.vhd
    Info (12022): Found design unit 1: sample_reader_hh-arch
    Info (12023): Found entity 1: sample_reader_hh
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/sample_reader_clap.vhd
    Info (12022): Found design unit 1: sample_reader_clap-arch
    Info (12023): Found entity 1: sample_reader_clap
Info (12021): Found 2 design units, including 1 entities, in source file sample_roms/kick.vhd
    Info (12022): Found design unit 1: kick-SYN
    Info (12023): Found entity 1: kick
Info (12021): Found 2 design units, including 1 entities, in source file sample_roms/hh.vhd
    Info (12022): Found design unit 1: hh-SYN
    Info (12023): Found entity 1: hh
Info (12021): Found 2 design units, including 1 entities, in source file g00_audio_interface.vhd
    Info (12022): Found design unit 1: g00_audio_interface-a
    Info (12023): Found entity 1: g00_audio_interface
Info (12021): Found 2 design units, including 1 entities, in source file sequencer.vhd
    Info (12022): Found design unit 1: sequencer-arch
    Info (12023): Found entity 1: sequencer
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/bpm_clock_vhd_tst.vhd
    Info (12022): Found design unit 1: bpm_clock_vhd_tst-bpm_clock_arch
    Info (12023): Found entity 1: bpm_clock_vhd_tst
Info (12021): Found 2 design units, including 1 entities, in source file bpm_clock.vhd
    Info (12022): Found design unit 1: bpm_clock-arch
    Info (12023): Found entity 1: bpm_clock
Info (12021): Found 2 design units, including 1 entities, in source file mixer_2.vhd
    Info (12022): Found design unit 1: mixer_2-arch
    Info (12023): Found entity 1: mixer_2
Warning (12019): Can't analyze file -- file mix4.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file bpm.vhd
    Info (12022): Found design unit 1: bpm-SYN
    Info (12023): Found entity 1: bpm
Info (12021): Found 2 design units, including 1 entities, in source file clock_speed.vhd
    Info (12022): Found design unit 1: clock_speed-SYN
    Info (12023): Found entity 1: clock_speed
Info (12021): Found 4 design units, including 2 entities, in source file basic_sequence.vhd
    Info (12022): Found design unit 1: basic_sequence_lpm_constant_r19-RTL
    Info (12022): Found design unit 2: basic_sequence-RTL
    Info (12023): Found entity 1: basic_sequence_lpm_constant_r19
    Info (12023): Found entity 2: basic_sequence
Info (12021): Found 2 design units, including 1 entities, in source file twentyfour_mhz_clock.vhd
    Info (12022): Found design unit 1: twentyfour_mhz_clock-SYN
    Info (12023): Found entity 1: twentyfour_mhz_clock
Info (12021): Found 4 design units, including 2 entities, in source file basic_sequence_off.vhd
    Info (12022): Found design unit 1: basic_sequence_off_lpm_constant_r19-RTL
    Info (12022): Found design unit 2: basic_sequence_off-RTL
    Info (12023): Found entity 1: basic_sequence_off_lpm_constant_r19
    Info (12023): Found entity 2: basic_sequence_off
Info (12021): Found 1 design units, including 1 entities, in source file sample_readers/sample_readers.bdf
    Info (12023): Found entity 1: sample_readers
Info (12021): Found 2 design units, including 1 entities, in source file sample_roms/clap.vhd
    Info (12022): Found design unit 1: clap-SYN
    Info (12023): Found entity 1: clap
Info (12021): Found 4 design units, including 2 entities, in source file seq_clap.vhd
    Info (12022): Found design unit 1: seq_clap_lpm_constant_o69-RTL
    Info (12022): Found design unit 2: seq_clap-RTL
    Info (12023): Found entity 1: seq_clap_lpm_constant_o69
    Info (12023): Found entity 2: seq_clap
Info (12021): Found 2 design units, including 1 entities, in source file sample_readers/generic_sample_reader.vhd
    Info (12022): Found design unit 1: generic_sample_reader-arch
    Info (12023): Found entity 1: generic_sample_reader
Info (12021): Found 1 design units, including 1 entities, in source file main_sdram.bdf
    Info (12023): Found entity 1: main_sdram
Info (12021): Found 2 design units, including 1 entities, in source file dac_clock.vhd
    Info (12022): Found design unit 1: dac_clock-arch
    Info (12023): Found entity 1: dac_clock
Info (12021): Found 2 design units, including 1 entities, in source file dac_frequency.vhd
    Info (12022): Found design unit 1: dac_frequency-SYN
    Info (12023): Found entity 1: dac_frequency
Info (12021): Found 2 design units, including 1 entities, in source file triangle.vhd
    Info (12022): Found design unit 1: osc-arch
    Info (12023): Found entity 1: osc
Info (12021): Found 2 design units, including 1 entities, in source file osc_freq.vhd
    Info (12022): Found design unit 1: osc_freq-SYN
    Info (12023): Found entity 1: osc_freq
Info (12127): Elaborating entity "main_small" for the top level hierarchy
Info (12128): Elaborating entity "g00_audio_interface" for hierarchy "g00_audio_interface:inst7"
Info (12128): Elaborating entity "twentyfour_mhz_clock" for hierarchy "twentyfour_mhz_clock:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "twentyfour_mhz_clock:inst6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "twentyfour_mhz_clock:inst6|altpll:altpll_component"
Info (12133): Instantiated megafunction "twentyfour_mhz_clock:inst6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=twentyfour_mhz_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "mixer_2" for hierarchy "mixer_2:inst9"
Info (12128): Elaborating entity "sample_reader_kick" for hierarchy "sample_reader_kick:inst"
Warning (10540): VHDL Signal Declaration warning at sample_reader_kick.vhd(21): used explicit default value for signal "sample_size" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at sample_reader_kick.vhd(52): signal "internal_is_playing" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sample_reader_kick.vhd(59): signal "current_sample_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sample_reader_kick.vhd(59): signal "sample_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at sample_reader_kick.vhd(49): inferring latch(es) for signal or variable "internal_is_playing", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "internal_is_playing" at sample_reader_kick.vhd(49)
Info (12128): Elaborating entity "kick" for hierarchy "sample_reader_kick:inst|kick:kick1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/kick.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8572"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kh71.tdf
    Info (12023): Found entity 1: altsyncram_kh71
Info (12128): Elaborating entity "altsyncram_kh71" for hierarchy "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf
    Info (12023): Found entity 1: decode_3oa
Info (12128): Elaborating entity "decode_3oa" for hierarchy "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|decode_3oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf
    Info (12023): Found entity 1: mux_1kb
Info (12128): Elaborating entity "mux_1kb" for hierarchy "sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|mux_1kb:mux2"
Warning (12125): Using design file sequencer_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sequencer_4
Info (12128): Elaborating entity "sequencer_4" for hierarchy "sequencer_4:inst15"
Info (12128): Elaborating entity "sequencer" for hierarchy "sequencer_4:inst15|sequencer:inst1"
Info (12128): Elaborating entity "bpm_clock" for hierarchy "bpm_clock:inst2"
Info (12128): Elaborating entity "bpm" for hierarchy "bpm:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "bpm:inst3|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "bpm:inst3|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "bpm:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "130"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "clock_speed" for hierarchy "clock_speed:inst4"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "clock_speed:inst4|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "clock_speed:inst4|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "clock_speed:inst4|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "50000000"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "27"
Info (12128): Elaborating entity "basic_sequence" for hierarchy "basic_sequence:inst5"
Info (12128): Elaborating entity "basic_sequence_lpm_constant_r19" for hierarchy "basic_sequence:inst5|basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component"
Info (12128): Elaborating entity "basic_sequence_off" for hierarchy "basic_sequence_off:inst14"
Info (12128): Elaborating entity "basic_sequence_off_lpm_constant_r19" for hierarchy "basic_sequence_off:inst14|basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component"
Info (12128): Elaborating entity "seq_clap" for hierarchy "seq_clap:inst8"
Info (12128): Elaborating entity "seq_clap_lpm_constant_o69" for hierarchy "seq_clap:inst8|seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component"
Info (12128): Elaborating entity "sample_reader_hh" for hierarchy "sample_reader_hh:inst11"
Warning (10540): VHDL Signal Declaration warning at sample_reader_hh.vhd(21): used explicit default value for signal "sample_size" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at sample_reader_hh.vhd(52): signal "internal_is_playing" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sample_reader_hh.vhd(59): signal "current_sample_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sample_reader_hh.vhd(59): signal "sample_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at sample_reader_hh.vhd(49): inferring latch(es) for signal or variable "internal_is_playing", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "internal_is_playing" at sample_reader_hh.vhd(49)
Info (12128): Elaborating entity "hh" for hierarchy "sample_reader_hh:inst11|hh:hh1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/hh.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3953"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ua71.tdf
    Info (12023): Found entity 1: altsyncram_ua71
Info (12128): Elaborating entity "altsyncram_ua71" for hierarchy "sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated"
Info (12128): Elaborating entity "dac_clock" for hierarchy "dac_clock:inst1"
Info (12128): Elaborating entity "dac_frequency" for hierarchy "dac_frequency:inst12"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "48000"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "17"
Info (12128): Elaborating entity "osc" for hierarchy "osc:inst19"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register g00_audio_interface:inst7|bit_count[2] will power up to High
    Critical Warning (18010): Register g00_audio_interface:inst7|bit_count[0] will power up to High
    Critical Warning (18010): Register g00_audio_interface:inst7|bit_count[1] will power up to High
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/output_files/drum_machine.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 470 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 364 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Tue Nov 07 18:37:07 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PROJET_Dervieux_Bian_Geoffroy/projet_drum_machine/output_files/drum_machine.map.smsg.


