-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln78_reg_2032 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln78_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln79_fu_953_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln79_reg_2036 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln84_fu_973_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln84_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln84_reg_2041_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_977_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_2049 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_2049_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1003_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_reg_2075 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_reg_2080 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1085_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_2085 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln83_fu_1157_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_2090 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_2090_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1161_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_reg_2095 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_fu_1233_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_reg_2100 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_3_fu_1477_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_3_reg_2105 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln84_7_fu_1636_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_7_reg_2110 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_11_fu_1818_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_11_reg_2125 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_15_fu_1976_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln84_15_reg_2130 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln84_5_fu_995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln84_4_fu_1650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_6_fu_1663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_7_fu_1993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln84_8_fu_2006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_282 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln79_fu_1305_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_286 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln78_fu_965_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_290 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln78_1_fu_923_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (12 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_we1_local : STD_LOGIC;
    signal C_d1_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce1_local : STD_LOGIC;
    signal C_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_we0_local : STD_LOGIC;
    signal C_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce0_local : STD_LOGIC;
    signal C_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_771_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln84_1_fu_1331_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln84_5_fu_1672_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln84_fu_1326_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln84_4_fu_1668_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_775_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln84_3_fu_1490_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln84_7_fu_1830_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_775_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln84_2_fu_1485_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln84_6_fu_1826_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_771_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_805_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_775_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_865_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_879_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_fu_935_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln78_fu_939_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_987_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_1003_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1085_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_fu_1161_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_fu_1233_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln78_fu_961_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_787_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln84_fu_1343_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln84_fu_1347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_1_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_1_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_fu_1381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_2_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_3_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_1_fu_1401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_2_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_4_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_8_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_4_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_3_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_5_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_1_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_2_fu_1463_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_857_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_847_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln84_1_fu_1502_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln84_1_fu_1506_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_1512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1494_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_5_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_6_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_6_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_7_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_4_fu_1540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_7_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_2_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_8_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_5_fu_1560_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_8_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_10_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_9_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_9_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_9_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_11_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_3_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_6_fu_1622_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln84_4_fu_1644_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_fu_1655_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln84_2_fu_1684_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln84_2_fu_1688_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_fu_1694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_10_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_12_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_11_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_13_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_8_fu_1722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_12_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_4_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_13_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_9_fu_1742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_14_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_16_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_10_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_14_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_15_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_17_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_5_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_10_fu_1804_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln84_3_fu_1842_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln84_3_fu_1846_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_33_fu_1852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_15_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_18_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_16_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_19_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_12_fu_1880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_17_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_6_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_18_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_13_fu_1900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_20_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_22_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_11_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_19_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_21_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_23_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln84_7_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_14_fu_1962_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_fu_1984_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_28_fu_1998_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_1_fu_1003_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1003_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1085_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1161_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1233_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_33_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U229 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_771_p0,
        din1 => grp_fu_771_p1,
        dout => grp_fu_771_p2);

    mul_24s_24s_48_1_1_U230 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_775_p0,
        din1 => grp_fu_775_p1,
        dout => grp_fu_775_p2);

    sparsemux_33_6_24_1_1_U231 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_4_reload,
        din2 => scale_8_reload,
        din3 => scale_12_reload,
        din4 => scale_16_reload,
        din5 => scale_20_reload,
        din6 => scale_24_reload,
        din7 => scale_28_reload,
        din8 => scale_32_reload,
        din9 => scale_36_reload,
        din10 => scale_40_reload,
        din11 => scale_44_reload,
        din12 => scale_48_reload,
        din13 => scale_52_reload,
        din14 => scale_56_reload,
        din15 => scale_60_reload,
        def => tmp_1_fu_1003_p33,
        sel => select_ln79_fu_953_p3,
        dout => tmp_1_fu_1003_p35);

    sparsemux_33_6_24_1_1_U232 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_5_reload,
        din2 => scale_9_reload,
        din3 => scale_13_reload,
        din4 => scale_17_reload,
        din5 => scale_21_reload,
        din6 => scale_25_reload,
        din7 => scale_29_reload,
        din8 => scale_33_reload,
        din9 => scale_37_reload,
        din10 => scale_41_reload,
        din11 => scale_45_reload,
        din12 => scale_49_reload,
        din13 => scale_53_reload,
        din14 => scale_57_reload,
        din15 => scale_61_reload,
        def => tmp_11_fu_1085_p33,
        sel => select_ln79_fu_953_p3,
        dout => tmp_11_fu_1085_p35);

    sparsemux_33_6_24_1_1_U233 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_6_reload,
        din2 => scale_10_reload,
        din3 => scale_14_reload,
        din4 => scale_18_reload,
        din5 => scale_22_reload,
        din6 => scale_26_reload,
        din7 => scale_30_reload,
        din8 => scale_34_reload,
        din9 => scale_38_reload,
        din10 => scale_42_reload,
        din11 => scale_46_reload,
        din12 => scale_50_reload,
        din13 => scale_54_reload,
        din14 => scale_58_reload,
        din15 => scale_62_reload,
        def => tmp_20_fu_1161_p33,
        sel => select_ln79_fu_953_p3,
        dout => tmp_20_fu_1161_p35);

    sparsemux_33_6_24_1_1_U234 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_7_reload,
        din2 => scale_11_reload,
        din3 => scale_15_reload,
        din4 => scale_19_reload,
        din5 => scale_23_reload,
        din6 => scale_27_reload,
        din7 => scale_31_reload,
        din8 => scale_35_reload,
        din9 => scale_39_reload,
        din10 => scale_43_reload,
        din11 => scale_47_reload,
        din12 => scale_51_reload,
        din13 => scale_55_reload,
        din14 => scale_59_reload,
        din15 => scale_63_reload,
        def => tmp_29_fu_1233_p33,
        sel => select_ln79_fu_953_p3,
        dout => tmp_29_fu_1233_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln78_fu_917_p2 = ap_const_lv1_0))) then 
                    i_fu_286 <= select_ln78_fu_965_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_286 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln78_fu_917_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_290 <= add_ln78_1_fu_923_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_290 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln78_fu_917_p2 = ap_const_lv1_0))) then 
                    j_fu_282 <= add_ln79_fu_1305_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_282 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln78_reg_2032 <= icmp_ln78_fu_917_p2;
                lshr_ln1_reg_2049 <= select_ln79_fu_953_p3(5 downto 2);
                lshr_ln1_reg_2049_pp0_iter1_reg <= lshr_ln1_reg_2049;
                select_ln79_reg_2036 <= select_ln79_fu_953_p3;
                select_ln84_11_reg_2125 <= select_ln84_11_fu_1818_p3;
                select_ln84_15_reg_2130 <= select_ln84_15_fu_1976_p3;
                tmp_11_reg_2085 <= tmp_11_fu_1085_p35;
                tmp_1_reg_2075 <= tmp_1_fu_1003_p35;
                tmp_20_reg_2095 <= tmp_20_fu_1161_p35;
                tmp_29_reg_2100 <= tmp_29_fu_1233_p35;
                tmp_9_reg_2080 <= select_ln79_fu_953_p3(5 downto 1);
                trunc_ln83_reg_2090 <= trunc_ln83_fu_1157_p1;
                trunc_ln83_reg_2090_pp0_iter1_reg <= trunc_ln83_reg_2090;
                trunc_ln84_reg_2041 <= trunc_ln84_fu_973_p1;
                trunc_ln84_reg_2041_pp0_iter1_reg <= trunc_ln84_reg_2041;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                select_ln84_3_reg_2105 <= select_ln84_3_fu_1477_p3;
                select_ln84_7_reg_2110 <= select_ln84_7_fu_1636_p3;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    C_address0 <= C_address0_local;

    C_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln84_6_fu_1663_p1, ap_block_pp0_stage1, zext_ln84_8_fu_2006_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                C_address0_local <= zext_ln84_8_fu_2006_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                C_address0_local <= zext_ln84_6_fu_1663_p1(14 - 1 downto 0);
            else 
                C_address0_local <= "XXXXXXXXXXXXXX";
            end if;
        else 
            C_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_address1 <= C_address1_local;

    C_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln84_4_fu_1650_p1, zext_ln84_7_fu_1993_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                C_address1_local <= zext_ln84_7_fu_1993_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                C_address1_local <= zext_ln84_4_fu_1650_p1(14 - 1 downto 0);
            else 
                C_address1_local <= "XXXXXXXXXXXXXX";
            end if;
        else 
            C_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_ce1 <= C_ce1_local;

    C_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce1_local <= ap_const_logic_1;
        else 
            C_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= C_d0_local;

    C_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, select_ln84_7_reg_2110, select_ln84_15_reg_2130, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                C_d0_local <= select_ln84_15_reg_2130;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                C_d0_local <= select_ln84_7_reg_2110;
            else 
                C_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            C_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_d1 <= C_d1_local;

    C_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, select_ln84_3_reg_2105, select_ln84_11_reg_2125, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                C_d1_local <= select_ln84_11_reg_2125;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                C_d1_local <= select_ln84_3_reg_2105;
            else 
                C_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            C_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_we1 <= C_we1_local;

    C_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we1_local <= ap_const_logic_1;
        else 
            C_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln78_1_fu_923_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv13_1));
    add_ln78_fu_939_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln79_fu_1305_p2 <= std_logic_vector(unsigned(zext_ln78_fu_961_p1) + unsigned(ap_const_lv7_4));
    add_ln84_1_fu_1506_p2 <= std_logic_vector(unsigned(grp_fu_847_p4) + unsigned(zext_ln84_1_fu_1502_p1));
    add_ln84_2_fu_1688_p2 <= std_logic_vector(unsigned(grp_fu_787_p4) + unsigned(zext_ln84_2_fu_1684_p1));
    add_ln84_3_fu_1846_p2 <= std_logic_vector(unsigned(grp_fu_847_p4) + unsigned(zext_ln84_3_fu_1842_p1));
    add_ln84_4_fu_1644_p3 <= (trunc_ln84_reg_2041 & select_ln79_reg_2036);
    add_ln84_fu_1347_p2 <= std_logic_vector(unsigned(grp_fu_787_p4) + unsigned(zext_ln84_fu_1343_p1));
    and_ln84_10_fu_1598_p2 <= (tmp_15_fu_1512_p3 and select_ln84_5_fu_1560_p3);
    and_ln84_11_fu_1616_p2 <= (xor_ln84_9_fu_1610_p2 and grp_fu_839_p3);
    and_ln84_12_fu_1708_p2 <= (xor_ln84_10_fu_1702_p2 and tmp_23_fu_1676_p3);
    and_ln84_13_fu_1736_p2 <= (xor_ln84_11_fu_1730_p2 and grp_fu_813_p2);
    and_ln84_14_fu_1750_p2 <= (grp_fu_827_p2 and and_ln84_12_fu_1708_p2);
    and_ln84_15_fu_1774_p2 <= (xor_ln84_13_fu_1768_p2 and or_ln84_4_fu_1762_p2);
    and_ln84_16_fu_1780_p2 <= (tmp_24_fu_1694_p3 and select_ln84_9_fu_1742_p3);
    and_ln84_17_fu_1798_p2 <= (xor_ln84_14_fu_1792_p2 and grp_fu_779_p3);
    and_ln84_18_fu_1866_p2 <= (xor_ln84_15_fu_1860_p2 and tmp_32_fu_1834_p3);
    and_ln84_19_fu_1894_p2 <= (xor_ln84_16_fu_1888_p2 and grp_fu_873_p2);
    and_ln84_1_fu_1395_p2 <= (xor_ln84_1_fu_1389_p2 and grp_fu_813_p2);
    and_ln84_20_fu_1908_p2 <= (grp_fu_887_p2 and and_ln84_18_fu_1866_p2);
    and_ln84_21_fu_1932_p2 <= (xor_ln84_18_fu_1926_p2 and or_ln84_6_fu_1920_p2);
    and_ln84_22_fu_1938_p2 <= (tmp_33_fu_1852_p3 and select_ln84_13_fu_1900_p3);
    and_ln84_23_fu_1956_p2 <= (xor_ln84_19_fu_1950_p2 and grp_fu_839_p3);
    and_ln84_2_fu_1409_p2 <= (grp_fu_827_p2 and and_ln84_fu_1367_p2);
    and_ln84_3_fu_1433_p2 <= (xor_ln84_3_fu_1427_p2 and or_ln84_fu_1421_p2);
    and_ln84_4_fu_1439_p2 <= (tmp_5_fu_1353_p3 and select_ln84_1_fu_1401_p3);
    and_ln84_5_fu_1457_p2 <= (xor_ln84_4_fu_1451_p2 and grp_fu_779_p3);
    and_ln84_6_fu_1526_p2 <= (xor_ln84_5_fu_1520_p2 and tmp_14_fu_1494_p3);
    and_ln84_7_fu_1554_p2 <= (xor_ln84_6_fu_1548_p2 and grp_fu_873_p2);
    and_ln84_8_fu_1568_p2 <= (grp_fu_887_p2 and and_ln84_6_fu_1526_p2);
    and_ln84_9_fu_1592_p2 <= (xor_ln84_8_fu_1586_p2 and or_ln84_2_fu_1580_p2);
    and_ln84_fu_1367_p2 <= (xor_ln84_fu_1361_p2 and tmp_4_fu_1335_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln78_reg_2032)
    begin
        if (((icmp_ln78_reg_2032 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_286)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_290)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_290;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_282, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_282;
        end if; 
    end process;


    grp_fu_771_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, sext_ln84_1_fu_1331_p1, sext_ln84_5_fu_1672_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_771_p0 <= sext_ln84_5_fu_1672_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_771_p0 <= sext_ln84_1_fu_1331_p1(24 - 1 downto 0);
        else 
            grp_fu_771_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_771_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, sext_ln84_fu_1326_p1, sext_ln84_4_fu_1668_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_771_p1 <= sext_ln84_4_fu_1668_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_771_p1 <= sext_ln84_fu_1326_p1(24 - 1 downto 0);
        else 
            grp_fu_771_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_775_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, sext_ln84_3_fu_1490_p1, sext_ln84_7_fu_1830_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_775_p0 <= sext_ln84_7_fu_1830_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_775_p0 <= sext_ln84_3_fu_1490_p1(24 - 1 downto 0);
        else 
            grp_fu_775_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_775_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, sext_ln84_2_fu_1485_p1, sext_ln84_6_fu_1826_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_775_p1 <= sext_ln84_6_fu_1826_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_775_p1 <= sext_ln84_2_fu_1485_p1(24 - 1 downto 0);
        else 
            grp_fu_775_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_779_p3 <= grp_fu_771_p2(47 downto 47);
    grp_fu_787_p4 <= grp_fu_771_p2(39 downto 16);
    grp_fu_797_p3 <= grp_fu_771_p2(15 downto 15);
    grp_fu_805_p3 <= grp_fu_771_p2(47 downto 41);
    grp_fu_813_p2 <= "1" when (grp_fu_805_p3 = ap_const_lv7_7F) else "0";
    grp_fu_819_p3 <= grp_fu_771_p2(47 downto 40);
    grp_fu_827_p2 <= "1" when (grp_fu_819_p3 = ap_const_lv8_FF) else "0";
    grp_fu_833_p2 <= "1" when (grp_fu_819_p3 = ap_const_lv8_0) else "0";
    grp_fu_839_p3 <= grp_fu_775_p2(47 downto 47);
    grp_fu_847_p4 <= grp_fu_775_p2(39 downto 16);
    grp_fu_857_p3 <= grp_fu_775_p2(15 downto 15);
    grp_fu_865_p3 <= grp_fu_775_p2(47 downto 41);
    grp_fu_873_p2 <= "1" when (grp_fu_865_p3 = ap_const_lv7_7F) else "0";
    grp_fu_879_p3 <= grp_fu_775_p2(47 downto 40);
    grp_fu_887_p2 <= "1" when (grp_fu_879_p3 = ap_const_lv8_FF) else "0";
    grp_fu_893_p2 <= "1" when (grp_fu_879_p3 = ap_const_lv8_0) else "0";
    icmp_ln78_fu_917_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv13_1000) else "0";
    lshr_ln1_fu_977_p4 <= select_ln79_fu_953_p3(5 downto 2);
    or_ln84_10_fu_1786_p2 <= (and_ln84_16_fu_1780_p2 or and_ln84_14_fu_1750_p2);
    or_ln84_11_fu_1944_p2 <= (and_ln84_22_fu_1938_p2 or and_ln84_20_fu_1908_p2);
    or_ln84_1_fu_1471_p2 <= (and_ln84_5_fu_1457_p2 or and_ln84_3_fu_1433_p2);
    or_ln84_2_fu_1580_p2 <= (xor_ln84_7_fu_1574_p2 or tmp_15_fu_1512_p3);
    or_ln84_3_fu_1630_p2 <= (and_ln84_9_fu_1592_p2 or and_ln84_11_fu_1616_p2);
    or_ln84_4_fu_1762_p2 <= (xor_ln84_12_fu_1756_p2 or tmp_24_fu_1694_p3);
    or_ln84_5_fu_1812_p2 <= (and_ln84_17_fu_1798_p2 or and_ln84_15_fu_1774_p2);
    or_ln84_6_fu_1920_p2 <= (xor_ln84_17_fu_1914_p2 or tmp_33_fu_1852_p3);
    or_ln84_7_fu_1970_p2 <= (and_ln84_23_fu_1956_p2 or and_ln84_21_fu_1932_p2);
    or_ln84_8_fu_1445_p2 <= (and_ln84_4_fu_1439_p2 or and_ln84_2_fu_1409_p2);
    or_ln84_9_fu_1604_p2 <= (and_ln84_8_fu_1568_p2 or and_ln84_10_fu_1598_p2);
    or_ln84_fu_1421_p2 <= (xor_ln84_2_fu_1415_p2 or tmp_5_fu_1353_p3);
    select_ln78_fu_965_p3 <= 
        add_ln78_fu_939_p2 when (tmp_fu_945_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln79_fu_953_p3 <= 
        ap_const_lv6_0 when (tmp_fu_945_p3(0) = '1') else 
        trunc_ln78_fu_935_p1;
    select_ln84_10_fu_1804_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln84_15_fu_1774_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln84_11_fu_1818_p3 <= 
        select_ln84_10_fu_1804_p3 when (or_ln84_5_fu_1812_p2(0) = '1') else 
        add_ln84_2_fu_1688_p2;
    select_ln84_12_fu_1880_p3 <= 
        grp_fu_887_p2 when (and_ln84_18_fu_1866_p2(0) = '1') else 
        grp_fu_893_p2;
    select_ln84_13_fu_1900_p3 <= 
        and_ln84_19_fu_1894_p2 when (and_ln84_18_fu_1866_p2(0) = '1') else 
        grp_fu_887_p2;
    select_ln84_14_fu_1962_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln84_21_fu_1932_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln84_15_fu_1976_p3 <= 
        select_ln84_14_fu_1962_p3 when (or_ln84_7_fu_1970_p2(0) = '1') else 
        add_ln84_3_fu_1846_p2;
    select_ln84_1_fu_1401_p3 <= 
        and_ln84_1_fu_1395_p2 when (and_ln84_fu_1367_p2(0) = '1') else 
        grp_fu_827_p2;
    select_ln84_2_fu_1463_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln84_3_fu_1433_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln84_3_fu_1477_p3 <= 
        select_ln84_2_fu_1463_p3 when (or_ln84_1_fu_1471_p2(0) = '1') else 
        add_ln84_fu_1347_p2;
    select_ln84_4_fu_1540_p3 <= 
        grp_fu_887_p2 when (and_ln84_6_fu_1526_p2(0) = '1') else 
        grp_fu_893_p2;
    select_ln84_5_fu_1560_p3 <= 
        and_ln84_7_fu_1554_p2 when (and_ln84_6_fu_1526_p2(0) = '1') else 
        grp_fu_887_p2;
    select_ln84_6_fu_1622_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln84_9_fu_1592_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln84_7_fu_1636_p3 <= 
        select_ln84_6_fu_1622_p3 when (or_ln84_3_fu_1630_p2(0) = '1') else 
        add_ln84_1_fu_1506_p2;
    select_ln84_8_fu_1722_p3 <= 
        grp_fu_827_p2 when (and_ln84_12_fu_1708_p2(0) = '1') else 
        grp_fu_833_p2;
    select_ln84_9_fu_1742_p3 <= 
        and_ln84_13_fu_1736_p2 when (and_ln84_12_fu_1708_p2(0) = '1') else 
        grp_fu_827_p2;
    select_ln84_fu_1381_p3 <= 
        grp_fu_827_p2 when (and_ln84_fu_1367_p2(0) = '1') else 
        grp_fu_833_p2;
        sext_ln84_1_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_2075),48));

        sext_ln84_2_fu_1485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),48));

        sext_ln84_3_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_reg_2085),48));

        sext_ln84_4_fu_1668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115),48));

        sext_ln84_5_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_reg_2095),48));

        sext_ln84_6_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120),48));

        sext_ln84_7_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_reg_2100),48));

        sext_ln84_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),48));

    tmp_10_fu_1655_p4 <= ((trunc_ln84_reg_2041 & tmp_9_reg_2080) & ap_const_lv1_1);
    tmp_11_fu_1085_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_14_fu_1494_p3 <= grp_fu_775_p2(39 downto 39);
    tmp_15_fu_1512_p3 <= add_ln84_1_fu_1506_p2(23 downto 23);
    tmp_16_fu_1532_p3 <= grp_fu_775_p2(40 downto 40);
    tmp_19_fu_1984_p5 <= (((trunc_ln84_reg_2041_pp0_iter1_reg & lshr_ln1_reg_2049_pp0_iter1_reg) & ap_const_lv1_1) & trunc_ln83_reg_2090_pp0_iter1_reg);
    tmp_1_fu_1003_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_20_fu_1161_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_23_fu_1676_p3 <= grp_fu_771_p2(39 downto 39);
    tmp_24_fu_1694_p3 <= add_ln84_2_fu_1688_p2(23 downto 23);
    tmp_25_fu_1714_p3 <= grp_fu_771_p2(40 downto 40);
    tmp_28_fu_1998_p4 <= ((trunc_ln84_reg_2041_pp0_iter1_reg & lshr_ln1_reg_2049_pp0_iter1_reg) & ap_const_lv2_3);
    tmp_29_fu_1233_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_32_fu_1834_p3 <= grp_fu_775_p2(39 downto 39);
    tmp_33_fu_1852_p3 <= add_ln84_3_fu_1846_p2(23 downto 23);
    tmp_34_fu_1872_p3 <= grp_fu_775_p2(40 downto 40);
    tmp_4_fu_1335_p3 <= grp_fu_771_p2(39 downto 39);
    tmp_5_fu_1353_p3 <= add_ln84_fu_1347_p2(23 downto 23);
    tmp_6_fu_1373_p3 <= grp_fu_771_p2(40 downto 40);
    tmp_fu_945_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_987_p3 <= (trunc_ln84_fu_973_p1 & lshr_ln1_fu_977_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln84_5_fu_995_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln84_5_fu_995_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln84_5_fu_995_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln84_5_fu_995_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln78_fu_935_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);
    trunc_ln83_fu_1157_p1 <= select_ln79_fu_953_p3(1 - 1 downto 0);
    trunc_ln84_fu_973_p1 <= select_ln78_fu_965_p3(8 - 1 downto 0);
    xor_ln84_10_fu_1702_p2 <= (tmp_24_fu_1694_p3 xor ap_const_lv1_1);
    xor_ln84_11_fu_1730_p2 <= (tmp_25_fu_1714_p3 xor ap_const_lv1_1);
    xor_ln84_12_fu_1756_p2 <= (select_ln84_8_fu_1722_p3 xor ap_const_lv1_1);
    xor_ln84_13_fu_1768_p2 <= (grp_fu_779_p3 xor ap_const_lv1_1);
    xor_ln84_14_fu_1792_p2 <= (or_ln84_10_fu_1786_p2 xor ap_const_lv1_1);
    xor_ln84_15_fu_1860_p2 <= (tmp_33_fu_1852_p3 xor ap_const_lv1_1);
    xor_ln84_16_fu_1888_p2 <= (tmp_34_fu_1872_p3 xor ap_const_lv1_1);
    xor_ln84_17_fu_1914_p2 <= (select_ln84_12_fu_1880_p3 xor ap_const_lv1_1);
    xor_ln84_18_fu_1926_p2 <= (grp_fu_839_p3 xor ap_const_lv1_1);
    xor_ln84_19_fu_1950_p2 <= (or_ln84_11_fu_1944_p2 xor ap_const_lv1_1);
    xor_ln84_1_fu_1389_p2 <= (tmp_6_fu_1373_p3 xor ap_const_lv1_1);
    xor_ln84_2_fu_1415_p2 <= (select_ln84_fu_1381_p3 xor ap_const_lv1_1);
    xor_ln84_3_fu_1427_p2 <= (grp_fu_779_p3 xor ap_const_lv1_1);
    xor_ln84_4_fu_1451_p2 <= (or_ln84_8_fu_1445_p2 xor ap_const_lv1_1);
    xor_ln84_5_fu_1520_p2 <= (tmp_15_fu_1512_p3 xor ap_const_lv1_1);
    xor_ln84_6_fu_1548_p2 <= (tmp_16_fu_1532_p3 xor ap_const_lv1_1);
    xor_ln84_7_fu_1574_p2 <= (select_ln84_4_fu_1540_p3 xor ap_const_lv1_1);
    xor_ln84_8_fu_1586_p2 <= (grp_fu_839_p3 xor ap_const_lv1_1);
    xor_ln84_9_fu_1610_p2 <= (or_ln84_9_fu_1604_p2 xor ap_const_lv1_1);
    xor_ln84_fu_1361_p2 <= (tmp_5_fu_1353_p3 xor ap_const_lv1_1);
    zext_ln78_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln79_fu_953_p3),7));
    zext_ln84_1_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_857_p3),24));
    zext_ln84_2_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_797_p3),24));
    zext_ln84_3_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_857_p3),24));
    zext_ln84_4_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_4_fu_1644_p3),64));
    zext_ln84_5_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_987_p3),64));
    zext_ln84_6_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1655_p4),64));
    zext_ln84_7_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1984_p5),64));
    zext_ln84_8_fu_2006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_1998_p4),64));
    zext_ln84_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_797_p3),24));
end behav;
