{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661084273923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661084273923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 17:47:53 2022 " "Processing started: Sun Aug 21 17:47:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661084273923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084273923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW_1 -c HW_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW_1 -c HW_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084273924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661084274417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661084274417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file full_add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-trivial " "Found design unit 1: halfadder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Full_add.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-trivial " "Found design unit 2: fulladder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Full_add.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284104 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Full_add.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284104 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Full_add.vhdl" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_3-Equations " "Found design unit 7: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_3 " "Found entity 6: OR_3" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/Gates.vhdl" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284111 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-Struct " "Found design unit 1: Add_Sub-Struct" {  } { { "HW_1.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/HW_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "HW_1.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/HW_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661084284112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661084284152 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "DUT.vhdl(14) " "VHDL Subtype or Type Declaration warning at DUT.vhdl(14): subtype or type has null range" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 14 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 "|DUT"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "DUT.vhdl(15) " "VHDL Subtype or Type Declaration warning at DUT.vhdl(15): subtype or type has null range" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 15 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 "|DUT"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "DUT.vhdl(17) " "VHDL Subtype or Type Declaration warning at DUT.vhdl(17): subtype or type has null range" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 "|DUT"}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "3 3 to 0 A DUT.vhdl(26) " "VHDL assignment error at DUT.vhdl(26): index 3 is outside the range (3 to 0) of object \"A\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 26 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "2 3 to 0 A DUT.vhdl(27) " "VHDL assignment error at DUT.vhdl(27): index 2 is outside the range (3 to 0) of object \"A\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 27 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "1 3 to 0 A DUT.vhdl(28) " "VHDL assignment error at DUT.vhdl(28): index 1 is outside the range (3 to 0) of object \"A\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 28 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "0 3 to 0 A DUT.vhdl(29) " "VHDL assignment error at DUT.vhdl(29): index 0 is outside the range (3 to 0) of object \"A\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 29 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284158 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "3 3 to 0 B DUT.vhdl(30) " "VHDL assignment error at DUT.vhdl(30): index 3 is outside the range (3 to 0) of object \"B\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 30 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "2 3 to 0 B DUT.vhdl(31) " "VHDL assignment error at DUT.vhdl(31): index 2 is outside the range (3 to 0) of object \"B\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 31 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "1 3 to 0 B DUT.vhdl(32) " "VHDL assignment error at DUT.vhdl(32): index 1 is outside the range (3 to 0) of object \"B\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 32 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "0 3 to 0 B DUT.vhdl(33) " "VHDL assignment error at DUT.vhdl(33): index 0 is outside the range (3 to 0) of object \"B\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 33 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "3 3 to 0 S DUT.vhdl(36) " "VHDL assignment error at DUT.vhdl(36): index 3 is outside the range (3 to 0) of object \"S\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 36 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "2 3 to 0 S DUT.vhdl(37) " "VHDL assignment error at DUT.vhdl(37): index 2 is outside the range (3 to 0) of object \"S\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 37 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "1 3 to 0 S DUT.vhdl(38) " "VHDL assignment error at DUT.vhdl(38): index 1 is outside the range (3 to 0) of object \"S\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 38 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "0 3 to 0 S DUT.vhdl(39) " "VHDL assignment error at DUT.vhdl(39): index 0 is outside the range (3 to 0) of object \"S\"" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/HW_1/DUT.vhdl" 39 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661084284159 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661084284160 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661084284246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 21 17:48:04 2022 " "Processing ended: Sun Aug 21 17:48:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661084284246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661084284246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661084284246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284246 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661084284866 ""}
