#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  1 11:25:53 2025
# Process ID: 10444
# Current directory: C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1
# Command line: vivado.exe -log score_top_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source score_top_module.tcl -notrace
# Log file: C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module.vdi
# Journal file: C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source score_top_module.tcl -notrace
Command: link_design -top score_top_module -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnS'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 575.574 ; gain = 324.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 582.945 ; gain = 7.371

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10254e963

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1115.531 ; gain = 532.586

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.531 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1115.531 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1115.531 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10254e963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1115.531 ; gain = 539.957
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file score_top_module_drc_opted.rpt -pb score_top_module_drc_opted.pb -rpx score_top_module_drc_opted.rpx
Command: report_drc -file score_top_module_drc_opted.rpt -pb score_top_module_drc_opted.pb -rpx score_top_module_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6157b58d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1115.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a1b26ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1126.668 ; gain = 11.137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20cd1ce62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1126.668 ; gain = 11.137

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20cd1ce62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1126.668 ; gain = 11.137
Phase 1 Placer Initialization | Checksum: 20cd1ce62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1126.668 ; gain = 11.137

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 20cd1ce62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1126.668 ; gain = 11.137
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 12a1b26ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1126.668 ; gain = 11.137
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1126.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file score_top_module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1126.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file score_top_module_utilization_placed.rpt -pb score_top_module_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1126.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file score_top_module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.668 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 1.80.  However, the CONFIG_VOLTAGE for current_design is set to 3.3.  Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: D18 (IO_L1P_T0_D00_MOSI_14), D19 (IO_L1N_T0_D01_DIN_14), G18 (IO_L2P_T0_D02_14), F18 (IO_L2N_T0_D03_14), E18 (IO_L3P_T0_DQS_PUDC_B_14), and K19 (IO_L6P_T0_FCS_B_14)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8c37161 ConstDB: 0 ShapeSum: 6157b58d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15d9c43d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1221.461 ; gain = 94.793
Post Restoration Checksum: NetGraph: 8219e7c0 NumContArr: db825c19 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 15d9c43d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15d9c43d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15d9c43d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
Phase 2 Router Initialization | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
Phase 4 Rip-up And Reroute | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
Phase 5 Delay and Skew Optimization | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
Phase 6.1 Hold Fix Iter | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
Phase 6 Post Hold Fix | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a8125ee7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.477 ; gain = 144.809

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 28 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1271.477 ; gain = 144.809
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1271.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file score_top_module_drc_routed.rpt -pb score_top_module_drc_routed.pb -rpx score_top_module_drc_routed.rpx
Command: report_drc -file score_top_module_drc_routed.rpt -pb score_top_module_drc_routed.pb -rpx score_top_module_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file score_top_module_methodology_drc_routed.rpt -pb score_top_module_methodology_drc_routed.pb -rpx score_top_module_methodology_drc_routed.rpx
Command: report_methodology -file score_top_module_methodology_drc_routed.rpt -pb score_top_module_methodology_drc_routed.pb -rpx score_top_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/impl_1/score_top_module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file score_top_module_power_routed.rpt -pb score_top_module_power_summary_routed.pb -rpx score_top_module_power_routed.rpx
Command: report_power -file score_top_module_power_routed.rpt -pb score_top_module_power_summary_routed.pb -rpx score_top_module_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 28 Warnings, 27 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file score_top_module_route_status.rpt -pb score_top_module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file score_top_module_timing_summary_routed.rpt -pb score_top_module_timing_summary_routed.pb -rpx score_top_module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file score_top_module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file score_top_module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file score_top_module_bus_skew_routed.rpt -pb score_top_module_bus_skew_routed.pb -rpx score_top_module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 11:26:36 2025...
