# Design Notes

-   To simplify the initial version, assume all delays are equal to exactly 1 clock cycle
