#ifndef TWICE_IO7_H
#define TWICE_IO7_H

#include "nds/mem/io.h"

namespace twice {

inline u8
io7_read8(NDS *nds, u32 addr)
{
	switch (addr) {
		IO_READ8_COMMON(1);
	case 0x4000138:
		/* TODO: rtc */
		return 0;
	case 0x4000240:
		return nds->vramstat;
	case 0x4000241:
		return nds->wramcnt;
	}

	fprintf(stderr, "nds 1 read 8 at %08X\n", addr);
	return 0;
}

inline u16
io7_read16(NDS *nds, u32 addr)
{
	switch (addr) {
		IO_READ16_COMMON(1);
	case 0x4000136:
		/* TODO: EXTKEYIN */
		return 0x3F;
	case 0x40001C0:
	case 0x40001C2:
		/* TODO: SPI */
		return 0;
	case 0x4000504:
		return nds->soundbias;
	}

	fprintf(stderr, "nds 1 read 16 at %08X\n", addr);
	return 0;
}

inline u32
io7_read32(NDS *nds, u32 addr)
{
	switch (addr) {
		IO_READ32_COMMON(1);
	}

	fprintf(stderr, "nds 1 read 32 at %08X\n", addr);
	return 0;
}

inline void
io7_write8(NDS *nds, u32 addr, u8 value)
{
	switch (addr) {
		IO_WRITE8_COMMON(1);
	case 0x4000138:
		/* TODO: rtc */
		return;
	case 0x4000300:
		if (nds->cpu[1]->gpr[15] < ARM7_BIOS_SIZE) {
			/* once bit 0 is set, cant be unset */
			nds->postflg[1] |= value & 1;
		}
		return;
	case 0x4000301:
		switch (value >> 6 & 0x3) {
		case 2:
			nds->cpu[1]->halted = true;
			nds->cpu[1]->force_stop();
			break;
		default:
			fprintf(stderr, "unhandled haltcnt\n");
		}
		nds->haltcnt = value;
		return;
	}

	fprintf(stderr, "nds 1 write 8 to %08X\n", addr);
}

inline void
io7_write16(NDS *nds, u32 addr, u16 value)
{
	switch (addr) {
		IO_WRITE16_COMMON(1);
	case 0x40001C0:
	case 0x40001C2:
		/* TODO: SPI */
		return;
	case 0x4000504:
		nds->soundbias = value & 0x3FF;
		return;
	}

	fprintf(stderr, "nds 1 write 16 to %08X\n", addr);
}

inline void
io7_write32(NDS *nds, u32 addr, u32 value)
{
	switch (addr) {
		IO_WRITE32_COMMON(1);
	}

	if (0x4000400 <= addr && addr < 0x4000520) {
		/* TODO: sound registers */
		return;
	}

	fprintf(stderr, "nds 1 write 32 to %08X\n", addr);
}

} // namespace twice

#endif
