0.6
2017.2
Jun 15 2017
18:52:51
D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_axi_s_i_data.v,1553387258,systemVerilog,,,,AESL_axi_s_i_data,D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_axi_s_o_data.v,1553387258,systemVerilog,,,,AESL_axi_s_o_data,D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_fifo.v,1553387258,systemVerilog,,,,fifo,D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/correlateTop.autotb.v,1553387258,systemVerilog,,,,apatb_correlateTop_top,D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/correlateTop.v,1553387202,systemVerilog,,,,correlateTop,D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
