
1_Reading_temperature_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000438  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005c0  080005c0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005c0  080005c0  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080005c0  080005c0  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080005c0  080005c0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005c0  080005c0  000015c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005c4  080005c4  000015c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080005c8  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000024  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ebd  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000547  00000000  00000000  00002ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  00003438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c0  00000000  00000000  00003560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001540  00000000  00000000  00003620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001fe7  00000000  00000000  00004b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000048f5  00000000  00000000  00006b47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000b43c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000026c  00000000  00000000  0000b480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0000b6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080005a8 	.word	0x080005a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080005a8 	.word	0x080005a8

080001c8 <fade_led_program>:


volatile uint8_t upcounter = 1;

void fade_led_program(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    if (upcounter == 1)    // increasing brightness
 80001cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000244 <fade_led_program+0x7c>)
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	b2db      	uxtb	r3, r3
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	d119      	bne.n	800020a <fade_led_program+0x42>
    {
        gpt4_ptr->TIMx_CCR1++;
 80001d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000248 <fade_led_program+0x80>)
 80001d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80001da:	3201      	adds	r2, #1
 80001dc:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2++;
 80001de:	4b1a      	ldr	r3, [pc, #104]	@ (8000248 <fade_led_program+0x80>)
 80001e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80001e2:	3201      	adds	r2, #1
 80001e4:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3++;
 80001e6:	4b18      	ldr	r3, [pc, #96]	@ (8000248 <fade_led_program+0x80>)
 80001e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80001ea:	3201      	adds	r2, #1
 80001ec:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4++;
 80001ee:	4b16      	ldr	r3, [pc, #88]	@ (8000248 <fade_led_program+0x80>)
 80001f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80001f2:	3201      	adds	r2, #1
 80001f4:	641a      	str	r2, [r3, #64]	@ 0x40

        if (gpt4_ptr->TIMx_CCR1 >= gpt4_ptr->TIMx_ARR)
 80001f6:	4b14      	ldr	r3, [pc, #80]	@ (8000248 <fade_led_program+0x80>)
 80001f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80001fa:	4b13      	ldr	r3, [pc, #76]	@ (8000248 <fade_led_program+0x80>)
 80001fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80001fe:	429a      	cmp	r2, r3
 8000200:	d31a      	bcc.n	8000238 <fade_led_program+0x70>
        {
            upcounter = 0; // switch direction at MAX
 8000202:	4b10      	ldr	r3, [pc, #64]	@ (8000244 <fade_led_program+0x7c>)
 8000204:	2200      	movs	r2, #0
 8000206:	701a      	strb	r2, [r3, #0]
        if (gpt4_ptr->TIMx_CCR1 == 0)
        {
            upcounter = 1; // switch direction at MIN
        }
    }
}
 8000208:	e016      	b.n	8000238 <fade_led_program+0x70>
        gpt4_ptr->TIMx_CCR1--;
 800020a:	4b0f      	ldr	r3, [pc, #60]	@ (8000248 <fade_led_program+0x80>)
 800020c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800020e:	3a01      	subs	r2, #1
 8000210:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2--;
 8000212:	4b0d      	ldr	r3, [pc, #52]	@ (8000248 <fade_led_program+0x80>)
 8000214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000216:	3a01      	subs	r2, #1
 8000218:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3--;
 800021a:	4b0b      	ldr	r3, [pc, #44]	@ (8000248 <fade_led_program+0x80>)
 800021c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800021e:	3a01      	subs	r2, #1
 8000220:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4--;
 8000222:	4b09      	ldr	r3, [pc, #36]	@ (8000248 <fade_led_program+0x80>)
 8000224:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000226:	3a01      	subs	r2, #1
 8000228:	641a      	str	r2, [r3, #64]	@ 0x40
        if (gpt4_ptr->TIMx_CCR1 == 0)
 800022a:	4b07      	ldr	r3, [pc, #28]	@ (8000248 <fade_led_program+0x80>)
 800022c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800022e:	2b00      	cmp	r3, #0
 8000230:	d102      	bne.n	8000238 <fade_led_program+0x70>
            upcounter = 1; // switch direction at MIN
 8000232:	4b04      	ldr	r3, [pc, #16]	@ (8000244 <fade_led_program+0x7c>)
 8000234:	2201      	movs	r2, #1
 8000236:	701a      	strb	r2, [r3, #0]
}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	20000000 	.word	0x20000000
 8000248:	40000800 	.word	0x40000800

0800024c <service_init>:
#endif

volatile uint16_t adc_value = 0;

void service_init()
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	rcc_init();
 8000250:	f000 f944 	bl	80004dc <rcc_init>
	adc_init_common(ADC_INDEPENDENT_MODE);
 8000254:	2000      	movs	r0, #0
 8000256:	f000 f817 	bl	8000288 <adc_init_common>
	adc1_init();
 800025a:	f000 f845 	bl	80002e8 <adc1_init>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}

08000262 <app_init>:

void app_init()
{
 8000262:	b480      	push	{r7}
 8000264:	af00      	add	r7, sp, #0
	;
}
 8000266:	bf00      	nop
 8000268:	46bd      	mov	sp, r7
 800026a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026e:	4770      	bx	lr

08000270 <main>:


int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	service_init();
 8000274:	f7ff ffea 	bl	800024c <service_init>
	app_init();
 8000278:	f7ff fff3 	bl	8000262 <app_init>

	while (1)
	{
		fill_adc_value(&adc_value);
 800027c:	4801      	ldr	r0, [pc, #4]	@ (8000284 <main+0x14>)
 800027e:	f000 f879 	bl	8000374 <fill_adc_value>
 8000282:	e7fb      	b.n	800027c <main+0xc>
 8000284:	20000020 	.word	0x20000020

08000288 <adc_init_common>:

#include <STM32_ADC.h>


void adc_init_common(uint8_t mode)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	71fb      	strb	r3, [r7, #7]
	if (mode == ADC_INDEPENDENT_MODE)
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d11d      	bne.n	80002d4 <adc_init_common+0x4c>
	{
		rcc_ptr->APB2ENR |= (0x700);									/// Clock init of ADC for all 3 ADCs
 8000298:	4b11      	ldr	r3, [pc, #68]	@ (80002e0 <adc_init_common+0x58>)
 800029a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800029c:	4a10      	ldr	r2, [pc, #64]	@ (80002e0 <adc_init_common+0x58>)
 800029e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80002a2:	6453      	str	r3, [r2, #68]	@ 0x44
		adc_common_ptr->CCR &= ~( 0x1F);								/// Clearing the multimode
 80002a4:	4b0f      	ldr	r3, [pc, #60]	@ (80002e4 <adc_init_common+0x5c>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	4a0e      	ldr	r2, [pc, #56]	@ (80002e4 <adc_init_common+0x5c>)
 80002aa:	f023 031f 	bic.w	r3, r3, #31
 80002ae:	6053      	str	r3, [r2, #4]
		adc_common_ptr->CCR &= ~( 0x03 << 16);							/// Clearing the prescalar AND Setting prescalar to 6
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <adc_init_common+0x5c>)
 80002b2:	685b      	ldr	r3, [r3, #4]
 80002b4:	4a0b      	ldr	r2, [pc, #44]	@ (80002e4 <adc_init_common+0x5c>)
 80002b6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80002ba:	6053      	str	r3, [r2, #4]
		adc_common_ptr->CCR |= (0x02 << 16);
 80002bc:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <adc_init_common+0x5c>)
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	4a08      	ldr	r2, [pc, #32]	@ (80002e4 <adc_init_common+0x5c>)
 80002c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002c6:	6053      	str	r3, [r2, #4]
		adc_common_ptr->CCR |= (0X01 << 23);							/// Enabling the temperature sensing
 80002c8:	4b06      	ldr	r3, [pc, #24]	@ (80002e4 <adc_init_common+0x5c>)
 80002ca:	685b      	ldr	r3, [r3, #4]
 80002cc:	4a05      	ldr	r2, [pc, #20]	@ (80002e4 <adc_init_common+0x5c>)
 80002ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80002d2:	6053      	str	r3, [r2, #4]
	}
}
 80002d4:	bf00      	nop
 80002d6:	370c      	adds	r7, #12
 80002d8:	46bd      	mov	sp, r7
 80002da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002de:	4770      	bx	lr
 80002e0:	40023800 	.word	0x40023800
 80002e4:	40012300 	.word	0x40012300

080002e8 <adc1_init>:

void adc1_init(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
	adc1_ptr->CR1 &= ~(0x03 << 24);										/// clearing the resolution ( default 12bit resolution )
 80002ec:	4b20      	ldr	r3, [pc, #128]	@ (8000370 <adc1_init+0x88>)
 80002ee:	685b      	ldr	r3, [r3, #4]
 80002f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000370 <adc1_init+0x88>)
 80002f2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80002f6:	6053      	str	r3, [r2, #4]
	adc1_ptr->CR2 |=  (1 << 0);    										/// ADON = 1 (ADC ON)
 80002f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000370 <adc1_init+0x88>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000370 <adc1_init+0x88>)
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	6093      	str	r3, [r2, #8]
	adc1_ptr->CR2 |=  (1 << 1);    										/// CONT = 1 (continuous conversion)
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <adc1_init+0x88>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	4a19      	ldr	r2, [pc, #100]	@ (8000370 <adc1_init+0x88>)
 800030a:	f043 0302 	orr.w	r3, r3, #2
 800030e:	6093      	str	r3, [r2, #8]
	adc1_ptr->CR2 &= ~(1 << 11);   										/// ALIGN = right alignment
 8000310:	4b17      	ldr	r3, [pc, #92]	@ (8000370 <adc1_init+0x88>)
 8000312:	689b      	ldr	r3, [r3, #8]
 8000314:	4a16      	ldr	r2, [pc, #88]	@ (8000370 <adc1_init+0x88>)
 8000316:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800031a:	6093      	str	r3, [r2, #8]
	adc1_ptr->CR2 |= (0x01 << 10);   									/// EOCS after every conversion
 800031c:	4b14      	ldr	r3, [pc, #80]	@ (8000370 <adc1_init+0x88>)
 800031e:	689b      	ldr	r3, [r3, #8]
 8000320:	4a13      	ldr	r2, [pc, #76]	@ (8000370 <adc1_init+0x88>)
 8000322:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000326:	6093      	str	r3, [r2, #8]
	adc1_ptr->SMPR1 &= ~(0x07 << 18);     								/// Clear CH16 sampling bits
 8000328:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <adc1_init+0x88>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	4a10      	ldr	r2, [pc, #64]	@ (8000370 <adc1_init+0x88>)
 800032e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8000332:	60d3      	str	r3, [r2, #12]
	adc1_ptr->SMPR1 |=  (0x05 << 18);     								/// Set 112 cycle sampling time
 8000334:	4b0e      	ldr	r3, [pc, #56]	@ (8000370 <adc1_init+0x88>)
 8000336:	68db      	ldr	r3, [r3, #12]
 8000338:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <adc1_init+0x88>)
 800033a:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 800033e:	60d3      	str	r3, [r2, #12]
	adc1_ptr->SQR3 &= ~(0x1F << 0);    									/// Clear SQ1 bits
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <adc1_init+0x88>)
 8000342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000344:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <adc1_init+0x88>)
 8000346:	f023 031f 	bic.w	r3, r3, #31
 800034a:	6353      	str	r3, [r2, #52]	@ 0x34
	adc1_ptr->SQR3 |=  (16  << 0);     									/// Put channel 16 in SQ1
 800034c:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <adc1_init+0x88>)
 800034e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000350:	4a07      	ldr	r2, [pc, #28]	@ (8000370 <adc1_init+0x88>)
 8000352:	f043 0310 	orr.w	r3, r3, #16
 8000356:	6353      	str	r3, [r2, #52]	@ 0x34
	adc1_ptr->CR2 |= (0x01 << 30);										/// Start the conversion
 8000358:	4b05      	ldr	r3, [pc, #20]	@ (8000370 <adc1_init+0x88>)
 800035a:	689b      	ldr	r3, [r3, #8]
 800035c:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <adc1_init+0x88>)
 800035e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000362:	6093      	str	r3, [r2, #8]
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40012000 	.word	0x40012000

08000374 <fill_adc_value>:


void fill_adc_value(volatile uint16_t* adc_measured_value)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	while (!(adc1_ptr->SR & (0x01<<1)));							/// holding till the converions is getting completed
 800037c:	bf00      	nop
 800037e:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <fill_adc_value+0x2c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f003 0302 	and.w	r3, r3, #2
 8000386:	2b00      	cmp	r3, #0
 8000388:	d0f9      	beq.n	800037e <fill_adc_value+0xa>
	*adc_measured_value = adc1_ptr->DR;								/// storing the converted value into the variable
 800038a:	4b05      	ldr	r3, [pc, #20]	@ (80003a0 <fill_adc_value+0x2c>)
 800038c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800038e:	b29a      	uxth	r2, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	801a      	strh	r2, [r3, #0]
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	40012000 	.word	0x40012000

080003a4 <pin_operations>:

}


void pin_operations (uint8_t pin , uint8_t state)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	4603      	mov	r3, r0
 80003ac:	460a      	mov	r2, r1
 80003ae:	71fb      	strb	r3, [r7, #7]
 80003b0:	4613      	mov	r3, r2
 80003b2:	71bb      	strb	r3, [r7, #6]
	if(state == TOGGLE)
 80003b4:	79bb      	ldrb	r3, [r7, #6]
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d10a      	bne.n	80003d0 <pin_operations+0x2c>
	{
		gpiod_ptr->ODR ^= (1<<pin);					/// toggling the LED
 80003ba:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <pin_operations+0x6c>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	79fa      	ldrb	r2, [r7, #7]
 80003c0:	2101      	movs	r1, #1
 80003c2:	fa01 f202 	lsl.w	r2, r1, r2
 80003c6:	4611      	mov	r1, r2
 80003c8:	4a11      	ldr	r2, [pc, #68]	@ (8000410 <pin_operations+0x6c>)
 80003ca:	404b      	eors	r3, r1
 80003cc:	6153      	str	r3, [r2, #20]
	}
	else
	{
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
	}
}
 80003ce:	e018      	b.n	8000402 <pin_operations+0x5e>
	else if (state == ON)
 80003d0:	79bb      	ldrb	r3, [r7, #6]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d10a      	bne.n	80003ec <pin_operations+0x48>
		gpiod_ptr->ODR |= (1<<pin);				/// Turn on the LED
 80003d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <pin_operations+0x6c>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	79fa      	ldrb	r2, [r7, #7]
 80003dc:	2101      	movs	r1, #1
 80003de:	fa01 f202 	lsl.w	r2, r1, r2
 80003e2:	4611      	mov	r1, r2
 80003e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <pin_operations+0x6c>)
 80003e6:	430b      	orrs	r3, r1
 80003e8:	6153      	str	r3, [r2, #20]
}
 80003ea:	e00a      	b.n	8000402 <pin_operations+0x5e>
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
 80003ec:	4b08      	ldr	r3, [pc, #32]	@ (8000410 <pin_operations+0x6c>)
 80003ee:	695b      	ldr	r3, [r3, #20]
 80003f0:	79fa      	ldrb	r2, [r7, #7]
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	43d2      	mvns	r2, r2
 80003fa:	4611      	mov	r1, r2
 80003fc:	4a04      	ldr	r2, [pc, #16]	@ (8000410 <pin_operations+0x6c>)
 80003fe:	400b      	ands	r3, r1
 8000400:	6153      	str	r3, [r2, #20]
}
 8000402:	bf00      	nop
 8000404:	370c      	adds	r7, #12
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40020c00 	.word	0x40020c00

08000414 <TIM2_IRQHandler>:

	}
}

void TIM2_IRQHandler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	if (gpt2_ptr->TIMx_SR & 1U) 			/// Last bit in the SR is 1 indicating there is an interrupt happened
 8000418:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800041c:	691b      	ldr	r3, [r3, #16]
 800041e:	f003 0301 	and.w	r3, r3, #1
 8000422:	2b00      	cmp	r3, #0
 8000424:	d03e      	beq.n	80004a4 <TIM2_IRQHandler+0x90>
	{
		gpt2_ptr->TIMx_SR &= ~(1U << 0);
 8000426:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800042a:	691b      	ldr	r3, [r3, #16]
 800042c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000430:	f023 0301 	bic.w	r3, r3, #1
 8000434:	6113      	str	r3, [r2, #16]
		pin_operations(GREEN_LED_PIN, TOGGLE);
 8000436:	2102      	movs	r1, #2
 8000438:	200c      	movs	r0, #12
 800043a:	f7ff ffb3 	bl	80003a4 <pin_operations>

		four_s_delay++;
 800043e:	4b1a      	ldr	r3, [pc, #104]	@ (80004a8 <TIM2_IRQHandler+0x94>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	3301      	adds	r3, #1
 8000444:	b2da      	uxtb	r2, r3
 8000446:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <TIM2_IRQHandler+0x94>)
 8000448:	701a      	strb	r2, [r3, #0]
		eight_s_delay++;
 800044a:	4b18      	ldr	r3, [pc, #96]	@ (80004ac <TIM2_IRQHandler+0x98>)
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	3301      	adds	r3, #1
 8000450:	b2da      	uxtb	r2, r3
 8000452:	4b16      	ldr	r3, [pc, #88]	@ (80004ac <TIM2_IRQHandler+0x98>)
 8000454:	701a      	strb	r2, [r3, #0]
		twelve_s_delay++;
 8000456:	4b16      	ldr	r3, [pc, #88]	@ (80004b0 <TIM2_IRQHandler+0x9c>)
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	3301      	adds	r3, #1
 800045c:	b2da      	uxtb	r2, r3
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <TIM2_IRQHandler+0x9c>)
 8000460:	701a      	strb	r2, [r3, #0]

		if(four_s_delay == 4)
 8000462:	4b11      	ldr	r3, [pc, #68]	@ (80004a8 <TIM2_IRQHandler+0x94>)
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b04      	cmp	r3, #4
 8000468:	d106      	bne.n	8000478 <TIM2_IRQHandler+0x64>
		{
			pin_operations(BLUE_LED_PIN, ON);
 800046a:	2101      	movs	r1, #1
 800046c:	200f      	movs	r0, #15
 800046e:	f7ff ff99 	bl	80003a4 <pin_operations>
			four_s_delay = 0 ;
 8000472:	4b0d      	ldr	r3, [pc, #52]	@ (80004a8 <TIM2_IRQHandler+0x94>)
 8000474:	2200      	movs	r2, #0
 8000476:	701a      	strb	r2, [r3, #0]
		}

		if(eight_s_delay == 8)
 8000478:	4b0c      	ldr	r3, [pc, #48]	@ (80004ac <TIM2_IRQHandler+0x98>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b08      	cmp	r3, #8
 800047e:	d106      	bne.n	800048e <TIM2_IRQHandler+0x7a>
		{
			pin_operations(RED_LED_PIN, TOGGLE);
 8000480:	2102      	movs	r1, #2
 8000482:	200e      	movs	r0, #14
 8000484:	f7ff ff8e 	bl	80003a4 <pin_operations>
			eight_s_delay = 0 ;
 8000488:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <TIM2_IRQHandler+0x98>)
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
		}

		if(twelve_s_delay == 12)
 800048e:	4b08      	ldr	r3, [pc, #32]	@ (80004b0 <TIM2_IRQHandler+0x9c>)
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	2b0c      	cmp	r3, #12
 8000494:	d106      	bne.n	80004a4 <TIM2_IRQHandler+0x90>
		{
			pin_operations(ORANGE_LED_PIN, TOGGLE);
 8000496:	2102      	movs	r1, #2
 8000498:	200d      	movs	r0, #13
 800049a:	f7ff ff83 	bl	80003a4 <pin_operations>
			twelve_s_delay = 0 ;
 800049e:	4b04      	ldr	r3, [pc, #16]	@ (80004b0 <TIM2_IRQHandler+0x9c>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	20000022 	.word	0x20000022
 80004ac:	20000023 	.word	0x20000023
 80004b0:	20000024 	.word	0x20000024

080004b4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	if(gpt4_ptr->TIMx_SR &1u)
 80004b8:	4b07      	ldr	r3, [pc, #28]	@ (80004d8 <TIM4_IRQHandler+0x24>)
 80004ba:	691b      	ldr	r3, [r3, #16]
 80004bc:	f003 0301 	and.w	r3, r3, #1
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d007      	beq.n	80004d4 <TIM4_IRQHandler+0x20>
	{
		gpt4_ptr->TIMx_SR &= ~(1U << 0);
 80004c4:	4b04      	ldr	r3, [pc, #16]	@ (80004d8 <TIM4_IRQHandler+0x24>)
 80004c6:	691b      	ldr	r3, [r3, #16]
 80004c8:	4a03      	ldr	r2, [pc, #12]	@ (80004d8 <TIM4_IRQHandler+0x24>)
 80004ca:	f023 0301 	bic.w	r3, r3, #1
 80004ce:	6113      	str	r3, [r2, #16]

		fade_led_program();
 80004d0:	f7ff fe7a 	bl	80001c8 <fade_led_program>
	}
}
 80004d4:	bf00      	nop
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40000800 	.word	0x40000800

080004dc <rcc_init>:

#include <STM32_RCC.h>


void rcc_init (void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
	rcc_ptr->AHB1ENR |= SET_GPTIO_CLOCK_ENABLE;					/// enabled the clock for GPIOs
 80004e0:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <rcc_init+0x2c>)
 80004e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e4:	4a08      	ldr	r2, [pc, #32]	@ (8000508 <rcc_init+0x2c>)
 80004e6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 80004ea:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 80004ee:	6313      	str	r3, [r2, #48]	@ 0x30
//	rcc_ptr->APB1ENR |= SET_TIM2_CLOCK_ENABLE;					/// enabled the clock of TIMER2
	rcc_ptr->APB1ENR |= SET_TIM4_CLOCK_ENABLE;					/// Enabled the clock of TIMER4
 80004f0:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <rcc_init+0x2c>)
 80004f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004f4:	4a04      	ldr	r2, [pc, #16]	@ (8000508 <rcc_init+0x2c>)
 80004f6:	f043 0304 	orr.w	r3, r3, #4
 80004fa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40023800 	.word	0x40023800

0800050c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800050c:	480d      	ldr	r0, [pc, #52]	@ (8000544 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000510:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000514:	480c      	ldr	r0, [pc, #48]	@ (8000548 <LoopForever+0x6>)
  ldr r1, =_edata
 8000516:	490d      	ldr	r1, [pc, #52]	@ (800054c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <LoopForever+0xe>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800051c:	e002      	b.n	8000524 <LoopCopyDataInit>

0800051e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000522:	3304      	adds	r3, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000528:	d3f9      	bcc.n	800051e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052a:	4a0a      	ldr	r2, [pc, #40]	@ (8000554 <LoopForever+0x12>)
  ldr r4, =_ebss
 800052c:	4c0a      	ldr	r4, [pc, #40]	@ (8000558 <LoopForever+0x16>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000530:	e001      	b.n	8000536 <LoopFillZerobss>

08000532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000534:	3204      	adds	r2, #4

08000536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000538:	d3fb      	bcc.n	8000532 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800053a:	f000 f811 	bl	8000560 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800053e:	f7ff fe97 	bl	8000270 <main>

08000542 <LoopForever>:

LoopForever:
  b LoopForever
 8000542:	e7fe      	b.n	8000542 <LoopForever>
  ldr   r0, =_estack
 8000544:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800054c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000550:	080005c8 	.word	0x080005c8
  ldr r2, =_sbss
 8000554:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000558:	20000028 	.word	0x20000028

0800055c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800055c:	e7fe      	b.n	800055c <ADC_IRQHandler>
	...

08000560 <__libc_init_array>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	4d0d      	ldr	r5, [pc, #52]	@ (8000598 <__libc_init_array+0x38>)
 8000564:	4c0d      	ldr	r4, [pc, #52]	@ (800059c <__libc_init_array+0x3c>)
 8000566:	1b64      	subs	r4, r4, r5
 8000568:	10a4      	asrs	r4, r4, #2
 800056a:	2600      	movs	r6, #0
 800056c:	42a6      	cmp	r6, r4
 800056e:	d109      	bne.n	8000584 <__libc_init_array+0x24>
 8000570:	4d0b      	ldr	r5, [pc, #44]	@ (80005a0 <__libc_init_array+0x40>)
 8000572:	4c0c      	ldr	r4, [pc, #48]	@ (80005a4 <__libc_init_array+0x44>)
 8000574:	f000 f818 	bl	80005a8 <_init>
 8000578:	1b64      	subs	r4, r4, r5
 800057a:	10a4      	asrs	r4, r4, #2
 800057c:	2600      	movs	r6, #0
 800057e:	42a6      	cmp	r6, r4
 8000580:	d105      	bne.n	800058e <__libc_init_array+0x2e>
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f855 3b04 	ldr.w	r3, [r5], #4
 8000588:	4798      	blx	r3
 800058a:	3601      	adds	r6, #1
 800058c:	e7ee      	b.n	800056c <__libc_init_array+0xc>
 800058e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000592:	4798      	blx	r3
 8000594:	3601      	adds	r6, #1
 8000596:	e7f2      	b.n	800057e <__libc_init_array+0x1e>
 8000598:	080005c0 	.word	0x080005c0
 800059c:	080005c0 	.word	0x080005c0
 80005a0:	080005c0 	.word	0x080005c0
 80005a4:	080005c4 	.word	0x080005c4

080005a8 <_init>:
 80005a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005aa:	bf00      	nop
 80005ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ae:	bc08      	pop	{r3}
 80005b0:	469e      	mov	lr, r3
 80005b2:	4770      	bx	lr

080005b4 <_fini>:
 80005b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005b6:	bf00      	nop
 80005b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ba:	bc08      	pop	{r3}
 80005bc:	469e      	mov	lr, r3
 80005be:	4770      	bx	lr
