
DA_VER_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009488  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08009618  08009618  00019618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b08  08009b08  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009b08  08009b08  00019b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b10  08009b10  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b10  08009b10  00019b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b14  08009b14  00019b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
 10 .bss          00000208  200001f4  200001f4  000201f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003fc  200003fc  000201f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011e18  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002360  00000000  00000000  0003203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c0  00000000  00000000  000343a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001000  00000000  00000000  00035460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002253c  00000000  00000000  00036460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001313d  00000000  00000000  0005899c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf257  00000000  00000000  0006bad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013ad30  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b50  00000000  00000000  0013ad80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009600 	.word	0x08009600

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08009600 	.word	0x08009600

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c40:	f000 b9aa 	b.w	8000f98 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff49 	bl	8000afc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcbf 	bl	8000618 <__aeabi_dmul>
 8000c9a:	f7ff ff57 	bl	8000b4c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc40 	bl	8000524 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcb6 	bl	8000618 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf8 	bl	80002a8 <__aeabi_dsub>
 8000cb8:	f7ff ff48 	bl	8000b4c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000fa6:	4a38      	ldr	r2, [pc, #224]	; (8001088 <HD44780_Init+0xec>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000fac:	4b37      	ldr	r3, [pc, #220]	; (800108c <HD44780_Init+0xf0>)
 8000fae:	2208      	movs	r2, #8
 8000fb0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000fb2:	4b37      	ldr	r3, [pc, #220]	; (8001090 <HD44780_Init+0xf4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <HD44780_Init+0xec>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d907      	bls.n	8000fd0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000fc0:	4b33      	ldr	r3, [pc, #204]	; (8001090 <HD44780_Init+0xf4>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	f043 0308 	orr.w	r3, r3, #8
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4b31      	ldr	r3, [pc, #196]	; (8001090 <HD44780_Init+0xf4>)
 8000fcc:	701a      	strb	r2, [r3, #0]
 8000fce:	e006      	b.n	8000fde <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000fd0:	4b2f      	ldr	r3, [pc, #188]	; (8001090 <HD44780_Init+0xf4>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4b2d      	ldr	r3, [pc, #180]	; (8001090 <HD44780_Init+0xf4>)
 8000fdc:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000fde:	f000 f985 	bl	80012ec <DelayInit>
  HAL_Delay(50);
 8000fe2:	2032      	movs	r0, #50	; 0x32
 8000fe4:	f001 fb90 	bl	8002708 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <HD44780_Init+0xf0>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 f943 	bl	8001278 <ExpanderWrite>
  HAL_Delay(1000);
 8000ff2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ff6:	f001 fb87 	bl	8002708 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000ffa:	2030      	movs	r0, #48	; 0x30
 8000ffc:	f000 f92b 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 8001000:	f241 1094 	movw	r0, #4500	; 0x1194
 8001004:	f000 f99c 	bl	8001340 <DelayUS>

  Write4Bits(0x03 << 4);
 8001008:	2030      	movs	r0, #48	; 0x30
 800100a:	f000 f924 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 800100e:	f241 1094 	movw	r0, #4500	; 0x1194
 8001012:	f000 f995 	bl	8001340 <DelayUS>

  Write4Bits(0x03 << 4);
 8001016:	2030      	movs	r0, #48	; 0x30
 8001018:	f000 f91d 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 800101c:	f241 1094 	movw	r0, #4500	; 0x1194
 8001020:	f000 f98e 	bl	8001340 <DelayUS>

  Write4Bits(0x02 << 4);
 8001024:	2020      	movs	r0, #32
 8001026:	f000 f916 	bl	8001256 <Write4Bits>
  DelayUS(100);
 800102a:	2064      	movs	r0, #100	; 0x64
 800102c:	f000 f988 	bl	8001340 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001030:	4b17      	ldr	r3, [pc, #92]	; (8001090 <HD44780_Init+0xf4>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	f043 0320 	orr.w	r3, r3, #32
 8001038:	b2db      	uxtb	r3, r3
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f8ce 	bl	80011dc <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <HD44780_Init+0xf8>)
 8001042:	2204      	movs	r2, #4
 8001044:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001046:	f000 f875 	bl	8001134 <HD44780_Display>
  HD44780_Clear();
 800104a:	f000 f82b 	bl	80010a4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800104e:	4b12      	ldr	r3, [pc, #72]	; (8001098 <HD44780_Init+0xfc>)
 8001050:	2202      	movs	r2, #2
 8001052:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <HD44780_Init+0xfc>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	b2db      	uxtb	r3, r3
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f8bc 	bl	80011dc <SendCommand>
  DelayUS(4500);
 8001064:	f241 1094 	movw	r0, #4500	; 0x1194
 8001068:	f000 f96a 	bl	8001340 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800106c:	490b      	ldr	r1, [pc, #44]	; (800109c <HD44780_Init+0x100>)
 800106e:	2000      	movs	r0, #0
 8001070:	f000 f876 	bl	8001160 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001074:	490a      	ldr	r1, [pc, #40]	; (80010a0 <HD44780_Init+0x104>)
 8001076:	2001      	movs	r0, #1
 8001078:	f000 f872 	bl	8001160 <HD44780_CreateSpecialChar>

  HD44780_Home();
 800107c:	f000 f81d 	bl	80010ba <HD44780_Home>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000213 	.word	0x20000213
 800108c:	20000214 	.word	0x20000214
 8001090:	20000210 	.word	0x20000210
 8001094:	20000211 	.word	0x20000211
 8001098:	20000212 	.word	0x20000212
 800109c:	20000000 	.word	0x20000000
 80010a0:	20000008 	.word	0x20000008

080010a4 <HD44780_Clear>:

void HD44780_Clear()
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 f897 	bl	80011dc <SendCommand>
  DelayUS(2000);
 80010ae:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010b2:	f000 f945 	bl	8001340 <DelayUS>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HD44780_Home>:

void HD44780_Home()
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80010be:	2002      	movs	r0, #2
 80010c0:	f000 f88c 	bl	80011dc <SendCommand>
  DelayUS(2000);
 80010c4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010c8:	f000 f93a 	bl	8001340 <DelayUS>
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	460a      	mov	r2, r1
 80010da:	71fb      	strb	r3, [r7, #7]
 80010dc:	4613      	mov	r3, r2
 80010de:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <HD44780_SetCursor+0x5c>)
 80010e2:	f107 0408 	add.w	r4, r7, #8
 80010e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80010ec:	4b10      	ldr	r3, [pc, #64]	; (8001130 <HD44780_SetCursor+0x60>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	79ba      	ldrb	r2, [r7, #6]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d303      	bcc.n	80010fe <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <HD44780_SetCursor+0x60>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80010fe:	79bb      	ldrb	r3, [r7, #6]
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	3318      	adds	r3, #24
 8001104:	443b      	add	r3, r7
 8001106:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4413      	add	r3, r2
 8001110:	b2db      	uxtb	r3, r3
 8001112:	b25b      	sxtb	r3, r3
 8001114:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001118:	b25b      	sxtb	r3, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f85d 	bl	80011dc <SendCommand>
}
 8001122:	bf00      	nop
 8001124:	371c      	adds	r7, #28
 8001126:	46bd      	mov	sp, r7
 8001128:	bd90      	pop	{r4, r7, pc}
 800112a:	bf00      	nop
 800112c:	08009618 	.word	0x08009618
 8001130:	20000213 	.word	0x20000213

08001134 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001138:	4b08      	ldr	r3, [pc, #32]	; (800115c <HD44780_Display+0x28>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	f043 0304 	orr.w	r3, r3, #4
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <HD44780_Display+0x28>)
 8001144:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001146:	4b05      	ldr	r3, [pc, #20]	; (800115c <HD44780_Display+0x28>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	f043 0308 	orr.w	r3, r3, #8
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4618      	mov	r0, r3
 8001152:	f000 f843 	bl	80011dc <SendCommand>
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000211 	.word	0x20000211

08001160 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	b25b      	sxtb	r3, r3
 800117a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800117e:	b25b      	sxtb	r3, r3
 8001180:	b2db      	uxtb	r3, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f000 f82a 	bl	80011dc <SendCommand>
  for (int i=0; i<8; i++)
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	e009      	b.n	80011a2 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	4413      	add	r3, r2
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f82e 	bl	80011f8 <SendChar>
  for (int i=0; i<8; i++)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	3301      	adds	r3, #1
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b07      	cmp	r3, #7
 80011a6:	ddf2      	ble.n	800118e <HD44780_CreateSpecialChar+0x2e>
  }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80011ba:	e006      	b.n	80011ca <HD44780_PrintStr+0x18>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	1c5a      	adds	r2, r3, #1
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f817 	bl	80011f8 <SendChar>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f4      	bne.n	80011bc <HD44780_PrintStr+0xa>
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f812 	bl	8001214 <Send>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <SendChar>:

static void SendChar(uint8_t ch)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	2101      	movs	r1, #1
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f804 	bl	8001214 <Send>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	460a      	mov	r2, r1
 800121e:	71fb      	strb	r3, [r7, #7]
 8001220:	4613      	mov	r3, r2
 8001222:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	f023 030f 	bic.w	r3, r3, #15
 800122a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001232:	7bfa      	ldrb	r2, [r7, #15]
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	4313      	orrs	r3, r2
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f000 f80b 	bl	8001256 <Write4Bits>
  Write4Bits((lownib)|mode);
 8001240:	7bba      	ldrb	r2, [r7, #14]
 8001242:	79bb      	ldrb	r3, [r7, #6]
 8001244:	4313      	orrs	r3, r2
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f000 f804 	bl	8001256 <Write4Bits>
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4618      	mov	r0, r3
 8001264:	f000 f808 	bl	8001278 <ExpanderWrite>
  PulseEnable(value);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f820 	bl	80012b0 <PulseEnable>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af02      	add	r7, sp, #8
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <ExpanderWrite+0x30>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	4313      	orrs	r3, r2
 800128a:	b2db      	uxtb	r3, r3
 800128c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800128e:	f107 020f 	add.w	r2, r7, #15
 8001292:	230a      	movs	r3, #10
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	214e      	movs	r1, #78	; 0x4e
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <ExpanderWrite+0x34>)
 800129c:	f001 ff0e 	bl	80030bc <HAL_I2C_Master_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000214 	.word	0x20000214
 80012ac:	20000238 	.word	0x20000238

080012b0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ffd8 	bl	8001278 <ExpanderWrite>
  DelayUS(20);
 80012c8:	2014      	movs	r0, #20
 80012ca:	f000 f839 	bl	8001340 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	f023 0304 	bic.w	r3, r3, #4
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ffce 	bl	8001278 <ExpanderWrite>
  DelayUS(20);
 80012dc:	2014      	movs	r0, #20
 80012de:	f000 f82f 	bl	8001340 <DelayUS>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <DelayInit>:

static void DelayInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80012f0:	4b11      	ldr	r3, [pc, #68]	; (8001338 <DelayInit+0x4c>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	4a10      	ldr	r2, [pc, #64]	; (8001338 <DelayInit+0x4c>)
 80012f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012fa:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <DelayInit+0x4c>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	4a0d      	ldr	r2, [pc, #52]	; (8001338 <DelayInit+0x4c>)
 8001302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001306:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <DelayInit+0x50>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0b      	ldr	r2, [pc, #44]	; (800133c <DelayInit+0x50>)
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <DelayInit+0x50>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a08      	ldr	r2, [pc, #32]	; (800133c <DelayInit+0x50>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <DelayInit+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001326:	bf00      	nop
  __ASM volatile ("NOP");
 8001328:	bf00      	nop
  __ASM volatile ("NOP");
 800132a:	bf00      	nop
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000edf0 	.word	0xe000edf0
 800133c:	e0001000 	.word	0xe0001000

08001340 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <DelayUS+0x44>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <DelayUS+0x48>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0c9a      	lsrs	r2, r3, #18
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 800135c:	4b0b      	ldr	r3, [pc, #44]	; (800138c <DelayUS+0x4c>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001362:	4b0a      	ldr	r3, [pc, #40]	; (800138c <DelayUS+0x4c>)
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	429a      	cmp	r2, r3
 8001372:	d8f6      	bhi.n	8001362 <DelayUS+0x22>
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	371c      	adds	r7, #28
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000014 	.word	0x20000014
 8001388:	431bde83 	.word	0x431bde83
 800138c:	e0001000 	.word	0xe0001000

08001390 <HAL_TIM_IC_CaptureCallback>:
uint8_t running = 0;

uint32_t counter = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	counter = __HAL_TIM_GET_COUNTER(htim);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139e:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <HAL_TIM_IC_CaptureCallback+0x20>)
 80013a0:	6013      	str	r3, [r2, #0]
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	200003e0 	.word	0x200003e0

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b092      	sub	sp, #72	; 0x48
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ba:	f001 f933 	bl	8002624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013be:	f000 fb37 	bl	8001a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c2:	f000 fd61 	bl	8001e88 <MX_GPIO_Init>
  MX_I2C1_Init();
 80013c6:	f000 fb9d 	bl	8001b04 <MX_I2C1_Init>
  MX_TIM1_Init();
 80013ca:	f000 fbc9 	bl	8001b60 <MX_TIM1_Init>
  MX_TIM4_Init();
 80013ce:	f000 fcbb 	bl	8001d48 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80013d2:	f000 fd2f 	bl	8001e34 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80013d6:	f000 fc63 	bl	8001ca0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 80013da:	2002      	movs	r0, #2
 80013dc:	f7ff fdde 	bl	8000f9c <HD44780_Init>
  HD44780_Clear();
 80013e0:	f7ff fe60 	bl	80010a4 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 80013e4:	2100      	movs	r1, #0
 80013e6:	2000      	movs	r0, #0
 80013e8:	f7ff fe72 	bl	80010d0 <HD44780_SetCursor>
  HD44780_PrintStr("DO AN DIEU KHIEN");
 80013ec:	487d      	ldr	r0, [pc, #500]	; (80015e4 <main+0x230>)
 80013ee:	f7ff fee0 	bl	80011b2 <HD44780_PrintStr>
	char str[6];
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80013f2:	2100      	movs	r1, #0
 80013f4:	487c      	ldr	r0, [pc, #496]	; (80015e8 <main+0x234>)
 80013f6:	f002 fe69 	bl	80040cc <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80013fa:	213c      	movs	r1, #60	; 0x3c
 80013fc:	487b      	ldr	r0, [pc, #492]	; (80015ec <main+0x238>)
 80013fe:	f002 ffd3 	bl	80043a8 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float KP, KD, KI;
  KP = 14;
 8001402:	4b7b      	ldr	r3, [pc, #492]	; (80015f0 <main+0x23c>)
 8001404:	647b      	str	r3, [r7, #68]	; 0x44
  KI = 0.0143;
 8001406:	4b7b      	ldr	r3, [pc, #492]	; (80015f4 <main+0x240>)
 8001408:	63fb      	str	r3, [r7, #60]	; 0x3c
  KD = 10;
 800140a:	4b7b      	ldr	r3, [pc, #492]	; (80015f8 <main+0x244>)
 800140c:	643b      	str	r3, [r7, #64]	; 0x40
  Setpoint = 3600;
 800140e:	4b7b      	ldr	r3, [pc, #492]	; (80015fc <main+0x248>)
 8001410:	4a7b      	ldr	r2, [pc, #492]	; (8001600 <main+0x24c>)
 8001412:	601a      	str	r2, [r3, #0]

  // 1100 14 0.02 10
  Kp = KP/100;
 8001414:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001418:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8001604 <main+0x250>
 800141c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001420:	4b79      	ldr	r3, [pc, #484]	; (8001608 <main+0x254>)
 8001422:	edc3 7a00 	vstr	s15, [r3]
  Ki = KI/100;
 8001426:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800142a:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001604 <main+0x250>
 800142e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001432:	4b76      	ldr	r3, [pc, #472]	; (800160c <main+0x258>)
 8001434:	edc3 7a00 	vstr	s15, [r3]
  Kd = KD/100;
 8001438:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800143c:	eddf 6a71 	vldr	s13, [pc, #452]	; 8001604 <main+0x250>
 8001440:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001444:	4b72      	ldr	r3, [pc, #456]	; (8001610 <main+0x25c>)
 8001446:	edc3 7a00 	vstr	s15, [r3]


  int16_t Position = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t lastPosition = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	877b      	strh	r3, [r7, #58]	; 0x3a
  while (1)
  {
			if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0) {
 8001452:	2110      	movs	r1, #16
 8001454:	486f      	ldr	r0, [pc, #444]	; (8001614 <main+0x260>)
 8001456:	f001 fcbb 	bl	8002dd0 <HAL_GPIO_ReadPin>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	f040 8181 	bne.w	8001764 <main+0x3b0>
				P = 0; I = 0; D = 0; PID = 0;
 8001462:	4b6d      	ldr	r3, [pc, #436]	; (8001618 <main+0x264>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	4b6c      	ldr	r3, [pc, #432]	; (800161c <main+0x268>)
 800146c:	f04f 0200 	mov.w	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	4b6b      	ldr	r3, [pc, #428]	; (8001620 <main+0x26c>)
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	4b6a      	ldr	r3, [pc, #424]	; (8001624 <main+0x270>)
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
				last_error = 0; error = 0;
 8001482:	4b69      	ldr	r3, [pc, #420]	; (8001628 <main+0x274>)
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	4b68      	ldr	r3, [pc, #416]	; (800162c <main+0x278>)
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
				HAL_Delay(100);
 8001492:	2064      	movs	r0, #100	; 0x64
 8001494:	f001 f938 	bl	8002708 <HAL_Delay>
				__HAL_TIM_SetCounter(&htim2,0);
 8001498:	4b54      	ldr	r3, [pc, #336]	; (80015ec <main+0x238>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2200      	movs	r2, #0
 800149e:	625a      	str	r2, [r3, #36]	; 0x24
			}

//##################### read Value from uart ##########################//
while (!running) {
 80014a0:	e160      	b.n	8001764 <main+0x3b0>
	  Kp = KP/100;
 80014a2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80014a6:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001604 <main+0x250>
 80014aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ae:	4b56      	ldr	r3, [pc, #344]	; (8001608 <main+0x254>)
 80014b0:	edc3 7a00 	vstr	s15, [r3]
	  Ki = KI/100;
 80014b4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014b8:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001604 <main+0x250>
 80014bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c0:	4b52      	ldr	r3, [pc, #328]	; (800160c <main+0x258>)
 80014c2:	edc3 7a00 	vstr	s15, [r3]
	  Kd = KD/100;
 80014c6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80014ca:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8001604 <main+0x250>
 80014ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d2:	4b4f      	ldr	r3, [pc, #316]	; (8001610 <main+0x25c>)
 80014d4:	edc3 7a00 	vstr	s15, [r3]
	HAL_UART_Receive(&huart1, &buffer, 30, 100);
 80014d8:	2364      	movs	r3, #100	; 0x64
 80014da:	221e      	movs	r2, #30
 80014dc:	4954      	ldr	r1, [pc, #336]	; (8001630 <main+0x27c>)
 80014de:	4855      	ldr	r0, [pc, #340]	; (8001634 <main+0x280>)
 80014e0:	f003 ff9b 	bl	800541a <HAL_UART_Receive>
	if ((char)buffer[0] == 's') running = 1;
 80014e4:	4b52      	ldr	r3, [pc, #328]	; (8001630 <main+0x27c>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b73      	cmp	r3, #115	; 0x73
 80014ea:	d102      	bne.n	80014f2 <main+0x13e>
 80014ec:	4b52      	ldr	r3, [pc, #328]	; (8001638 <main+0x284>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	701a      	strb	r2, [r3, #0]
	if ((char)buffer[0] == 'o') running = 0;
 80014f2:	4b4f      	ldr	r3, [pc, #316]	; (8001630 <main+0x27c>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b6f      	cmp	r3, #111	; 0x6f
 80014f8:	d102      	bne.n	8001500 <main+0x14c>
 80014fa:	4b4f      	ldr	r3, [pc, #316]	; (8001638 <main+0x284>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]

	  pch = strtok(buffer, ":,");
 8001500:	494e      	ldr	r1, [pc, #312]	; (800163c <main+0x288>)
 8001502:	484b      	ldr	r0, [pc, #300]	; (8001630 <main+0x27c>)
 8001504:	f005 fde6 	bl	80070d4 <strtok>
 8001508:	4603      	mov	r3, r0
 800150a:	4a4d      	ldr	r2, [pc, #308]	; (8001640 <main+0x28c>)
 800150c:	6013      	str	r3, [r2, #0]
	  while (pch != NULL)
 800150e:	e0c2      	b.n	8001696 <main+0x2e2>
	  {
		if (strcmp(pch, "Kp") == 0)
 8001510:	4b4b      	ldr	r3, [pc, #300]	; (8001640 <main+0x28c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	494b      	ldr	r1, [pc, #300]	; (8001644 <main+0x290>)
 8001516:	4618      	mov	r0, r3
 8001518:	f7fe fe5a 	bl	80001d0 <strcmp>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d110      	bne.n	8001544 <main+0x190>
		{
		  KP = atof(strtok(NULL, ":,"));
 8001522:	4946      	ldr	r1, [pc, #280]	; (800163c <main+0x288>)
 8001524:	2000      	movs	r0, #0
 8001526:	f005 fdd5 	bl	80070d4 <strtok>
 800152a:	4603      	mov	r3, r0
 800152c:	4618      	mov	r0, r3
 800152e:	f004 ff4b 	bl	80063c8 <atof>
 8001532:	ec53 2b10 	vmov	r2, r3, d0
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f7ff fb27 	bl	8000b8c <__aeabi_d2f>
 800153e:	4603      	mov	r3, r0
 8001540:	647b      	str	r3, [r7, #68]	; 0x44
 8001542:	e0a1      	b.n	8001688 <main+0x2d4>
		}
		else if (strcmp(pch, "Kd") == 0)
 8001544:	4b3e      	ldr	r3, [pc, #248]	; (8001640 <main+0x28c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	493f      	ldr	r1, [pc, #252]	; (8001648 <main+0x294>)
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe fe40 	bl	80001d0 <strcmp>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d110      	bne.n	8001578 <main+0x1c4>
		{
		  KD = atof(strtok(NULL, ":,"));
 8001556:	4939      	ldr	r1, [pc, #228]	; (800163c <main+0x288>)
 8001558:	2000      	movs	r0, #0
 800155a:	f005 fdbb 	bl	80070d4 <strtok>
 800155e:	4603      	mov	r3, r0
 8001560:	4618      	mov	r0, r3
 8001562:	f004 ff31 	bl	80063c8 <atof>
 8001566:	ec53 2b10 	vmov	r2, r3, d0
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb0d 	bl	8000b8c <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	643b      	str	r3, [r7, #64]	; 0x40
 8001576:	e087      	b.n	8001688 <main+0x2d4>
		}
		else if (strcmp(pch, "Ki") == 0)
 8001578:	4b31      	ldr	r3, [pc, #196]	; (8001640 <main+0x28c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4933      	ldr	r1, [pc, #204]	; (800164c <main+0x298>)
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe fe26 	bl	80001d0 <strcmp>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d110      	bne.n	80015ac <main+0x1f8>
		{
		  KI = atof(strtok(NULL, ":,"));
 800158a:	492c      	ldr	r1, [pc, #176]	; (800163c <main+0x288>)
 800158c:	2000      	movs	r0, #0
 800158e:	f005 fda1 	bl	80070d4 <strtok>
 8001592:	4603      	mov	r3, r0
 8001594:	4618      	mov	r0, r3
 8001596:	f004 ff17 	bl	80063c8 <atof>
 800159a:	ec53 2b10 	vmov	r2, r3, d0
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f7ff faf3 	bl	8000b8c <__aeabi_d2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015aa:	e06d      	b.n	8001688 <main+0x2d4>
		}
		else if (strcmp(pch, "Ag") == 0)
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <main+0x28c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4927      	ldr	r1, [pc, #156]	; (8001650 <main+0x29c>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe fe0c 	bl	80001d0 <strcmp>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d14a      	bne.n	8001654 <main+0x2a0>
		{
		  Setpoint = atof(strtok(NULL, ":,"));
 80015be:	491f      	ldr	r1, [pc, #124]	; (800163c <main+0x288>)
 80015c0:	2000      	movs	r0, #0
 80015c2:	f005 fd87 	bl	80070d4 <strtok>
 80015c6:	4603      	mov	r3, r0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f004 fefd 	bl	80063c8 <atof>
 80015ce:	ec53 2b10 	vmov	r2, r3, d0
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff fad9 	bl	8000b8c <__aeabi_d2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	4a07      	ldr	r2, [pc, #28]	; (80015fc <main+0x248>)
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	e052      	b.n	8001688 <main+0x2d4>
 80015e2:	bf00      	nop
 80015e4:	08009628 	.word	0x08009628
 80015e8:	2000031c 	.word	0x2000031c
 80015ec:	200002d4 	.word	0x200002d4
 80015f0:	41600000 	.word	0x41600000
 80015f4:	3c6a4a8c 	.word	0x3c6a4a8c
 80015f8:	41200000 	.word	0x41200000
 80015fc:	200003ac 	.word	0x200003ac
 8001600:	45610000 	.word	0x45610000
 8001604:	42c80000 	.word	0x42c80000
 8001608:	200003b0 	.word	0x200003b0
 800160c:	200003b4 	.word	0x200003b4
 8001610:	200003b8 	.word	0x200003b8
 8001614:	40021000 	.word	0x40021000
 8001618:	200003bc 	.word	0x200003bc
 800161c:	200003c0 	.word	0x200003c0
 8001620:	200003c4 	.word	0x200003c4
 8001624:	200003c8 	.word	0x200003c8
 8001628:	200003cc 	.word	0x200003cc
 800162c:	200003d0 	.word	0x200003d0
 8001630:	20000218 	.word	0x20000218
 8001634:	20000364 	.word	0x20000364
 8001638:	200003dc 	.word	0x200003dc
 800163c:	0800963c 	.word	0x0800963c
 8001640:	200003d8 	.word	0x200003d8
 8001644:	08009640 	.word	0x08009640
 8001648:	08009644 	.word	0x08009644
 800164c:	08009648 	.word	0x08009648
 8001650:	0800964c 	.word	0x0800964c
		}
		else if (strcmp(pch, "Re") == 0)
 8001654:	4b97      	ldr	r3, [pc, #604]	; (80018b4 <main+0x500>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4997      	ldr	r1, [pc, #604]	; (80018b8 <main+0x504>)
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe fdb8 	bl	80001d0 <strcmp>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d110      	bne.n	8001688 <main+0x2d4>
		{
		  Load = atof(strtok(NULL, ":,"));
 8001666:	4995      	ldr	r1, [pc, #596]	; (80018bc <main+0x508>)
 8001668:	2000      	movs	r0, #0
 800166a:	f005 fd33 	bl	80070d4 <strtok>
 800166e:	4603      	mov	r3, r0
 8001670:	4618      	mov	r0, r3
 8001672:	f004 fea9 	bl	80063c8 <atof>
 8001676:	ec53 2b10 	vmov	r2, r3, d0
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	f7ff fa85 	bl	8000b8c <__aeabi_d2f>
 8001682:	4603      	mov	r3, r0
 8001684:	4a8e      	ldr	r2, [pc, #568]	; (80018c0 <main+0x50c>)
 8001686:	6013      	str	r3, [r2, #0]
		}
		pch = strtok(NULL, ":,");
 8001688:	498c      	ldr	r1, [pc, #560]	; (80018bc <main+0x508>)
 800168a:	2000      	movs	r0, #0
 800168c:	f005 fd22 	bl	80070d4 <strtok>
 8001690:	4603      	mov	r3, r0
 8001692:	4a88      	ldr	r2, [pc, #544]	; (80018b4 <main+0x500>)
 8001694:	6013      	str	r3, [r2, #0]
	  while (pch != NULL)
 8001696:	4b87      	ldr	r3, [pc, #540]	; (80018b4 <main+0x500>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	f47f af38 	bne.w	8001510 <main+0x15c>
		}
	 // if (counter < 25000) Position = counter; else Position = -(50000 - counter);
	  Position = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	867b      	strh	r3, [r7, #50]	; 0x32
	  lastPosition = counter;
 80016a4:	4b87      	ldr	r3, [pc, #540]	; (80018c4 <main+0x510>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	877b      	strh	r3, [r7, #58]	; 0x3a
		P = 0; I = 0; D = 0; PID = 0;
 80016aa:	4b87      	ldr	r3, [pc, #540]	; (80018c8 <main+0x514>)
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	4b86      	ldr	r3, [pc, #536]	; (80018cc <main+0x518>)
 80016b4:	f04f 0200 	mov.w	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	4b85      	ldr	r3, [pc, #532]	; (80018d0 <main+0x51c>)
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	4b84      	ldr	r3, [pc, #528]	; (80018d4 <main+0x520>)
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
		last_error = 0; error = 0;
 80016ca:	4b83      	ldr	r3, [pc, #524]	; (80018d8 <main+0x524>)
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	4b82      	ldr	r3, [pc, #520]	; (80018dc <main+0x528>)
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
		HAL_Delay(100);
 80016da:	2064      	movs	r0, #100	; 0x64
 80016dc:	f001 f814 	bl	8002708 <HAL_Delay>
		//HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
//		__HAL_TIM_SetCounter(&htim2,0);
//		if (counter == 0) lastPosition = 0;

		Motor_Control(0);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f000 fc7f 	bl	8001fe4 <Motor_Control>

		//##################### I2C LCD SHOW ##########################//
		HD44780_Clear();
 80016e6:	f7ff fcdd 	bl	80010a4 <HD44780_Clear>
				sprintf(str, "%ld", (uint32_t)Setpoint);
 80016ea:	4b7d      	ldr	r3, [pc, #500]	; (80018e0 <main+0x52c>)
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f8:	ee17 2a90 	vmov	r2, s15
 80016fc:	4979      	ldr	r1, [pc, #484]	; (80018e4 <main+0x530>)
 80016fe:	4618      	mov	r0, r3
 8001700:	f004 fe98 	bl	8006434 <siprintf>
				HD44780_SetCursor(10,1);
 8001704:	2101      	movs	r1, #1
 8001706:	200a      	movs	r0, #10
 8001708:	f7ff fce2 	bl	80010d0 <HD44780_SetCursor>
				HD44780_PrintStr(str);
 800170c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fd4e 	bl	80011b2 <HD44780_PrintStr>


		  		sprintf(str, "%ld", (uint32_t)running);
 8001716:	4b74      	ldr	r3, [pc, #464]	; (80018e8 <main+0x534>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001720:	4970      	ldr	r1, [pc, #448]	; (80018e4 <main+0x530>)
 8001722:	4618      	mov	r0, r3
 8001724:	f004 fe86 	bl	8006434 <siprintf>
		  				  		HD44780_SetCursor(8,1);
 8001728:	2101      	movs	r1, #1
 800172a:	2008      	movs	r0, #8
 800172c:	f7ff fcd0 	bl	80010d0 <HD44780_SetCursor>
		  				  		HD44780_PrintStr(str);
 8001730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fd3c 	bl	80011b2 <HD44780_PrintStr>
		  	    sprintf(str, "%ld", (uint32_t)(KD));
 800173a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800173e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001742:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001746:	ee17 2a90 	vmov	r2, s15
 800174a:	4966      	ldr	r1, [pc, #408]	; (80018e4 <main+0x530>)
 800174c:	4618      	mov	r0, r3
 800174e:	f004 fe71 	bl	8006434 <siprintf>
					HD44780_SetCursor(0,1);
 8001752:	2101      	movs	r1, #1
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff fcbb 	bl	80010d0 <HD44780_SetCursor>
					HD44780_PrintStr(str);
 800175a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fd27 	bl	80011b2 <HD44780_PrintStr>
while (!running) {
 8001764:	4b60      	ldr	r3, [pc, #384]	; (80018e8 <main+0x534>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	f43f ae9a 	beq.w	80014a2 <main+0xee>
		//##################### I2C LCD SHOW ##########################//

}


while (running) {
 800176e:	e14a      	b.n	8001a06 <main+0x652>
	//##################### caculate PID ##########################//
	  Kp = KP/100;
 8001770:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001774:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80018ec <main+0x538>
 8001778:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800177c:	4b5c      	ldr	r3, [pc, #368]	; (80018f0 <main+0x53c>)
 800177e:	edc3 7a00 	vstr	s15, [r3]
	  Ki = KI/100;
 8001782:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001786:	eddf 6a59 	vldr	s13, [pc, #356]	; 80018ec <main+0x538>
 800178a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800178e:	4b59      	ldr	r3, [pc, #356]	; (80018f4 <main+0x540>)
 8001790:	edc3 7a00 	vstr	s15, [r3]
	  Kd = KD/100;
 8001794:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001798:	eddf 6a54 	vldr	s13, [pc, #336]	; 80018ec <main+0x538>
 800179c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a0:	4b55      	ldr	r3, [pc, #340]	; (80018f8 <main+0x544>)
 80017a2:	edc3 7a00 	vstr	s15, [r3]
	HAL_UART_Receive(&huart1, &buffer, 30, 10);
 80017a6:	230a      	movs	r3, #10
 80017a8:	221e      	movs	r2, #30
 80017aa:	4954      	ldr	r1, [pc, #336]	; (80018fc <main+0x548>)
 80017ac:	4854      	ldr	r0, [pc, #336]	; (8001900 <main+0x54c>)
 80017ae:	f003 fe34 	bl	800541a <HAL_UART_Receive>
	if ((char)buffer[0] == 's') running = 1;
 80017b2:	4b52      	ldr	r3, [pc, #328]	; (80018fc <main+0x548>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b73      	cmp	r3, #115	; 0x73
 80017b8:	d102      	bne.n	80017c0 <main+0x40c>
 80017ba:	4b4b      	ldr	r3, [pc, #300]	; (80018e8 <main+0x534>)
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
	if ((char)buffer[0] == 'o') running = 0;
 80017c0:	4b4e      	ldr	r3, [pc, #312]	; (80018fc <main+0x548>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b6f      	cmp	r3, #111	; 0x6f
 80017c6:	d102      	bne.n	80017ce <main+0x41a>
 80017c8:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <main+0x534>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]

		//if (counter < 25000) Position = counter; else Position = -(50000 - counter);
		//if (Position < 0) Position = 0;
		Position = counter - lastPosition;
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <main+0x510>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	b29b      	uxth	r3, r3
 80017da:	867b      	strh	r3, [r7, #50]	; 0x32
		Input = Position;
 80017dc:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e8:	4b46      	ldr	r3, [pc, #280]	; (8001904 <main+0x550>)
 80017ea:	edc3 7a00 	vstr	s15, [r3]
	    error = Setpoint - Input;
 80017ee:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <main+0x52c>)
 80017f0:	ed93 7a00 	vldr	s14, [r3]
 80017f4:	4b43      	ldr	r3, [pc, #268]	; (8001904 <main+0x550>)
 80017f6:	edd3 7a00 	vldr	s15, [r3]
 80017fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017fe:	4b37      	ldr	r3, [pc, #220]	; (80018dc <main+0x528>)
 8001800:	edc3 7a00 	vstr	s15, [r3]
	    P = Kp * error;
 8001804:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <main+0x53c>)
 8001806:	ed93 7a00 	vldr	s14, [r3]
 800180a:	4b34      	ldr	r3, [pc, #208]	; (80018dc <main+0x528>)
 800180c:	edd3 7a00 	vldr	s15, [r3]
 8001810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001814:	4b2c      	ldr	r3, [pc, #176]	; (80018c8 <main+0x514>)
 8001816:	edc3 7a00 	vstr	s15, [r3]
	    I += Ki * error * dt;
 800181a:	4b36      	ldr	r3, [pc, #216]	; (80018f4 <main+0x540>)
 800181c:	ed93 7a00 	vldr	s14, [r3]
 8001820:	4b2e      	ldr	r3, [pc, #184]	; (80018dc <main+0x528>)
 8001822:	edd3 7a00 	vldr	s15, [r3]
 8001826:	ee27 7a27 	vmul.f32	s14, s14, s15
 800182a:	4b37      	ldr	r3, [pc, #220]	; (8001908 <main+0x554>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001834:	4b25      	ldr	r3, [pc, #148]	; (80018cc <main+0x518>)
 8001836:	edd3 7a00 	vldr	s15, [r3]
 800183a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183e:	4b23      	ldr	r3, [pc, #140]	; (80018cc <main+0x518>)
 8001840:	edc3 7a00 	vstr	s15, [r3]
	    D = Kd * (error - last_error) / dt;
 8001844:	4b25      	ldr	r3, [pc, #148]	; (80018dc <main+0x528>)
 8001846:	ed93 7a00 	vldr	s14, [r3]
 800184a:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <main+0x524>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001854:	4b28      	ldr	r3, [pc, #160]	; (80018f8 <main+0x544>)
 8001856:	edd3 7a00 	vldr	s15, [r3]
 800185a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800185e:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <main+0x554>)
 8001860:	ed93 7a00 	vldr	s14, [r3]
 8001864:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <main+0x51c>)
 800186a:	edc3 7a00 	vstr	s15, [r3]
	    PID = P + I + D;
 800186e:	4b16      	ldr	r3, [pc, #88]	; (80018c8 <main+0x514>)
 8001870:	ed93 7a00 	vldr	s14, [r3]
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <main+0x518>)
 8001876:	edd3 7a00 	vldr	s15, [r3]
 800187a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <main+0x51c>)
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <main+0x520>)
 800188a:	edc3 7a00 	vstr	s15, [r3]
	    last_error = error;
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <main+0x528>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a11      	ldr	r2, [pc, #68]	; (80018d8 <main+0x524>)
 8001894:	6013      	str	r3, [r2, #0]
	    int speed = PID;
 8001896:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <main+0x520>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a0:	ee17 3a90 	vmov	r3, s15
 80018a4:	637b      	str	r3, [r7, #52]	; 0x34
		  if (speed > 100) {
 80018a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a8:	2b64      	cmp	r3, #100	; 0x64
 80018aa:	dd2f      	ble.n	800190c <main+0x558>
			  speed = 100;
 80018ac:	2364      	movs	r3, #100	; 0x64
 80018ae:	637b      	str	r3, [r7, #52]	; 0x34
 80018b0:	e033      	b.n	800191a <main+0x566>
 80018b2:	bf00      	nop
 80018b4:	200003d8 	.word	0x200003d8
 80018b8:	08009650 	.word	0x08009650
 80018bc:	0800963c 	.word	0x0800963c
 80018c0:	200003d4 	.word	0x200003d4
 80018c4:	200003e0 	.word	0x200003e0
 80018c8:	200003bc 	.word	0x200003bc
 80018cc:	200003c0 	.word	0x200003c0
 80018d0:	200003c4 	.word	0x200003c4
 80018d4:	200003c8 	.word	0x200003c8
 80018d8:	200003cc 	.word	0x200003cc
 80018dc:	200003d0 	.word	0x200003d0
 80018e0:	200003ac 	.word	0x200003ac
 80018e4:	08009654 	.word	0x08009654
 80018e8:	200003dc 	.word	0x200003dc
 80018ec:	42c80000 	.word	0x42c80000
 80018f0:	200003b0 	.word	0x200003b0
 80018f4:	200003b4 	.word	0x200003b4
 80018f8:	200003b8 	.word	0x200003b8
 80018fc:	20000218 	.word	0x20000218
 8001900:	20000364 	.word	0x20000364
 8001904:	200003a8 	.word	0x200003a8
 8001908:	20000010 	.word	0x20000010
		  }
		  else if (speed < -100) {
 800190c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190e:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8001912:	da02      	bge.n	800191a <main+0x566>
			  speed = -100;
 8001914:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001918:	637b      	str	r3, [r7, #52]	; 0x34
		  }
	    Motor_Control(speed);
 800191a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800191c:	f000 fb62 	bl	8001fe4 <Motor_Control>
		  HAL_Delay(dt);
 8001920:	4b3c      	ldr	r3, [pc, #240]	; (8001a14 <main+0x660>)
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800192a:	ee17 0a90 	vmov	r0, s15
 800192e:	f000 feeb 	bl	8002708 <HAL_Delay>
	//##################### caculate PID ##########################//


	//##################### tranfer data ##########################//
		  char buffer1[30];
		  int len = sprintf(buffer1, "%d", Position);
 8001932:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	4937      	ldr	r1, [pc, #220]	; (8001a18 <main+0x664>)
 800193a:	4618      	mov	r0, r3
 800193c:	f004 fd7a 	bl	8006434 <siprintf>
 8001940:	62f8      	str	r0, [r7, #44]	; 0x2c
		  if (HAL_UART_Transmit(&huart1, (uint8_t*)buffer1, len, 20) != HAL_OK)
 8001942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001944:	b29a      	uxth	r2, r3
 8001946:	1d39      	adds	r1, r7, #4
 8001948:	2314      	movs	r3, #20
 800194a:	4834      	ldr	r0, [pc, #208]	; (8001a1c <main+0x668>)
 800194c:	f003 fcd3 	bl	80052f6 <HAL_UART_Transmit>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <main+0x5a6>
		  {
		    Error_Handler();
 8001956:	f000 fb75 	bl	8002044 <Error_Handler>
		  }

		  uint8_t data[] = "%";
 800195a:	2325      	movs	r3, #37	; 0x25
 800195c:	803b      	strh	r3, [r7, #0]
		  HAL_UART_Transmit(&huart1, data, sizeof (data), 10);
 800195e:	4639      	mov	r1, r7
 8001960:	230a      	movs	r3, #10
 8001962:	2202      	movs	r2, #2
 8001964:	482d      	ldr	r0, [pc, #180]	; (8001a1c <main+0x668>)
 8001966:	f003 fcc6 	bl	80052f6 <HAL_UART_Transmit>

		  len = sprintf(buffer1, "%d\r\n", speed);
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800196e:	492c      	ldr	r1, [pc, #176]	; (8001a20 <main+0x66c>)
 8001970:	4618      	mov	r0, r3
 8001972:	f004 fd5f 	bl	8006434 <siprintf>
 8001976:	62f8      	str	r0, [r7, #44]	; 0x2c
		  if (HAL_UART_Transmit(&huart1, (uint8_t*)buffer1, len, 20) != HAL_OK)
 8001978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197a:	b29a      	uxth	r2, r3
 800197c:	1d39      	adds	r1, r7, #4
 800197e:	2314      	movs	r3, #20
 8001980:	4826      	ldr	r0, [pc, #152]	; (8001a1c <main+0x668>)
 8001982:	f003 fcb8 	bl	80052f6 <HAL_UART_Transmit>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <main+0x5dc>
		  {
		    Error_Handler();
 800198c:	f000 fb5a 	bl	8002044 <Error_Handler>
		  }
	//##################### tranfer data ##########################//

		  //##################### I2C LCD SHOW ##########################//
		  HD44780_Clear();
 8001990:	f7ff fb88 	bl	80010a4 <HD44780_Clear>
		  		sprintf(str, "%ld", (uint32_t)Setpoint);
 8001994:	4b23      	ldr	r3, [pc, #140]	; (8001a24 <main+0x670>)
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a2:	ee17 2a90 	vmov	r2, s15
 80019a6:	4920      	ldr	r1, [pc, #128]	; (8001a28 <main+0x674>)
 80019a8:	4618      	mov	r0, r3
 80019aa:	f004 fd43 	bl	8006434 <siprintf>
		  		HD44780_SetCursor(10,1);
 80019ae:	2101      	movs	r1, #1
 80019b0:	200a      	movs	r0, #10
 80019b2:	f7ff fb8d 	bl	80010d0 <HD44780_SetCursor>
		  		HD44780_PrintStr(str);
 80019b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fbf9 	bl	80011b2 <HD44780_PrintStr>

		  		sprintf(str, "%ld", (uint32_t)running);
 80019c0:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <main+0x678>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ca:	4917      	ldr	r1, [pc, #92]	; (8001a28 <main+0x674>)
 80019cc:	4618      	mov	r0, r3
 80019ce:	f004 fd31 	bl	8006434 <siprintf>
		  				  		HD44780_SetCursor(8,1);
 80019d2:	2101      	movs	r1, #1
 80019d4:	2008      	movs	r0, #8
 80019d6:	f7ff fb7b 	bl	80010d0 <HD44780_SetCursor>
		  				  		HD44780_PrintStr(str);
 80019da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fbe7 	bl	80011b2 <HD44780_PrintStr>

		  	  sprintf(str, "%d", Position);
 80019e4:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80019e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ec:	490a      	ldr	r1, [pc, #40]	; (8001a18 <main+0x664>)
 80019ee:	4618      	mov	r0, r3
 80019f0:	f004 fd20 	bl	8006434 <siprintf>
		  	HD44780_SetCursor(0,1);
 80019f4:	2101      	movs	r1, #1
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff fb6a 	bl	80010d0 <HD44780_SetCursor>
		  			  				  		HD44780_PrintStr(str);
 80019fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fbd6 	bl	80011b2 <HD44780_PrintStr>
while (running) {
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <main+0x678>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f47f aeb0 	bne.w	8001770 <main+0x3bc>
			if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0) {
 8001a10:	e51f      	b.n	8001452 <main+0x9e>
 8001a12:	bf00      	nop
 8001a14:	20000010 	.word	0x20000010
 8001a18:	08009658 	.word	0x08009658
 8001a1c:	20000364 	.word	0x20000364
 8001a20:	0800965c 	.word	0x0800965c
 8001a24:	200003ac 	.word	0x200003ac
 8001a28:	08009654 	.word	0x08009654
 8001a2c:	200003dc 	.word	0x200003dc

08001a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b094      	sub	sp, #80	; 0x50
 8001a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a36:	f107 0320 	add.w	r3, r7, #32
 8001a3a:	2230      	movs	r2, #48	; 0x30
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f004 fcf0 	bl	8006424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	4b28      	ldr	r3, [pc, #160]	; (8001afc <SystemClock_Config+0xcc>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	4a27      	ldr	r2, [pc, #156]	; (8001afc <SystemClock_Config+0xcc>)
 8001a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a62:	6413      	str	r3, [r2, #64]	; 0x40
 8001a64:	4b25      	ldr	r3, [pc, #148]	; (8001afc <SystemClock_Config+0xcc>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	4b22      	ldr	r3, [pc, #136]	; (8001b00 <SystemClock_Config+0xd0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <SystemClock_Config+0xd0>)
 8001a7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b1f      	ldr	r3, [pc, #124]	; (8001b00 <SystemClock_Config+0xd0>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a90:	2301      	movs	r3, #1
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a94:	2310      	movs	r3, #16
 8001a96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001aa4:	23a8      	movs	r3, #168	; 0xa8
 8001aa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001aac:	2304      	movs	r3, #4
 8001aae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab0:	f107 0320 	add.w	r3, r7, #32
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f001 fe09 	bl	80036cc <HAL_RCC_OscConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ac0:	f000 fac0 	bl	8002044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ad0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ad4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ada:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	2105      	movs	r1, #5
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f002 f86a 	bl	8003bbc <HAL_RCC_ClockConfig>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001aee:	f000 faa9 	bl	8002044 <Error_Handler>
  }
}
 8001af2:	bf00      	nop
 8001af4:	3750      	adds	r7, #80	; 0x50
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40007000 	.word	0x40007000

08001b04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b0a:	4a13      	ldr	r2, [pc, #76]	; (8001b58 <MX_I2C1_Init+0x54>)
 8001b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b10:	4a12      	ldr	r2, [pc, #72]	; (8001b5c <MX_I2C1_Init+0x58>)
 8001b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b20:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b28:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b34:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b40:	4804      	ldr	r0, [pc, #16]	; (8001b54 <MX_I2C1_Init+0x50>)
 8001b42:	f001 f977 	bl	8002e34 <HAL_I2C_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b4c:	f000 fa7a 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000238 	.word	0x20000238
 8001b58:	40005400 	.word	0x40005400
 8001b5c:	000186a0 	.word	0x000186a0

08001b60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b096      	sub	sp, #88	; 0x58
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
 8001b8c:	611a      	str	r2, [r3, #16]
 8001b8e:	615a      	str	r2, [r3, #20]
 8001b90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2220      	movs	r2, #32
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f004 fc43 	bl	8006424 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b9e:	4b3e      	ldr	r3, [pc, #248]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001ba0:	4a3e      	ldr	r2, [pc, #248]	; (8001c9c <MX_TIM1_Init+0x13c>)
 8001ba2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ba4:	4b3c      	ldr	r3, [pc, #240]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001baa:	4b3b      	ldr	r3, [pc, #236]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001bb0:	4b39      	ldr	r3, [pc, #228]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bb6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb8:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bbe:	4b36      	ldr	r3, [pc, #216]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc4:	4b34      	ldr	r3, [pc, #208]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bca:	4833      	ldr	r0, [pc, #204]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bcc:	f002 f9d6 	bl	8003f7c <HAL_TIM_Base_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001bd6:	f000 fa35 	bl	8002044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bde:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001be0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001be4:	4619      	mov	r1, r3
 8001be6:	482c      	ldr	r0, [pc, #176]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001be8:	f002 fe56 	bl	8004898 <HAL_TIM_ConfigClockSource>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001bf2:	f000 fa27 	bl	8002044 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bf6:	4828      	ldr	r0, [pc, #160]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001bf8:	f002 fa0f 	bl	800401a <HAL_TIM_PWM_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001c02:	f000 fa1f 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c12:	4619      	mov	r1, r3
 8001c14:	4820      	ldr	r0, [pc, #128]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001c16:	f003 fa3f 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c20:	f000 fa10 	bl	8002044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c24:	2360      	movs	r3, #96	; 0x60
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c30:	2300      	movs	r3, #0
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c44:	2200      	movs	r2, #0
 8001c46:	4619      	mov	r1, r3
 8001c48:	4813      	ldr	r0, [pc, #76]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001c4a:	f002 fd63 	bl	8004714 <HAL_TIM_PWM_ConfigChannel>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001c54:	f000 f9f6 	bl	8002044 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c60:	2300      	movs	r3, #0
 8001c62:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4807      	ldr	r0, [pc, #28]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001c7c:	f003 fa88 	bl	8005190 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001c86:	f000 f9dd 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c8a:	4803      	ldr	r0, [pc, #12]	; (8001c98 <MX_TIM1_Init+0x138>)
 8001c8c:	f000 fad6 	bl	800223c <HAL_TIM_MspPostInit>

}
 8001c90:	bf00      	nop
 8001c92:	3758      	adds	r7, #88	; 0x58
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	2000028c 	.word	0x2000028c
 8001c9c:	40010000 	.word	0x40010000

08001ca0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08c      	sub	sp, #48	; 0x30
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ca6:	f107 030c 	add.w	r3, r7, #12
 8001caa:	2224      	movs	r2, #36	; 0x24
 8001cac:	2100      	movs	r1, #0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f004 fbb8 	bl	8006424 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb4:	1d3b      	adds	r3, r7, #4
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cbc:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001cbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cc4:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cca:	4b1e      	ldr	r3, [pc, #120]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 8001cd0:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001cd2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001cd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd8:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cde:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cec:	2301      	movs	r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d08:	f107 030c 	add.w	r3, r7, #12
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	480d      	ldr	r0, [pc, #52]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001d10:	f002 faa4 	bl	800425c <HAL_TIM_Encoder_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d1a:	f000 f993 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4806      	ldr	r0, [pc, #24]	; (8001d44 <MX_TIM2_Init+0xa4>)
 8001d2c:	f003 f9b4 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d36:	f000 f985 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	3730      	adds	r7, #48	; 0x30
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200002d4 	.word	0x200002d4

08001d48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	; 0x38
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	f107 0320 	add.w	r3, r7, #32
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d78:	4b2c      	ldr	r3, [pc, #176]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d7a:	4a2d      	ldr	r2, [pc, #180]	; (8001e30 <MX_TIM4_Init+0xe8>)
 8001d7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42000;
 8001d7e:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d80:	f24a 4210 	movw	r2, #42000	; 0xa410
 8001d84:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d86:	4b29      	ldr	r3, [pc, #164]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001d8c:	4b27      	ldr	r3, [pc, #156]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d8e:	2263      	movs	r2, #99	; 0x63
 8001d90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d92:	4b26      	ldr	r3, [pc, #152]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d98:	4b24      	ldr	r3, [pc, #144]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d9e:	4823      	ldr	r0, [pc, #140]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001da0:	f002 f8ec 	bl	8003f7c <HAL_TIM_Base_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001daa:	f000 f94b 	bl	8002044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001db4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db8:	4619      	mov	r1, r3
 8001dba:	481c      	ldr	r0, [pc, #112]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001dbc:	f002 fd6c 	bl	8004898 <HAL_TIM_ConfigClockSource>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001dc6:	f000 f93d 	bl	8002044 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001dca:	4818      	ldr	r0, [pc, #96]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001dcc:	f002 f925 	bl	800401a <HAL_TIM_PWM_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001dd6:	f000 f935 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001de2:	f107 0320 	add.w	r3, r7, #32
 8001de6:	4619      	mov	r1, r3
 8001de8:	4810      	ldr	r0, [pc, #64]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001dea:	f003 f955 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001df4:	f000 f926 	bl	8002044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df8:	2360      	movs	r3, #96	; 0x60
 8001dfa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e08:	1d3b      	adds	r3, r7, #4
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4807      	ldr	r0, [pc, #28]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001e10:	f002 fc80 	bl	8004714 <HAL_TIM_PWM_ConfigChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001e1a:	f000 f913 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e1e:	4803      	ldr	r0, [pc, #12]	; (8001e2c <MX_TIM4_Init+0xe4>)
 8001e20:	f000 fa0c 	bl	800223c <HAL_TIM_MspPostInit>

}
 8001e24:	bf00      	nop
 8001e26:	3738      	adds	r7, #56	; 0x38
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	2000031c 	.word	0x2000031c
 8001e30:	40000800 	.word	0x40000800

08001e34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e3a:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <MX_USART1_UART_Init+0x50>)
 8001e3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e6c:	f003 f9f6 	bl	800525c <HAL_UART_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e76:	f000 f8e5 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000364 	.word	0x20000364
 8001e84:	40011000 	.word	0x40011000

08001e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08c      	sub	sp, #48	; 0x30
 8001e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8e:	f107 031c 	add.w	r3, r7, #28
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
 8001e9c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61bb      	str	r3, [r7, #24]
 8001ea2:	4b4b      	ldr	r3, [pc, #300]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	4a4a      	ldr	r2, [pc, #296]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ea8:	f043 0310 	orr.w	r3, r3, #16
 8001eac:	6313      	str	r3, [r2, #48]	; 0x30
 8001eae:	4b48      	ldr	r3, [pc, #288]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	f003 0310 	and.w	r3, r3, #16
 8001eb6:	61bb      	str	r3, [r7, #24]
 8001eb8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	4b44      	ldr	r3, [pc, #272]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	4a43      	ldr	r2, [pc, #268]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ec4:	f043 0304 	orr.w	r3, r3, #4
 8001ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eca:	4b41      	ldr	r3, [pc, #260]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	4b3d      	ldr	r3, [pc, #244]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a3c      	ldr	r2, [pc, #240]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b3a      	ldr	r3, [pc, #232]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	4b36      	ldr	r3, [pc, #216]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	4a35      	ldr	r2, [pc, #212]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001efc:	f043 0301 	orr.w	r3, r3, #1
 8001f00:	6313      	str	r3, [r2, #48]	; 0x30
 8001f02:	4b33      	ldr	r3, [pc, #204]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	4b2f      	ldr	r3, [pc, #188]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a2e      	ldr	r2, [pc, #184]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f18:	f043 0308 	orr.w	r3, r3, #8
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b2c      	ldr	r3, [pc, #176]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4a27      	ldr	r2, [pc, #156]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3a:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <MX_GPIO_Init+0x148>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	607b      	str	r3, [r7, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001f46:	2200      	movs	r2, #0
 8001f48:	21c0      	movs	r1, #192	; 0xc0
 8001f4a:	4822      	ldr	r0, [pc, #136]	; (8001fd4 <MX_GPIO_Init+0x14c>)
 8001f4c:	f000 ff58 	bl	8002e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, motor_dir_2_Pin|motor_dir_1_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8001f56:	4820      	ldr	r0, [pc, #128]	; (8001fd8 <MX_GPIO_Init+0x150>)
 8001f58:	f000 ff52 	bl	8002e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f5c:	2310      	movs	r3, #16
 8001f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f60:	2300      	movs	r3, #0
 8001f62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f64:	2301      	movs	r3, #1
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f68:	f107 031c 	add.w	r3, r7, #28
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	481b      	ldr	r0, [pc, #108]	; (8001fdc <MX_GPIO_Init+0x154>)
 8001f70:	f000 fd92 	bl	8002a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f74:	23c0      	movs	r3, #192	; 0xc0
 8001f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 031c 	add.w	r3, r7, #28
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4812      	ldr	r0, [pc, #72]	; (8001fd4 <MX_GPIO_Init+0x14c>)
 8001f8c:	f000 fd84 	bl	8002a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : motor_dir_2_Pin motor_dir_1_Pin */
  GPIO_InitStruct.Pin = motor_dir_2_Pin|motor_dir_1_Pin;
 8001f90:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f96:	2301      	movs	r3, #1
 8001f98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fa2:	f107 031c 	add.w	r3, r7, #28
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <MX_GPIO_Init+0x150>)
 8001faa:	f000 fd75 	bl	8002a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001fae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbc:	f107 031c 	add.w	r3, r7, #28
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4807      	ldr	r0, [pc, #28]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001fc4:	f000 fd68 	bl	8002a98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fc8:	bf00      	nop
 8001fca:	3730      	adds	r7, #48	; 0x30
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	40020c00 	.word	0x40020c00
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40020800 	.word	0x40020800

08001fe4 <Motor_Control>:

/* USER CODE BEGIN 4 */
static void Motor_Control(int32_t motorSpeed){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

	if (motorSpeed > 0){
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	dd0c      	ble.n	800200c <Motor_Control+0x28>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ff8:	4810      	ldr	r0, [pc, #64]	; (800203c <Motor_Control+0x58>)
 8001ffa:	f000 ff01 	bl	8002e00 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, 1);
 8001ffe:	2201      	movs	r2, #1
 8002000:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002004:	480d      	ldr	r0, [pc, #52]	; (800203c <Motor_Control+0x58>)
 8002006:	f000 fefb 	bl	8002e00 <HAL_GPIO_WritePin>
 800200a:	e00e      	b.n	800202a <Motor_Control+0x46>
	} else {
		motorSpeed = -motorSpeed;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	425b      	negs	r3, r3
 8002010:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 8002012:	2201      	movs	r2, #1
 8002014:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002018:	4808      	ldr	r0, [pc, #32]	; (800203c <Motor_Control+0x58>)
 800201a:	f000 fef1 	bl	8002e00 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, 0);
 800201e:	2200      	movs	r2, #0
 8002020:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002024:	4805      	ldr	r0, [pc, #20]	; (800203c <Motor_Control+0x58>)
 8002026:	f000 feeb 	bl	8002e00 <HAL_GPIO_WritePin>
	}
    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,motorSpeed);
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <Motor_Control+0x5c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40020c00 	.word	0x40020c00
 8002040:	2000031c 	.word	0x2000031c

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002048:	b672      	cpsid	i
}
 800204a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800204c:	e7fe      	b.n	800204c <Error_Handler+0x8>
	...

08002050 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	607b      	str	r3, [r7, #4]
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <HAL_MspInit+0x4c>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	4a0f      	ldr	r2, [pc, #60]	; (800209c <HAL_MspInit+0x4c>)
 8002060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002064:	6453      	str	r3, [r2, #68]	; 0x44
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_MspInit+0x4c>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	603b      	str	r3, [r7, #0]
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <HAL_MspInit+0x4c>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	4a08      	ldr	r2, [pc, #32]	; (800209c <HAL_MspInit+0x4c>)
 800207c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002080:	6413      	str	r3, [r2, #64]	; 0x40
 8002082:	4b06      	ldr	r3, [pc, #24]	; (800209c <HAL_MspInit+0x4c>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800

080020a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a19      	ldr	r2, [pc, #100]	; (8002124 <HAL_I2C_MspInit+0x84>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d12b      	bne.n	800211a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	4b18      	ldr	r3, [pc, #96]	; (8002128 <HAL_I2C_MspInit+0x88>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	4a17      	ldr	r2, [pc, #92]	; (8002128 <HAL_I2C_MspInit+0x88>)
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	6313      	str	r3, [r2, #48]	; 0x30
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <HAL_I2C_MspInit+0x88>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	613b      	str	r3, [r7, #16]
 80020dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020de:	23c0      	movs	r3, #192	; 0xc0
 80020e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020e2:	2312      	movs	r3, #18
 80020e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ea:	2303      	movs	r3, #3
 80020ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020ee:	2304      	movs	r3, #4
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	480c      	ldr	r0, [pc, #48]	; (800212c <HAL_I2C_MspInit+0x8c>)
 80020fa:	f000 fccd 	bl	8002a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <HAL_I2C_MspInit+0x88>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	4a08      	ldr	r2, [pc, #32]	; (8002128 <HAL_I2C_MspInit+0x88>)
 8002108:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
 800210e:	4b06      	ldr	r3, [pc, #24]	; (8002128 <HAL_I2C_MspInit+0x88>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800211a:	bf00      	nop
 800211c:	3728      	adds	r7, #40	; 0x28
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40005400 	.word	0x40005400
 8002128:	40023800 	.word	0x40023800
 800212c:	40020400 	.word	0x40020400

08002130 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a15      	ldr	r2, [pc, #84]	; (8002194 <HAL_TIM_Base_MspInit+0x64>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d10e      	bne.n	8002160 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	4b14      	ldr	r3, [pc, #80]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	4a13      	ldr	r2, [pc, #76]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6453      	str	r3, [r2, #68]	; 0x44
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800215e:	e012      	b.n	8002186 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0d      	ldr	r2, [pc, #52]	; (800219c <HAL_TIM_Base_MspInit+0x6c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d10d      	bne.n	8002186 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	4a09      	ldr	r2, [pc, #36]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	6413      	str	r3, [r2, #64]	; 0x40
 800217a:	4b07      	ldr	r3, [pc, #28]	; (8002198 <HAL_TIM_Base_MspInit+0x68>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40010000 	.word	0x40010000
 8002198:	40023800 	.word	0x40023800
 800219c:	40000800 	.word	0x40000800

080021a0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021c0:	d133      	bne.n	800222a <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	4b1b      	ldr	r3, [pc, #108]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	4a1a      	ldr	r2, [pc, #104]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6413      	str	r3, [r2, #64]	; 0x40
 80021d2:	4b18      	ldr	r3, [pc, #96]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	4b14      	ldr	r3, [pc, #80]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a13      	ldr	r2, [pc, #76]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b11      	ldr	r3, [pc, #68]	; (8002234 <HAL_TIM_Encoder_MspInit+0x94>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021fa:	2303      	movs	r3, #3
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800220a:	2301      	movs	r3, #1
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	4808      	ldr	r0, [pc, #32]	; (8002238 <HAL_TIM_Encoder_MspInit+0x98>)
 8002216:	f000 fc3f 	bl	8002a98 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	201c      	movs	r0, #28
 8002220:	f000 fb71 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002224:	201c      	movs	r0, #28
 8002226:	f000 fb8a 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800222a:	bf00      	nop
 800222c:	3728      	adds	r7, #40	; 0x28
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40023800 	.word	0x40023800
 8002238:	40020000 	.word	0x40020000

0800223c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08a      	sub	sp, #40	; 0x28
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a25      	ldr	r2, [pc, #148]	; (80022f0 <HAL_TIM_MspPostInit+0xb4>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d11f      	bne.n	800229e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a23      	ldr	r2, [pc, #140]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = servo_pwm_Pin;
 800227a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(servo_pwm_GPIO_Port, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	4818      	ldr	r0, [pc, #96]	; (80022f8 <HAL_TIM_MspPostInit+0xbc>)
 8002298:	f000 fbfe 	bl	8002a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800229c:	e023      	b.n	80022e6 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM4)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a16      	ldr	r2, [pc, #88]	; (80022fc <HAL_TIM_MspPostInit+0xc0>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d11e      	bne.n	80022e6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	4a10      	ldr	r2, [pc, #64]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 80022b2:	f043 0308 	orr.w	r3, r3, #8
 80022b6:	6313      	str	r3, [r2, #48]	; 0x30
 80022b8:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <HAL_TIM_MspPostInit+0xb8>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = motor_pwm_Pin;
 80022c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ca:	2302      	movs	r3, #2
 80022cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022d6:	2302      	movs	r3, #2
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(motor_pwm_GPIO_Port, &GPIO_InitStruct);
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	4807      	ldr	r0, [pc, #28]	; (8002300 <HAL_TIM_MspPostInit+0xc4>)
 80022e2:	f000 fbd9 	bl	8002a98 <HAL_GPIO_Init>
}
 80022e6:	bf00      	nop
 80022e8:	3728      	adds	r7, #40	; 0x28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40010000 	.word	0x40010000
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40020000 	.word	0x40020000
 80022fc:	40000800 	.word	0x40000800
 8002300:	40020c00 	.word	0x40020c00

08002304 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08a      	sub	sp, #40	; 0x28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a1d      	ldr	r2, [pc, #116]	; (8002398 <HAL_UART_MspInit+0x94>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d134      	bne.n	8002390 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	4b1c      	ldr	r3, [pc, #112]	; (800239c <HAL_UART_MspInit+0x98>)
 800232c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232e:	4a1b      	ldr	r2, [pc, #108]	; (800239c <HAL_UART_MspInit+0x98>)
 8002330:	f043 0310 	orr.w	r3, r3, #16
 8002334:	6453      	str	r3, [r2, #68]	; 0x44
 8002336:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_UART_MspInit+0x98>)
 8002338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233a:	f003 0310 	and.w	r3, r3, #16
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	4b15      	ldr	r3, [pc, #84]	; (800239c <HAL_UART_MspInit+0x98>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a14      	ldr	r2, [pc, #80]	; (800239c <HAL_UART_MspInit+0x98>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_UART_MspInit+0x98>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800235e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236c:	2303      	movs	r3, #3
 800236e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002370:	2307      	movs	r3, #7
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	4619      	mov	r1, r3
 800237a:	4809      	ldr	r0, [pc, #36]	; (80023a0 <HAL_UART_MspInit+0x9c>)
 800237c:	f000 fb8c 	bl	8002a98 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002380:	2200      	movs	r2, #0
 8002382:	2100      	movs	r1, #0
 8002384:	2025      	movs	r0, #37	; 0x25
 8002386:	f000 fabe 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800238a:	2025      	movs	r0, #37	; 0x25
 800238c:	f000 fad7 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002390:	bf00      	nop
 8002392:	3728      	adds	r7, #40	; 0x28
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40011000 	.word	0x40011000
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020000 	.word	0x40020000

080023a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <NMI_Handler+0x4>

080023aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ae:	e7fe      	b.n	80023ae <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <MemManage_Handler+0x4>

080023b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <BusFault_Handler+0x4>

080023bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <UsageFault_Handler+0x4>

080023c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f0:	f000 f96a 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023fc:	4802      	ldr	r0, [pc, #8]	; (8002408 <TIM2_IRQHandler+0x10>)
 80023fe:	f002 f881 	bl	8004504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200002d4 	.word	0x200002d4

0800240c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002410:	4802      	ldr	r0, [pc, #8]	; (800241c <USART1_IRQHandler+0x10>)
 8002412:	f003 f8a5 	bl	8005560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000364 	.word	0x20000364

08002420 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  return 1;
 8002424:	2301      	movs	r3, #1
}
 8002426:	4618      	mov	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <_kill>:

int _kill(int pid, int sig)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800243a:	f003 ffc9 	bl	80063d0 <__errno>
 800243e:	4603      	mov	r3, r0
 8002440:	2216      	movs	r2, #22
 8002442:	601a      	str	r2, [r3, #0]
  return -1;
 8002444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002448:	4618      	mov	r0, r3
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <_exit>:

void _exit (int status)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002458:	f04f 31ff 	mov.w	r1, #4294967295
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff ffe7 	bl	8002430 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002462:	e7fe      	b.n	8002462 <_exit+0x12>

08002464 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	e00a      	b.n	800248c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002476:	f3af 8000 	nop.w
 800247a:	4601      	mov	r1, r0
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	60ba      	str	r2, [r7, #8]
 8002482:	b2ca      	uxtb	r2, r1
 8002484:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	429a      	cmp	r2, r3
 8002492:	dbf0      	blt.n	8002476 <_read+0x12>
  }

  return len;
 8002494:	687b      	ldr	r3, [r7, #4]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b086      	sub	sp, #24
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	60f8      	str	r0, [r7, #12]
 80024a6:	60b9      	str	r1, [r7, #8]
 80024a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	e009      	b.n	80024c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	60ba      	str	r2, [r7, #8]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	3301      	adds	r3, #1
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	dbf1      	blt.n	80024b0 <_write+0x12>
  }
  return len;
 80024cc:	687b      	ldr	r3, [r7, #4]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <_close>:

int _close(int file)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b083      	sub	sp, #12
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024fe:	605a      	str	r2, [r3, #4]
  return 0;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_isatty>:

int _isatty(int file)
{
 800250e:	b480      	push	{r7}
 8002510:	b083      	sub	sp, #12
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002516:	2301      	movs	r3, #1
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002548:	4a14      	ldr	r2, [pc, #80]	; (800259c <_sbrk+0x5c>)
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <_sbrk+0x60>)
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002554:	4b13      	ldr	r3, [pc, #76]	; (80025a4 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800255c:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <_sbrk+0x64>)
 800255e:	4a12      	ldr	r2, [pc, #72]	; (80025a8 <_sbrk+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	429a      	cmp	r2, r3
 800256e:	d207      	bcs.n	8002580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002570:	f003 ff2e 	bl	80063d0 <__errno>
 8002574:	4603      	mov	r3, r0
 8002576:	220c      	movs	r2, #12
 8002578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	e009      	b.n	8002594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002580:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <_sbrk+0x64>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <_sbrk+0x64>)
 8002590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002592:	68fb      	ldr	r3, [r7, #12]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20020000 	.word	0x20020000
 80025a0:	00000400 	.word	0x00000400
 80025a4:	200003e4 	.word	0x200003e4
 80025a8:	20000400 	.word	0x20000400

080025ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <SystemInit+0x20>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b6:	4a05      	ldr	r2, [pc, #20]	; (80025cc <SystemInit+0x20>)
 80025b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002608 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025d4:	480d      	ldr	r0, [pc, #52]	; (800260c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025d6:	490e      	ldr	r1, [pc, #56]	; (8002610 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025d8:	4a0e      	ldr	r2, [pc, #56]	; (8002614 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a0b      	ldr	r2, [pc, #44]	; (8002618 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025ec:	4c0b      	ldr	r4, [pc, #44]	; (800261c <LoopFillZerobss+0x26>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025fa:	f7ff ffd7 	bl	80025ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025fe:	f003 feed 	bl	80063dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002602:	f7fe fed7 	bl	80013b4 <main>
  bx  lr    
 8002606:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002610:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002614:	08009b18 	.word	0x08009b18
  ldr r2, =_sbss
 8002618:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800261c:	200003fc 	.word	0x200003fc

08002620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <ADC_IRQHandler>
	...

08002624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002628:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <HAL_Init+0x40>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <HAL_Init+0x40>)
 800262e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0a      	ldr	r2, [pc, #40]	; (8002664 <HAL_Init+0x40>)
 800263a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800263e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a07      	ldr	r2, [pc, #28]	; (8002664 <HAL_Init+0x40>)
 8002646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800264a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264c:	2003      	movs	r0, #3
 800264e:	f000 f94f 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002652:	200f      	movs	r0, #15
 8002654:	f000 f808 	bl	8002668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002658:	f7ff fcfa 	bl	8002050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40023c00 	.word	0x40023c00

08002668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_InitTick+0x54>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_InitTick+0x58>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	4619      	mov	r1, r3
 800267a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800267e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f000 f967 	bl	800295a <HAL_SYSTICK_Config>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00e      	b.n	80026b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b0f      	cmp	r3, #15
 800269a:	d80a      	bhi.n	80026b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800269c:	2200      	movs	r2, #0
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295
 80026a4:	f000 f92f 	bl	8002906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a8:	4a06      	ldr	r2, [pc, #24]	; (80026c4 <HAL_InitTick+0x5c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20000014 	.word	0x20000014
 80026c0:	2000001c 	.word	0x2000001c
 80026c4:	20000018 	.word	0x20000018

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_IncTick+0x20>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b06      	ldr	r3, [pc, #24]	; (80026ec <HAL_IncTick+0x24>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	; (80026ec <HAL_IncTick+0x24>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	2000001c 	.word	0x2000001c
 80026ec:	200003e8 	.word	0x200003e8

080026f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return uwTick;
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <HAL_GetTick+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	200003e8 	.word	0x200003e8

08002708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff ffee 	bl	80026f0 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d005      	beq.n	800272e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002722:	4b0a      	ldr	r3, [pc, #40]	; (800274c <HAL_Delay+0x44>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800272e:	bf00      	nop
 8002730:	f7ff ffde 	bl	80026f0 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	429a      	cmp	r2, r3
 800273e:	d8f7      	bhi.n	8002730 <HAL_Delay+0x28>
  {
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	2000001c 	.word	0x2000001c

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	; (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	; (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	; (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	; (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	; 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	; 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028bc:	d301      	bcc.n	80028c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028be:	2301      	movs	r3, #1
 80028c0:	e00f      	b.n	80028e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c2:	4a0a      	ldr	r2, [pc, #40]	; (80028ec <SysTick_Config+0x40>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ca:	210f      	movs	r1, #15
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f7ff ff8e 	bl	80027f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d4:	4b05      	ldr	r3, [pc, #20]	; (80028ec <SysTick_Config+0x40>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028da:	4b04      	ldr	r3, [pc, #16]	; (80028ec <SysTick_Config+0x40>)
 80028dc:	2207      	movs	r2, #7
 80028de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	e000e010 	.word	0xe000e010

080028f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff29 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002918:	f7ff ff3e 	bl	8002798 <__NVIC_GetPriorityGrouping>
 800291c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff8e 	bl	8002844 <NVIC_EncodePriority>
 8002928:	4602      	mov	r2, r0
 800292a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff5d 	bl	80027f0 <__NVIC_SetPriority>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff31 	bl	80027b4 <__NVIC_EnableIRQ>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffa2 	bl	80028ac <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b084      	sub	sp, #16
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002980:	f7ff feb6 	bl	80026f0 <HAL_GetTick>
 8002984:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d008      	beq.n	80029a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2280      	movs	r2, #128	; 0x80
 8002996:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e052      	b.n	8002a4a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0216 	bic.w	r2, r2, #22
 80029b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <HAL_DMA_Abort+0x62>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d007      	beq.n	80029e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0208 	bic.w	r2, r2, #8
 80029e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0201 	bic.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f4:	e013      	b.n	8002a1e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029f6:	f7ff fe7b 	bl	80026f0 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b05      	cmp	r3, #5
 8002a02:	d90c      	bls.n	8002a1e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2220      	movs	r2, #32
 8002a08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e015      	b.n	8002a4a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e4      	bne.n	80029f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a30:	223f      	movs	r2, #63	; 0x3f
 8002a32:	409a      	lsls	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d004      	beq.n	8002a70 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2280      	movs	r2, #128	; 0x80
 8002a6a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e00c      	b.n	8002a8a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2205      	movs	r2, #5
 8002a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 0201 	bic.w	r2, r2, #1
 8002a86:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
	...

08002a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	e16b      	b.n	8002d8c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	f040 815a 	bne.w	8002d86 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d005      	beq.n	8002aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d130      	bne.n	8002b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	2203      	movs	r2, #3
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b20:	2201      	movs	r2, #1
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 0201 	and.w	r2, r3, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d017      	beq.n	8002b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	2203      	movs	r2, #3
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d123      	bne.n	8002bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	08da      	lsrs	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3208      	adds	r2, #8
 8002b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	220f      	movs	r2, #15
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	08da      	lsrs	r2, r3, #3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	3208      	adds	r2, #8
 8002bd6:	69b9      	ldr	r1, [r7, #24]
 8002bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	2203      	movs	r2, #3
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0203 	and.w	r2, r3, #3
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80b4 	beq.w	8002d86 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	4b60      	ldr	r3, [pc, #384]	; (8002da4 <HAL_GPIO_Init+0x30c>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	4a5f      	ldr	r2, [pc, #380]	; (8002da4 <HAL_GPIO_Init+0x30c>)
 8002c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c2e:	4b5d      	ldr	r3, [pc, #372]	; (8002da4 <HAL_GPIO_Init+0x30c>)
 8002c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c3a:	4a5b      	ldr	r2, [pc, #364]	; (8002da8 <HAL_GPIO_Init+0x310>)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	089b      	lsrs	r3, r3, #2
 8002c40:	3302      	adds	r3, #2
 8002c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	220f      	movs	r2, #15
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43db      	mvns	r3, r3
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a52      	ldr	r2, [pc, #328]	; (8002dac <HAL_GPIO_Init+0x314>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d02b      	beq.n	8002cbe <HAL_GPIO_Init+0x226>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a51      	ldr	r2, [pc, #324]	; (8002db0 <HAL_GPIO_Init+0x318>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d025      	beq.n	8002cba <HAL_GPIO_Init+0x222>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a50      	ldr	r2, [pc, #320]	; (8002db4 <HAL_GPIO_Init+0x31c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d01f      	beq.n	8002cb6 <HAL_GPIO_Init+0x21e>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4f      	ldr	r2, [pc, #316]	; (8002db8 <HAL_GPIO_Init+0x320>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d019      	beq.n	8002cb2 <HAL_GPIO_Init+0x21a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a4e      	ldr	r2, [pc, #312]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d013      	beq.n	8002cae <HAL_GPIO_Init+0x216>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a4d      	ldr	r2, [pc, #308]	; (8002dc0 <HAL_GPIO_Init+0x328>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00d      	beq.n	8002caa <HAL_GPIO_Init+0x212>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a4c      	ldr	r2, [pc, #304]	; (8002dc4 <HAL_GPIO_Init+0x32c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d007      	beq.n	8002ca6 <HAL_GPIO_Init+0x20e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a4b      	ldr	r2, [pc, #300]	; (8002dc8 <HAL_GPIO_Init+0x330>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_GPIO_Init+0x20a>
 8002c9e:	2307      	movs	r3, #7
 8002ca0:	e00e      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002ca2:	2308      	movs	r3, #8
 8002ca4:	e00c      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002ca6:	2306      	movs	r3, #6
 8002ca8:	e00a      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002caa:	2305      	movs	r3, #5
 8002cac:	e008      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002cae:	2304      	movs	r3, #4
 8002cb0:	e006      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e004      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e002      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <HAL_GPIO_Init+0x228>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	f002 0203 	and.w	r2, r2, #3
 8002cc6:	0092      	lsls	r2, r2, #2
 8002cc8:	4093      	lsls	r3, r2
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cd0:	4935      	ldr	r1, [pc, #212]	; (8002da8 <HAL_GPIO_Init+0x310>)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	089b      	lsrs	r3, r3, #2
 8002cd6:	3302      	adds	r3, #2
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cde:	4b3b      	ldr	r3, [pc, #236]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4013      	ands	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d02:	4a32      	ldr	r2, [pc, #200]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d08:	4b30      	ldr	r3, [pc, #192]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d2c:	4a27      	ldr	r2, [pc, #156]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d32:	4b26      	ldr	r3, [pc, #152]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d56:	4a1d      	ldr	r2, [pc, #116]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d5c:	4b1b      	ldr	r3, [pc, #108]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d80:	4a12      	ldr	r2, [pc, #72]	; (8002dcc <HAL_GPIO_Init+0x334>)
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	61fb      	str	r3, [r7, #28]
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	f67f ae90 	bls.w	8002ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3724      	adds	r7, #36	; 0x24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40023800 	.word	0x40023800
 8002da8:	40013800 	.word	0x40013800
 8002dac:	40020000 	.word	0x40020000
 8002db0:	40020400 	.word	0x40020400
 8002db4:	40020800 	.word	0x40020800
 8002db8:	40020c00 	.word	0x40020c00
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40021400 	.word	0x40021400
 8002dc4:	40021800 	.word	0x40021800
 8002dc8:	40021c00 	.word	0x40021c00
 8002dcc:	40013c00 	.word	0x40013c00

08002dd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	887b      	ldrh	r3, [r7, #2]
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002de8:	2301      	movs	r3, #1
 8002dea:	73fb      	strb	r3, [r7, #15]
 8002dec:	e001      	b.n	8002df2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e10:	787b      	ldrb	r3, [r7, #1]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e16:	887a      	ldrh	r2, [r7, #2]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e1c:	e003      	b.n	8002e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e1e:	887b      	ldrh	r3, [r7, #2]
 8002e20:	041a      	lsls	r2, r3, #16
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	619a      	str	r2, [r3, #24]
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e12b      	b.n	800309e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff f920 	bl	80020a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2224      	movs	r2, #36	; 0x24
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0201 	bic.w	r2, r2, #1
 8002e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e98:	f001 f848 	bl	8003f2c <HAL_RCC_GetPCLK1Freq>
 8002e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4a81      	ldr	r2, [pc, #516]	; (80030a8 <HAL_I2C_Init+0x274>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d807      	bhi.n	8002eb8 <HAL_I2C_Init+0x84>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a80      	ldr	r2, [pc, #512]	; (80030ac <HAL_I2C_Init+0x278>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bf94      	ite	ls
 8002eb0:	2301      	movls	r3, #1
 8002eb2:	2300      	movhi	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	e006      	b.n	8002ec6 <HAL_I2C_Init+0x92>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4a7d      	ldr	r2, [pc, #500]	; (80030b0 <HAL_I2C_Init+0x27c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	bf94      	ite	ls
 8002ec0:	2301      	movls	r3, #1
 8002ec2:	2300      	movhi	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e0e7      	b.n	800309e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4a78      	ldr	r2, [pc, #480]	; (80030b4 <HAL_I2C_Init+0x280>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	0c9b      	lsrs	r3, r3, #18
 8002ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a6a      	ldr	r2, [pc, #424]	; (80030a8 <HAL_I2C_Init+0x274>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d802      	bhi.n	8002f08 <HAL_I2C_Init+0xd4>
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3301      	adds	r3, #1
 8002f06:	e009      	b.n	8002f1c <HAL_I2C_Init+0xe8>
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f0e:	fb02 f303 	mul.w	r3, r2, r3
 8002f12:	4a69      	ldr	r2, [pc, #420]	; (80030b8 <HAL_I2C_Init+0x284>)
 8002f14:	fba2 2303 	umull	r2, r3, r2, r3
 8002f18:	099b      	lsrs	r3, r3, #6
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	430b      	orrs	r3, r1
 8002f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	495c      	ldr	r1, [pc, #368]	; (80030a8 <HAL_I2C_Init+0x274>)
 8002f38:	428b      	cmp	r3, r1
 8002f3a:	d819      	bhi.n	8002f70 <HAL_I2C_Init+0x13c>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e59      	subs	r1, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f4a:	1c59      	adds	r1, r3, #1
 8002f4c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f50:	400b      	ands	r3, r1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <HAL_I2C_Init+0x138>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e59      	subs	r1, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6a:	e051      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002f6c:	2304      	movs	r3, #4
 8002f6e:	e04f      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d111      	bne.n	8002f9c <HAL_I2C_Init+0x168>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1e58      	subs	r0, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	440b      	add	r3, r1
 8002f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	bf0c      	ite	eq
 8002f94:	2301      	moveq	r3, #1
 8002f96:	2300      	movne	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	e012      	b.n	8002fc2 <HAL_I2C_Init+0x18e>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1e58      	subs	r0, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6859      	ldr	r1, [r3, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	0099      	lsls	r1, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_I2C_Init+0x196>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e022      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10e      	bne.n	8002ff0 <HAL_I2C_Init+0x1bc>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1e58      	subs	r0, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6859      	ldr	r1, [r3, #4]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	440b      	add	r3, r1
 8002fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fee:	e00f      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	0099      	lsls	r1, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	fbb0 f3f3 	udiv	r3, r0, r3
 8003006:	3301      	adds	r3, #1
 8003008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	6809      	ldr	r1, [r1, #0]
 8003014:	4313      	orrs	r3, r2
 8003016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69da      	ldr	r2, [r3, #28]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800303e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6911      	ldr	r1, [r2, #16]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68d2      	ldr	r2, [r2, #12]
 800304a:	4311      	orrs	r1, r2
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	430b      	orrs	r3, r1
 8003052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695a      	ldr	r2, [r3, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2220      	movs	r2, #32
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	000186a0 	.word	0x000186a0
 80030ac:	001e847f 	.word	0x001e847f
 80030b0:	003d08ff 	.word	0x003d08ff
 80030b4:	431bde83 	.word	0x431bde83
 80030b8:	10624dd3 	.word	0x10624dd3

080030bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	461a      	mov	r2, r3
 80030c8:	460b      	mov	r3, r1
 80030ca:	817b      	strh	r3, [r7, #10]
 80030cc:	4613      	mov	r3, r2
 80030ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030d0:	f7ff fb0e 	bl	80026f0 <HAL_GetTick>
 80030d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b20      	cmp	r3, #32
 80030e0:	f040 80e0 	bne.w	80032a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	2319      	movs	r3, #25
 80030ea:	2201      	movs	r2, #1
 80030ec:	4970      	ldr	r1, [pc, #448]	; (80032b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f964 	bl	80033bc <I2C_WaitOnFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80030fa:	2302      	movs	r3, #2
 80030fc:	e0d3      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <HAL_I2C_Master_Transmit+0x50>
 8003108:	2302      	movs	r3, #2
 800310a:	e0cc      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b01      	cmp	r3, #1
 8003120:	d007      	beq.n	8003132 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0201 	orr.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003140:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2221      	movs	r2, #33	; 0x21
 8003146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2210      	movs	r2, #16
 800314e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	893a      	ldrh	r2, [r7, #8]
 8003162:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a50      	ldr	r2, [pc, #320]	; (80032b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003172:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003174:	8979      	ldrh	r1, [r7, #10]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	6a3a      	ldr	r2, [r7, #32]
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f89c 	bl	80032b8 <I2C_MasterRequestWrite>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e08d      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	613b      	str	r3, [r7, #16]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031a0:	e066      	b.n	8003270 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	6a39      	ldr	r1, [r7, #32]
 80031a6:	68f8      	ldr	r0, [r7, #12]
 80031a8:	f000 f9de 	bl	8003568 <I2C_WaitOnTXEFlagUntilTimeout>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00d      	beq.n	80031ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d107      	bne.n	80031ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e06b      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f6:	3b01      	subs	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b04      	cmp	r3, #4
 800320a:	d11b      	bne.n	8003244 <HAL_I2C_Master_Transmit+0x188>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003210:	2b00      	cmp	r3, #0
 8003212:	d017      	beq.n	8003244 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	781a      	ldrb	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322e:	b29b      	uxth	r3, r3
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	6a39      	ldr	r1, [r7, #32]
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 f9ce 	bl	80035ea <I2C_WaitOnBTFFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00d      	beq.n	8003270 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	2b04      	cmp	r3, #4
 800325a:	d107      	bne.n	800326c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e01a      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003274:	2b00      	cmp	r3, #0
 8003276:	d194      	bne.n	80031a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	e000      	b.n	80032a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032a4:	2302      	movs	r3, #2
  }
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	00100002 	.word	0x00100002
 80032b4:	ffff0000 	.word	0xffff0000

080032b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	603b      	str	r3, [r7, #0]
 80032c4:	460b      	mov	r3, r1
 80032c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d006      	beq.n	80032e2 <I2C_MasterRequestWrite+0x2a>
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d003      	beq.n	80032e2 <I2C_MasterRequestWrite+0x2a>
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032e0:	d108      	bne.n	80032f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	e00b      	b.n	800330c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f8:	2b12      	cmp	r3, #18
 80032fa:	d107      	bne.n	800330c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800330a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 f84f 	bl	80033bc <I2C_WaitOnFlagUntilTimeout>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00d      	beq.n	8003340 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003332:	d103      	bne.n	800333c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f44f 7200 	mov.w	r2, #512	; 0x200
 800333a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e035      	b.n	80033ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003348:	d108      	bne.n	800335c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800334a:	897b      	ldrh	r3, [r7, #10]
 800334c:	b2db      	uxtb	r3, r3
 800334e:	461a      	mov	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003358:	611a      	str	r2, [r3, #16]
 800335a:	e01b      	b.n	8003394 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800335c:	897b      	ldrh	r3, [r7, #10]
 800335e:	11db      	asrs	r3, r3, #7
 8003360:	b2db      	uxtb	r3, r3
 8003362:	f003 0306 	and.w	r3, r3, #6
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f063 030f 	orn	r3, r3, #15
 800336c:	b2da      	uxtb	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	490e      	ldr	r1, [pc, #56]	; (80033b4 <I2C_MasterRequestWrite+0xfc>)
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 f875 	bl	800346a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e010      	b.n	80033ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800338a:	897b      	ldrh	r3, [r7, #10]
 800338c:	b2da      	uxtb	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	4907      	ldr	r1, [pc, #28]	; (80033b8 <I2C_MasterRequestWrite+0x100>)
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 f865 	bl	800346a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3718      	adds	r7, #24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	00010008 	.word	0x00010008
 80033b8:	00010002 	.word	0x00010002

080033bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	4613      	mov	r3, r2
 80033ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033cc:	e025      	b.n	800341a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d4:	d021      	beq.n	800341a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d6:	f7ff f98b 	bl	80026f0 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d302      	bcc.n	80033ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d116      	bne.n	800341a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f043 0220 	orr.w	r2, r3, #32
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e023      	b.n	8003462 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	0c1b      	lsrs	r3, r3, #16
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b01      	cmp	r3, #1
 8003422:	d10d      	bne.n	8003440 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	43da      	mvns	r2, r3
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4013      	ands	r3, r2
 8003430:	b29b      	uxth	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	bf0c      	ite	eq
 8003436:	2301      	moveq	r3, #1
 8003438:	2300      	movne	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	e00c      	b.n	800345a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	43da      	mvns	r2, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4013      	ands	r3, r2
 800344c:	b29b      	uxth	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	bf0c      	ite	eq
 8003452:	2301      	moveq	r3, #1
 8003454:	2300      	movne	r3, #0
 8003456:	b2db      	uxtb	r3, r3
 8003458:	461a      	mov	r2, r3
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	429a      	cmp	r2, r3
 800345e:	d0b6      	beq.n	80033ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003478:	e051      	b.n	800351e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003488:	d123      	bne.n	80034d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003498:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034a2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	f043 0204 	orr.w	r2, r3, #4
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e046      	b.n	8003560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d021      	beq.n	800351e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034da:	f7ff f909 	bl	80026f0 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d302      	bcc.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d116      	bne.n	800351e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	f043 0220 	orr.w	r2, r3, #32
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e020      	b.n	8003560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	0c1b      	lsrs	r3, r3, #16
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b01      	cmp	r3, #1
 8003526:	d10c      	bne.n	8003542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	43da      	mvns	r2, r3
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4013      	ands	r3, r2
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	bf14      	ite	ne
 800353a:	2301      	movne	r3, #1
 800353c:	2300      	moveq	r3, #0
 800353e:	b2db      	uxtb	r3, r3
 8003540:	e00b      	b.n	800355a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	43da      	mvns	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4013      	ands	r3, r2
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf14      	ite	ne
 8003554:	2301      	movne	r3, #1
 8003556:	2300      	moveq	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d18d      	bne.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003574:	e02d      	b.n	80035d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f878 	bl	800366c <I2C_IsAcknowledgeFailed>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e02d      	b.n	80035e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358c:	d021      	beq.n	80035d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800358e:	f7ff f8af 	bl	80026f0 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	429a      	cmp	r2, r3
 800359c:	d302      	bcc.n	80035a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d116      	bne.n	80035d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	f043 0220 	orr.w	r2, r3, #32
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e007      	b.n	80035e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035dc:	2b80      	cmp	r3, #128	; 0x80
 80035de:	d1ca      	bne.n	8003576 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b084      	sub	sp, #16
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	60f8      	str	r0, [r7, #12]
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035f6:	e02d      	b.n	8003654 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f837 	bl	800366c <I2C_IsAcknowledgeFailed>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e02d      	b.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360e:	d021      	beq.n	8003654 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003610:	f7ff f86e 	bl	80026f0 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	429a      	cmp	r2, r3
 800361e:	d302      	bcc.n	8003626 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d116      	bne.n	8003654 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f043 0220 	orr.w	r2, r3, #32
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e007      	b.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b04      	cmp	r3, #4
 8003660:	d1ca      	bne.n	80035f8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003682:	d11b      	bne.n	80036bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800368c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	f043 0204 	orr.w	r2, r3, #4
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e000      	b.n	80036be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
	...

080036cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e267      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d075      	beq.n	80037d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036ea:	4b88      	ldr	r3, [pc, #544]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d00c      	beq.n	8003710 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f6:	4b85      	ldr	r3, [pc, #532]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d112      	bne.n	8003728 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003702:	4b82      	ldr	r3, [pc, #520]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800370a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800370e:	d10b      	bne.n	8003728 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003710:	4b7e      	ldr	r3, [pc, #504]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d05b      	beq.n	80037d4 <HAL_RCC_OscConfig+0x108>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d157      	bne.n	80037d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e242      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003730:	d106      	bne.n	8003740 <HAL_RCC_OscConfig+0x74>
 8003732:	4b76      	ldr	r3, [pc, #472]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a75      	ldr	r2, [pc, #468]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	e01d      	b.n	800377c <HAL_RCC_OscConfig+0xb0>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003748:	d10c      	bne.n	8003764 <HAL_RCC_OscConfig+0x98>
 800374a:	4b70      	ldr	r3, [pc, #448]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a6f      	ldr	r2, [pc, #444]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	4b6d      	ldr	r3, [pc, #436]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a6c      	ldr	r2, [pc, #432]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800375c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	e00b      	b.n	800377c <HAL_RCC_OscConfig+0xb0>
 8003764:	4b69      	ldr	r3, [pc, #420]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a68      	ldr	r2, [pc, #416]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800376a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800376e:	6013      	str	r3, [r2, #0]
 8003770:	4b66      	ldr	r3, [pc, #408]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a65      	ldr	r2, [pc, #404]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800377a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d013      	beq.n	80037ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003784:	f7fe ffb4 	bl	80026f0 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800378c:	f7fe ffb0 	bl	80026f0 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	; 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e207      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379e:	4b5b      	ldr	r3, [pc, #364]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0f0      	beq.n	800378c <HAL_RCC_OscConfig+0xc0>
 80037aa:	e014      	b.n	80037d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ac:	f7fe ffa0 	bl	80026f0 <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037b4:	f7fe ff9c 	bl	80026f0 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	; 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e1f3      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c6:	4b51      	ldr	r3, [pc, #324]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1f0      	bne.n	80037b4 <HAL_RCC_OscConfig+0xe8>
 80037d2:	e000      	b.n	80037d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d063      	beq.n	80038aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037e2:	4b4a      	ldr	r3, [pc, #296]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ee:	4b47      	ldr	r3, [pc, #284]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d11c      	bne.n	8003834 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037fa:	4b44      	ldr	r3, [pc, #272]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d116      	bne.n	8003834 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003806:	4b41      	ldr	r3, [pc, #260]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d005      	beq.n	800381e <HAL_RCC_OscConfig+0x152>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d001      	beq.n	800381e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e1c7      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381e:	4b3b      	ldr	r3, [pc, #236]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	4937      	ldr	r1, [pc, #220]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800382e:	4313      	orrs	r3, r2
 8003830:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003832:	e03a      	b.n	80038aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d020      	beq.n	800387e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800383c:	4b34      	ldr	r3, [pc, #208]	; (8003910 <HAL_RCC_OscConfig+0x244>)
 800383e:	2201      	movs	r2, #1
 8003840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003842:	f7fe ff55 	bl	80026f0 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800384a:	f7fe ff51 	bl	80026f0 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e1a8      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385c:	4b2b      	ldr	r3, [pc, #172]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0f0      	beq.n	800384a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003868:	4b28      	ldr	r3, [pc, #160]	; (800390c <HAL_RCC_OscConfig+0x240>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	00db      	lsls	r3, r3, #3
 8003876:	4925      	ldr	r1, [pc, #148]	; (800390c <HAL_RCC_OscConfig+0x240>)
 8003878:	4313      	orrs	r3, r2
 800387a:	600b      	str	r3, [r1, #0]
 800387c:	e015      	b.n	80038aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800387e:	4b24      	ldr	r3, [pc, #144]	; (8003910 <HAL_RCC_OscConfig+0x244>)
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fe ff34 	bl	80026f0 <HAL_GetTick>
 8003888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800388a:	e008      	b.n	800389e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800388c:	f7fe ff30 	bl	80026f0 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d901      	bls.n	800389e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e187      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389e:	4b1b      	ldr	r3, [pc, #108]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1f0      	bne.n	800388c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d036      	beq.n	8003924 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d016      	beq.n	80038ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038be:	4b15      	ldr	r3, [pc, #84]	; (8003914 <HAL_RCC_OscConfig+0x248>)
 80038c0:	2201      	movs	r2, #1
 80038c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c4:	f7fe ff14 	bl	80026f0 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038cc:	f7fe ff10 	bl	80026f0 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e167      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038de:	4b0b      	ldr	r3, [pc, #44]	; (800390c <HAL_RCC_OscConfig+0x240>)
 80038e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0f0      	beq.n	80038cc <HAL_RCC_OscConfig+0x200>
 80038ea:	e01b      	b.n	8003924 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ec:	4b09      	ldr	r3, [pc, #36]	; (8003914 <HAL_RCC_OscConfig+0x248>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f2:	f7fe fefd 	bl	80026f0 <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f8:	e00e      	b.n	8003918 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038fa:	f7fe fef9 	bl	80026f0 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d907      	bls.n	8003918 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e150      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
 800390c:	40023800 	.word	0x40023800
 8003910:	42470000 	.word	0x42470000
 8003914:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003918:	4b88      	ldr	r3, [pc, #544]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 800391a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1ea      	bne.n	80038fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 8097 	beq.w	8003a60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003932:	2300      	movs	r3, #0
 8003934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003936:	4b81      	ldr	r3, [pc, #516]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10f      	bne.n	8003962 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003942:	2300      	movs	r3, #0
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	4b7d      	ldr	r3, [pc, #500]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	4a7c      	ldr	r2, [pc, #496]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 800394c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003950:	6413      	str	r3, [r2, #64]	; 0x40
 8003952:	4b7a      	ldr	r3, [pc, #488]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395e:	2301      	movs	r3, #1
 8003960:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003962:	4b77      	ldr	r3, [pc, #476]	; (8003b40 <HAL_RCC_OscConfig+0x474>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d118      	bne.n	80039a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396e:	4b74      	ldr	r3, [pc, #464]	; (8003b40 <HAL_RCC_OscConfig+0x474>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a73      	ldr	r2, [pc, #460]	; (8003b40 <HAL_RCC_OscConfig+0x474>)
 8003974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800397a:	f7fe feb9 	bl	80026f0 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003982:	f7fe feb5 	bl	80026f0 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e10c      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003994:	4b6a      	ldr	r3, [pc, #424]	; (8003b40 <HAL_RCC_OscConfig+0x474>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0f0      	beq.n	8003982 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d106      	bne.n	80039b6 <HAL_RCC_OscConfig+0x2ea>
 80039a8:	4b64      	ldr	r3, [pc, #400]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ac:	4a63      	ldr	r2, [pc, #396]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6713      	str	r3, [r2, #112]	; 0x70
 80039b4:	e01c      	b.n	80039f0 <HAL_RCC_OscConfig+0x324>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b05      	cmp	r3, #5
 80039bc:	d10c      	bne.n	80039d8 <HAL_RCC_OscConfig+0x30c>
 80039be:	4b5f      	ldr	r3, [pc, #380]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c2:	4a5e      	ldr	r2, [pc, #376]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039c4:	f043 0304 	orr.w	r3, r3, #4
 80039c8:	6713      	str	r3, [r2, #112]	; 0x70
 80039ca:	4b5c      	ldr	r3, [pc, #368]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ce:	4a5b      	ldr	r2, [pc, #364]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	6713      	str	r3, [r2, #112]	; 0x70
 80039d6:	e00b      	b.n	80039f0 <HAL_RCC_OscConfig+0x324>
 80039d8:	4b58      	ldr	r3, [pc, #352]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039dc:	4a57      	ldr	r2, [pc, #348]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039de:	f023 0301 	bic.w	r3, r3, #1
 80039e2:	6713      	str	r3, [r2, #112]	; 0x70
 80039e4:	4b55      	ldr	r3, [pc, #340]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e8:	4a54      	ldr	r2, [pc, #336]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 80039ea:	f023 0304 	bic.w	r3, r3, #4
 80039ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d015      	beq.n	8003a24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fe fe7a 	bl	80026f0 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fe:	e00a      	b.n	8003a16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a00:	f7fe fe76 	bl	80026f0 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e0cb      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a16:	4b49      	ldr	r3, [pc, #292]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0ee      	beq.n	8003a00 <HAL_RCC_OscConfig+0x334>
 8003a22:	e014      	b.n	8003a4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a24:	f7fe fe64 	bl	80026f0 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a2a:	e00a      	b.n	8003a42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a2c:	f7fe fe60 	bl	80026f0 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e0b5      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a42:	4b3e      	ldr	r3, [pc, #248]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1ee      	bne.n	8003a2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a4e:	7dfb      	ldrb	r3, [r7, #23]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d105      	bne.n	8003a60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a54:	4b39      	ldr	r3, [pc, #228]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	4a38      	ldr	r2, [pc, #224]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80a1 	beq.w	8003bac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a6a:	4b34      	ldr	r3, [pc, #208]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 030c 	and.w	r3, r3, #12
 8003a72:	2b08      	cmp	r3, #8
 8003a74:	d05c      	beq.n	8003b30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d141      	bne.n	8003b02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7e:	4b31      	ldr	r3, [pc, #196]	; (8003b44 <HAL_RCC_OscConfig+0x478>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7fe fe34 	bl	80026f0 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a8c:	f7fe fe30 	bl	80026f0 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e087      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9e:	4b27      	ldr	r3, [pc, #156]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69da      	ldr	r2, [r3, #28]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab8:	019b      	lsls	r3, r3, #6
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac0:	085b      	lsrs	r3, r3, #1
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	041b      	lsls	r3, r3, #16
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003acc:	061b      	lsls	r3, r3, #24
 8003ace:	491b      	ldr	r1, [pc, #108]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ad4:	4b1b      	ldr	r3, [pc, #108]	; (8003b44 <HAL_RCC_OscConfig+0x478>)
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ada:	f7fe fe09 	bl	80026f0 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ae2:	f7fe fe05 	bl	80026f0 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e05c      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af4:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0f0      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x416>
 8003b00:	e054      	b.n	8003bac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b02:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <HAL_RCC_OscConfig+0x478>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b08:	f7fe fdf2 	bl	80026f0 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b10:	f7fe fdee 	bl	80026f0 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e045      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b22:	4b06      	ldr	r3, [pc, #24]	; (8003b3c <HAL_RCC_OscConfig+0x470>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0x444>
 8003b2e:	e03d      	b.n	8003bac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d107      	bne.n	8003b48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e038      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	40007000 	.word	0x40007000
 8003b44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b48:	4b1b      	ldr	r3, [pc, #108]	; (8003bb8 <HAL_RCC_OscConfig+0x4ec>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d028      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d121      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d11a      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b78:	4013      	ands	r3, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d111      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8e:	085b      	lsrs	r3, r3, #1
 8003b90:	3b01      	subs	r3, #1
 8003b92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d107      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e000      	b.n	8003bae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3718      	adds	r7, #24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023800 	.word	0x40023800

08003bbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e0cc      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bd0:	4b68      	ldr	r3, [pc, #416]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d90c      	bls.n	8003bf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bde:	4b65      	ldr	r3, [pc, #404]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be6:	4b63      	ldr	r3, [pc, #396]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e0b8      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d020      	beq.n	8003c46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c10:	4b59      	ldr	r3, [pc, #356]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a58      	ldr	r2, [pc, #352]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c28:	4b53      	ldr	r3, [pc, #332]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	4a52      	ldr	r2, [pc, #328]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c34:	4b50      	ldr	r3, [pc, #320]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	494d      	ldr	r1, [pc, #308]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d044      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d107      	bne.n	8003c6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5a:	4b47      	ldr	r3, [pc, #284]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d119      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e07f      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d003      	beq.n	8003c7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d107      	bne.n	8003c8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c7a:	4b3f      	ldr	r3, [pc, #252]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e06f      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8a:	4b3b      	ldr	r3, [pc, #236]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e067      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c9a:	4b37      	ldr	r3, [pc, #220]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f023 0203 	bic.w	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	4934      	ldr	r1, [pc, #208]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cac:	f7fe fd20 	bl	80026f0 <HAL_GetTick>
 8003cb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb2:	e00a      	b.n	8003cca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb4:	f7fe fd1c 	bl	80026f0 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e04f      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cca:	4b2b      	ldr	r3, [pc, #172]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 020c 	and.w	r2, r3, #12
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d1eb      	bne.n	8003cb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cdc:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d20c      	bcs.n	8003d04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cea:	4b22      	ldr	r3, [pc, #136]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	b2d2      	uxtb	r2, r2
 8003cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf2:	4b20      	ldr	r3, [pc, #128]	; (8003d74 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d001      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e032      	b.n	8003d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d008      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d10:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4916      	ldr	r1, [pc, #88]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d009      	beq.n	8003d42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d2e:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	490e      	ldr	r1, [pc, #56]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d42:	f000 f821 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8003d46:	4602      	mov	r2, r0
 8003d48:	4b0b      	ldr	r3, [pc, #44]	; (8003d78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	091b      	lsrs	r3, r3, #4
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	490a      	ldr	r1, [pc, #40]	; (8003d7c <HAL_RCC_ClockConfig+0x1c0>)
 8003d54:	5ccb      	ldrb	r3, [r1, r3]
 8003d56:	fa22 f303 	lsr.w	r3, r2, r3
 8003d5a:	4a09      	ldr	r2, [pc, #36]	; (8003d80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d5e:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <HAL_RCC_ClockConfig+0x1c8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fc80 	bl	8002668 <HAL_InitTick>

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40023c00 	.word	0x40023c00
 8003d78:	40023800 	.word	0x40023800
 8003d7c:	08009664 	.word	0x08009664
 8003d80:	20000014 	.word	0x20000014
 8003d84:	20000018 	.word	0x20000018

08003d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d8c:	b090      	sub	sp, #64	; 0x40
 8003d8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	637b      	str	r3, [r7, #52]	; 0x34
 8003d94:	2300      	movs	r3, #0
 8003d96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d98:	2300      	movs	r3, #0
 8003d9a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003da0:	4b59      	ldr	r3, [pc, #356]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 030c 	and.w	r3, r3, #12
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	d00d      	beq.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x40>
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	f200 80a1 	bhi.w	8003ef4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d002      	beq.n	8003dbc <HAL_RCC_GetSysClockFreq+0x34>
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003dba:	e09b      	b.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003dbc:	4b53      	ldr	r3, [pc, #332]	; (8003f0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003dbe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003dc0:	e09b      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dc2:	4b53      	ldr	r3, [pc, #332]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dc4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003dc6:	e098      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc8:	4b4f      	ldr	r3, [pc, #316]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dd0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dd2:	4b4d      	ldr	r3, [pc, #308]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d028      	beq.n	8003e30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dde:	4b4a      	ldr	r3, [pc, #296]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	099b      	lsrs	r3, r3, #6
 8003de4:	2200      	movs	r2, #0
 8003de6:	623b      	str	r3, [r7, #32]
 8003de8:	627a      	str	r2, [r7, #36]	; 0x24
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003df0:	2100      	movs	r1, #0
 8003df2:	4b47      	ldr	r3, [pc, #284]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003df4:	fb03 f201 	mul.w	r2, r3, r1
 8003df8:	2300      	movs	r3, #0
 8003dfa:	fb00 f303 	mul.w	r3, r0, r3
 8003dfe:	4413      	add	r3, r2
 8003e00:	4a43      	ldr	r2, [pc, #268]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e02:	fba0 1202 	umull	r1, r2, r0, r2
 8003e06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e08:	460a      	mov	r2, r1
 8003e0a:	62ba      	str	r2, [r7, #40]	; 0x28
 8003e0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e0e:	4413      	add	r3, r2
 8003e10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e14:	2200      	movs	r2, #0
 8003e16:	61bb      	str	r3, [r7, #24]
 8003e18:	61fa      	str	r2, [r7, #28]
 8003e1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003e22:	f7fc ff03 	bl	8000c2c <__aeabi_uldivmod>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e2e:	e053      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e30:	4b35      	ldr	r3, [pc, #212]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	099b      	lsrs	r3, r3, #6
 8003e36:	2200      	movs	r2, #0
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	617a      	str	r2, [r7, #20]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e42:	f04f 0b00 	mov.w	fp, #0
 8003e46:	4652      	mov	r2, sl
 8003e48:	465b      	mov	r3, fp
 8003e4a:	f04f 0000 	mov.w	r0, #0
 8003e4e:	f04f 0100 	mov.w	r1, #0
 8003e52:	0159      	lsls	r1, r3, #5
 8003e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e58:	0150      	lsls	r0, r2, #5
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	ebb2 080a 	subs.w	r8, r2, sl
 8003e62:	eb63 090b 	sbc.w	r9, r3, fp
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e7a:	ebb2 0408 	subs.w	r4, r2, r8
 8003e7e:	eb63 0509 	sbc.w	r5, r3, r9
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	00eb      	lsls	r3, r5, #3
 8003e8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e90:	00e2      	lsls	r2, r4, #3
 8003e92:	4614      	mov	r4, r2
 8003e94:	461d      	mov	r5, r3
 8003e96:	eb14 030a 	adds.w	r3, r4, sl
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	eb45 030b 	adc.w	r3, r5, fp
 8003ea0:	607b      	str	r3, [r7, #4]
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	f04f 0300 	mov.w	r3, #0
 8003eaa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eae:	4629      	mov	r1, r5
 8003eb0:	028b      	lsls	r3, r1, #10
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eb8:	4621      	mov	r1, r4
 8003eba:	028a      	lsls	r2, r1, #10
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	60fa      	str	r2, [r7, #12]
 8003ec8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ecc:	f7fc feae 	bl	8000c2c <__aeabi_uldivmod>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	0c1b      	lsrs	r3, r3, #16
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003ee8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ef2:	e002      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003ef6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3740      	adds	r7, #64	; 0x40
 8003f00:	46bd      	mov	sp, r7
 8003f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f06:	bf00      	nop
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	00f42400 	.word	0x00f42400
 8003f10:	017d7840 	.word	0x017d7840

08003f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f18:	4b03      	ldr	r3, [pc, #12]	; (8003f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000014 	.word	0x20000014

08003f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f30:	f7ff fff0 	bl	8003f14 <HAL_RCC_GetHCLKFreq>
 8003f34:	4602      	mov	r2, r0
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	0a9b      	lsrs	r3, r3, #10
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	4903      	ldr	r1, [pc, #12]	; (8003f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f42:	5ccb      	ldrb	r3, [r1, r3]
 8003f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	08009674 	.word	0x08009674

08003f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f58:	f7ff ffdc 	bl	8003f14 <HAL_RCC_GetHCLKFreq>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	0b5b      	lsrs	r3, r3, #13
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	4903      	ldr	r1, [pc, #12]	; (8003f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f6a:	5ccb      	ldrb	r3, [r1, r3]
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40023800 	.word	0x40023800
 8003f78:	08009674 	.word	0x08009674

08003f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e041      	b.n	8004012 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fe f8c4 	bl	8002130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4610      	mov	r0, r2
 8003fbc:	f000 fd5c 	bl	8004a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e041      	b.n	80040b0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f839 	bl	80040b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3304      	adds	r3, #4
 8004056:	4619      	mov	r1, r3
 8004058:	4610      	mov	r0, r2
 800405a:	f000 fd0d 	bl	8004a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3708      	adds	r7, #8
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d109      	bne.n	80040f0 <HAL_TIM_PWM_Start+0x24>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	bf14      	ite	ne
 80040e8:	2301      	movne	r3, #1
 80040ea:	2300      	moveq	r3, #0
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	e022      	b.n	8004136 <HAL_TIM_PWM_Start+0x6a>
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d109      	bne.n	800410a <HAL_TIM_PWM_Start+0x3e>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b01      	cmp	r3, #1
 8004100:	bf14      	ite	ne
 8004102:	2301      	movne	r3, #1
 8004104:	2300      	moveq	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	e015      	b.n	8004136 <HAL_TIM_PWM_Start+0x6a>
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	2b08      	cmp	r3, #8
 800410e:	d109      	bne.n	8004124 <HAL_TIM_PWM_Start+0x58>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b01      	cmp	r3, #1
 800411a:	bf14      	ite	ne
 800411c:	2301      	movne	r3, #1
 800411e:	2300      	moveq	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	e008      	b.n	8004136 <HAL_TIM_PWM_Start+0x6a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b01      	cmp	r3, #1
 800412e:	bf14      	ite	ne
 8004130:	2301      	movne	r3, #1
 8004132:	2300      	moveq	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e07c      	b.n	8004238 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d104      	bne.n	800414e <HAL_TIM_PWM_Start+0x82>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800414c:	e013      	b.n	8004176 <HAL_TIM_PWM_Start+0xaa>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b04      	cmp	r3, #4
 8004152:	d104      	bne.n	800415e <HAL_TIM_PWM_Start+0x92>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800415c:	e00b      	b.n	8004176 <HAL_TIM_PWM_Start+0xaa>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b08      	cmp	r3, #8
 8004162:	d104      	bne.n	800416e <HAL_TIM_PWM_Start+0xa2>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800416c:	e003      	b.n	8004176 <HAL_TIM_PWM_Start+0xaa>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2202      	movs	r2, #2
 8004172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2201      	movs	r2, #1
 800417c:	6839      	ldr	r1, [r7, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f000 ff64 	bl	800504c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a2d      	ldr	r2, [pc, #180]	; (8004240 <HAL_TIM_PWM_Start+0x174>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d004      	beq.n	8004198 <HAL_TIM_PWM_Start+0xcc>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a2c      	ldr	r2, [pc, #176]	; (8004244 <HAL_TIM_PWM_Start+0x178>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d101      	bne.n	800419c <HAL_TIM_PWM_Start+0xd0>
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <HAL_TIM_PWM_Start+0xd2>
 800419c:	2300      	movs	r3, #0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d007      	beq.n	80041b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a22      	ldr	r2, [pc, #136]	; (8004240 <HAL_TIM_PWM_Start+0x174>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d022      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c4:	d01d      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a1f      	ldr	r2, [pc, #124]	; (8004248 <HAL_TIM_PWM_Start+0x17c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d018      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a1d      	ldr	r2, [pc, #116]	; (800424c <HAL_TIM_PWM_Start+0x180>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a1c      	ldr	r2, [pc, #112]	; (8004250 <HAL_TIM_PWM_Start+0x184>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00e      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a16      	ldr	r2, [pc, #88]	; (8004244 <HAL_TIM_PWM_Start+0x178>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d009      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a18      	ldr	r2, [pc, #96]	; (8004254 <HAL_TIM_PWM_Start+0x188>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d004      	beq.n	8004202 <HAL_TIM_PWM_Start+0x136>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a16      	ldr	r2, [pc, #88]	; (8004258 <HAL_TIM_PWM_Start+0x18c>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d111      	bne.n	8004226 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2b06      	cmp	r3, #6
 8004212:	d010      	beq.n	8004236 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004224:	e007      	b.n	8004236 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f042 0201 	orr.w	r2, r2, #1
 8004234:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40010000 	.word	0x40010000
 8004244:	40010400 	.word	0x40010400
 8004248:	40000400 	.word	0x40000400
 800424c:	40000800 	.word	0x40000800
 8004250:	40000c00 	.word	0x40000c00
 8004254:	40014000 	.word	0x40014000
 8004258:	40001800 	.word	0x40001800

0800425c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e097      	b.n	80043a0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d106      	bne.n	800428a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7fd ff8b 	bl	80021a0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2202      	movs	r2, #2
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6812      	ldr	r2, [r2, #0]
 800429c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042a0:	f023 0307 	bic.w	r3, r3, #7
 80042a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3304      	adds	r3, #4
 80042ae:	4619      	mov	r1, r3
 80042b0:	4610      	mov	r0, r2
 80042b2:	f000 fbe1 	bl	8004a78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	4313      	orrs	r3, r2
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80042fc:	f023 030c 	bic.w	r3, r3, #12
 8004300:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004308:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800430c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	69db      	ldr	r3, [r3, #28]
 8004316:	021b      	lsls	r3, r3, #8
 8004318:	4313      	orrs	r3, r2
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	011a      	lsls	r2, r3, #4
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	031b      	lsls	r3, r3, #12
 800432c:	4313      	orrs	r3, r2
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800433a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004342:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	011b      	lsls	r3, r3, #4
 800434e:	4313      	orrs	r3, r2
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80043d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d110      	bne.n	80043fa <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d102      	bne.n	80043e4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80043de:	7b7b      	ldrb	r3, [r7, #13]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d001      	beq.n	80043e8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e089      	b.n	80044fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043f8:	e031      	b.n	800445e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d110      	bne.n	8004422 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004400:	7bbb      	ldrb	r3, [r7, #14]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d102      	bne.n	800440c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004406:	7b3b      	ldrb	r3, [r7, #12]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e075      	b.n	80044fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2202      	movs	r2, #2
 800441c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004420:	e01d      	b.n	800445e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d108      	bne.n	800443a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004428:	7bbb      	ldrb	r3, [r7, #14]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d105      	bne.n	800443a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800442e:	7b7b      	ldrb	r3, [r7, #13]
 8004430:	2b01      	cmp	r3, #1
 8004432:	d102      	bne.n	800443a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004434:	7b3b      	ldrb	r3, [r7, #12]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d001      	beq.n	800443e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e05e      	b.n	80044fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2202      	movs	r2, #2
 8004442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2202      	movs	r2, #2
 800444a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2202      	movs	r2, #2
 800445a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_TIM_Encoder_Start_IT+0xc4>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b04      	cmp	r3, #4
 8004468:	d010      	beq.n	800448c <HAL_TIM_Encoder_Start_IT+0xe4>
 800446a:	e01f      	b.n	80044ac <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2201      	movs	r2, #1
 8004472:	2100      	movs	r1, #0
 8004474:	4618      	mov	r0, r3
 8004476:	f000 fde9 	bl	800504c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0202 	orr.w	r2, r2, #2
 8004488:	60da      	str	r2, [r3, #12]
      break;
 800448a:	e02e      	b.n	80044ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2201      	movs	r2, #1
 8004492:	2104      	movs	r1, #4
 8004494:	4618      	mov	r0, r3
 8004496:	f000 fdd9 	bl	800504c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f042 0204 	orr.w	r2, r2, #4
 80044a8:	60da      	str	r2, [r3, #12]
      break;
 80044aa:	e01e      	b.n	80044ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2201      	movs	r2, #1
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fdc9 	bl	800504c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2201      	movs	r2, #1
 80044c0:	2104      	movs	r1, #4
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fdc2 	bl	800504c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0202 	orr.w	r2, r2, #2
 80044d6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0204 	orr.w	r2, r2, #4
 80044e6:	60da      	str	r2, [r3, #12]
      break;
 80044e8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0201 	orr.w	r2, r2, #1
 80044f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	d122      	bne.n	8004560 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b02      	cmp	r3, #2
 8004526:	d11b      	bne.n	8004560 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0202 	mvn.w	r2, #2
 8004530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fc ff22 	bl	8001390 <HAL_TIM_IC_CaptureCallback>
 800454c:	e005      	b.n	800455a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fa73 	bl	8004a3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 fa7a 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	2b04      	cmp	r3, #4
 800456c:	d122      	bne.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b04      	cmp	r3, #4
 800457a:	d11b      	bne.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0204 	mvn.w	r2, #4
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2202      	movs	r2, #2
 800458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7fc fef8 	bl	8001390 <HAL_TIM_IC_CaptureCallback>
 80045a0:	e005      	b.n	80045ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fa49 	bl	8004a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fa50 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d122      	bne.n	8004608 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0308 	and.w	r3, r3, #8
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d11b      	bne.n	8004608 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0208 	mvn.w	r2, #8
 80045d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2204      	movs	r2, #4
 80045de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7fc fece 	bl	8001390 <HAL_TIM_IC_CaptureCallback>
 80045f4:	e005      	b.n	8004602 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fa1f 	bl	8004a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 fa26 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	f003 0310 	and.w	r3, r3, #16
 8004612:	2b10      	cmp	r3, #16
 8004614:	d122      	bne.n	800465c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f003 0310 	and.w	r3, r3, #16
 8004620:	2b10      	cmp	r3, #16
 8004622:	d11b      	bne.n	800465c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0210 	mvn.w	r2, #16
 800462c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2208      	movs	r2, #8
 8004632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7fc fea4 	bl	8001390 <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f9f5 	bl	8004a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f9fc 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b01      	cmp	r3, #1
 8004668:	d10e      	bne.n	8004688 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b01      	cmp	r3, #1
 8004676:	d107      	bne.n	8004688 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f06f 0201 	mvn.w	r2, #1
 8004680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f9cf 	bl	8004a26 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004692:	2b80      	cmp	r3, #128	; 0x80
 8004694:	d10e      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a0:	2b80      	cmp	r3, #128	; 0x80
 80046a2:	d107      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fdca 	bl	8005248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046be:	2b40      	cmp	r3, #64	; 0x40
 80046c0:	d10e      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d107      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f9c1 	bl	8004a62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	d10e      	bne.n	800470c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	f003 0320 	and.w	r3, r3, #32
 80046f8:	2b20      	cmp	r3, #32
 80046fa:	d107      	bne.n	800470c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0220 	mvn.w	r2, #32
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fd94 	bl	8005234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800470c:	bf00      	nop
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800472e:	2302      	movs	r3, #2
 8004730:	e0ae      	b.n	8004890 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2b0c      	cmp	r3, #12
 800473e:	f200 809f 	bhi.w	8004880 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004742:	a201      	add	r2, pc, #4	; (adr r2, 8004748 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004748:	0800477d 	.word	0x0800477d
 800474c:	08004881 	.word	0x08004881
 8004750:	08004881 	.word	0x08004881
 8004754:	08004881 	.word	0x08004881
 8004758:	080047bd 	.word	0x080047bd
 800475c:	08004881 	.word	0x08004881
 8004760:	08004881 	.word	0x08004881
 8004764:	08004881 	.word	0x08004881
 8004768:	080047ff 	.word	0x080047ff
 800476c:	08004881 	.word	0x08004881
 8004770:	08004881 	.word	0x08004881
 8004774:	08004881 	.word	0x08004881
 8004778:	0800483f 	.word	0x0800483f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68b9      	ldr	r1, [r7, #8]
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fa18 	bl	8004bb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0208 	orr.w	r2, r2, #8
 8004796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0204 	bic.w	r2, r2, #4
 80047a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6999      	ldr	r1, [r3, #24]
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	619a      	str	r2, [r3, #24]
      break;
 80047ba:	e064      	b.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68b9      	ldr	r1, [r7, #8]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fa68 	bl	8004c98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699a      	ldr	r2, [r3, #24]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699a      	ldr	r2, [r3, #24]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6999      	ldr	r1, [r3, #24]
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	021a      	lsls	r2, r3, #8
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	619a      	str	r2, [r3, #24]
      break;
 80047fc:	e043      	b.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68b9      	ldr	r1, [r7, #8]
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fabd 	bl	8004d84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	69da      	ldr	r2, [r3, #28]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f042 0208 	orr.w	r2, r2, #8
 8004818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 0204 	bic.w	r2, r2, #4
 8004828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69d9      	ldr	r1, [r3, #28]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	61da      	str	r2, [r3, #28]
      break;
 800483c:	e023      	b.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68b9      	ldr	r1, [r7, #8]
 8004844:	4618      	mov	r0, r3
 8004846:	f000 fb11 	bl	8004e6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69da      	ldr	r2, [r3, #28]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69da      	ldr	r2, [r3, #28]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69d9      	ldr	r1, [r3, #28]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	021a      	lsls	r2, r3, #8
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	61da      	str	r2, [r3, #28]
      break;
 800487e:	e002      	b.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	75fb      	strb	r3, [r7, #23]
      break;
 8004884:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800488e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3718      	adds	r7, #24
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048a2:	2300      	movs	r3, #0
 80048a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d101      	bne.n	80048b4 <HAL_TIM_ConfigClockSource+0x1c>
 80048b0:	2302      	movs	r3, #2
 80048b2:	e0b4      	b.n	8004a1e <HAL_TIM_ConfigClockSource+0x186>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2202      	movs	r2, #2
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ec:	d03e      	beq.n	800496c <HAL_TIM_ConfigClockSource+0xd4>
 80048ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048f2:	f200 8087 	bhi.w	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fa:	f000 8086 	beq.w	8004a0a <HAL_TIM_ConfigClockSource+0x172>
 80048fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004902:	d87f      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b70      	cmp	r3, #112	; 0x70
 8004906:	d01a      	beq.n	800493e <HAL_TIM_ConfigClockSource+0xa6>
 8004908:	2b70      	cmp	r3, #112	; 0x70
 800490a:	d87b      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 800490c:	2b60      	cmp	r3, #96	; 0x60
 800490e:	d050      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0x11a>
 8004910:	2b60      	cmp	r3, #96	; 0x60
 8004912:	d877      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b50      	cmp	r3, #80	; 0x50
 8004916:	d03c      	beq.n	8004992 <HAL_TIM_ConfigClockSource+0xfa>
 8004918:	2b50      	cmp	r3, #80	; 0x50
 800491a:	d873      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b40      	cmp	r3, #64	; 0x40
 800491e:	d058      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x13a>
 8004920:	2b40      	cmp	r3, #64	; 0x40
 8004922:	d86f      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b30      	cmp	r3, #48	; 0x30
 8004926:	d064      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004928:	2b30      	cmp	r3, #48	; 0x30
 800492a:	d86b      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b20      	cmp	r3, #32
 800492e:	d060      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004930:	2b20      	cmp	r3, #32
 8004932:	d867      	bhi.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b00      	cmp	r3, #0
 8004936:	d05c      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004938:	2b10      	cmp	r3, #16
 800493a:	d05a      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x15a>
 800493c:	e062      	b.n	8004a04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	6899      	ldr	r1, [r3, #8]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f000 fb5d 	bl	800500c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004960:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	609a      	str	r2, [r3, #8]
      break;
 800496a:	e04f      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6818      	ldr	r0, [r3, #0]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	6899      	ldr	r1, [r3, #8]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f000 fb46 	bl	800500c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800498e:	609a      	str	r2, [r3, #8]
      break;
 8004990:	e03c      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	6859      	ldr	r1, [r3, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	461a      	mov	r2, r3
 80049a0:	f000 faba 	bl	8004f18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2150      	movs	r1, #80	; 0x50
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fb13 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80049b0:	e02c      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6859      	ldr	r1, [r3, #4]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	461a      	mov	r2, r3
 80049c0:	f000 fad9 	bl	8004f76 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2160      	movs	r1, #96	; 0x60
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fb03 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80049d0:	e01c      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6818      	ldr	r0, [r3, #0]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	6859      	ldr	r1, [r3, #4]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	461a      	mov	r2, r3
 80049e0:	f000 fa9a 	bl	8004f18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2140      	movs	r1, #64	; 0x40
 80049ea:	4618      	mov	r0, r3
 80049ec:	f000 faf3 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80049f0:	e00c      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4619      	mov	r1, r3
 80049fc:	4610      	mov	r0, r2
 80049fe:	f000 faea 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 8004a02:	e003      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      break;
 8004a08:	e000      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
	...

08004a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a40      	ldr	r2, [pc, #256]	; (8004b8c <TIM_Base_SetConfig+0x114>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d013      	beq.n	8004ab8 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a96:	d00f      	beq.n	8004ab8 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a3d      	ldr	r2, [pc, #244]	; (8004b90 <TIM_Base_SetConfig+0x118>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00b      	beq.n	8004ab8 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a3c      	ldr	r2, [pc, #240]	; (8004b94 <TIM_Base_SetConfig+0x11c>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <TIM_Base_SetConfig+0x40>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a3b      	ldr	r2, [pc, #236]	; (8004b98 <TIM_Base_SetConfig+0x120>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_Base_SetConfig+0x40>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a3a      	ldr	r2, [pc, #232]	; (8004b9c <TIM_Base_SetConfig+0x124>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d108      	bne.n	8004aca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	; (8004b8c <TIM_Base_SetConfig+0x114>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d02b      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad8:	d027      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2c      	ldr	r2, [pc, #176]	; (8004b90 <TIM_Base_SetConfig+0x118>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d023      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2b      	ldr	r2, [pc, #172]	; (8004b94 <TIM_Base_SetConfig+0x11c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d01f      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a2a      	ldr	r2, [pc, #168]	; (8004b98 <TIM_Base_SetConfig+0x120>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d01b      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a29      	ldr	r2, [pc, #164]	; (8004b9c <TIM_Base_SetConfig+0x124>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d017      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a28      	ldr	r2, [pc, #160]	; (8004ba0 <TIM_Base_SetConfig+0x128>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d013      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a27      	ldr	r2, [pc, #156]	; (8004ba4 <TIM_Base_SetConfig+0x12c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00f      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a26      	ldr	r2, [pc, #152]	; (8004ba8 <TIM_Base_SetConfig+0x130>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00b      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a25      	ldr	r2, [pc, #148]	; (8004bac <TIM_Base_SetConfig+0x134>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d007      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a24      	ldr	r2, [pc, #144]	; (8004bb0 <TIM_Base_SetConfig+0x138>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d003      	beq.n	8004b2a <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a23      	ldr	r2, [pc, #140]	; (8004bb4 <TIM_Base_SetConfig+0x13c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d108      	bne.n	8004b3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a0a      	ldr	r2, [pc, #40]	; (8004b8c <TIM_Base_SetConfig+0x114>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d003      	beq.n	8004b70 <TIM_Base_SetConfig+0xf8>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a0c      	ldr	r2, [pc, #48]	; (8004b9c <TIM_Base_SetConfig+0x124>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d103      	bne.n	8004b78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	615a      	str	r2, [r3, #20]
}
 8004b7e:	bf00      	nop
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	40010000 	.word	0x40010000
 8004b90:	40000400 	.word	0x40000400
 8004b94:	40000800 	.word	0x40000800
 8004b98:	40000c00 	.word	0x40000c00
 8004b9c:	40010400 	.word	0x40010400
 8004ba0:	40014000 	.word	0x40014000
 8004ba4:	40014400 	.word	0x40014400
 8004ba8:	40014800 	.word	0x40014800
 8004bac:	40001800 	.word	0x40001800
 8004bb0:	40001c00 	.word	0x40001c00
 8004bb4:	40002000 	.word	0x40002000

08004bb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b087      	sub	sp, #28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f023 0201 	bic.w	r2, r3, #1
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f023 0303 	bic.w	r3, r3, #3
 8004bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f023 0302 	bic.w	r3, r3, #2
 8004c00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a20      	ldr	r2, [pc, #128]	; (8004c90 <TIM_OC1_SetConfig+0xd8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d003      	beq.n	8004c1c <TIM_OC1_SetConfig+0x64>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a1f      	ldr	r2, [pc, #124]	; (8004c94 <TIM_OC1_SetConfig+0xdc>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d10c      	bne.n	8004c36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f023 0308 	bic.w	r3, r3, #8
 8004c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f023 0304 	bic.w	r3, r3, #4
 8004c34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a15      	ldr	r2, [pc, #84]	; (8004c90 <TIM_OC1_SetConfig+0xd8>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d003      	beq.n	8004c46 <TIM_OC1_SetConfig+0x8e>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a14      	ldr	r2, [pc, #80]	; (8004c94 <TIM_OC1_SetConfig+0xdc>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d111      	bne.n	8004c6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	621a      	str	r2, [r3, #32]
}
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40010400 	.word	0x40010400

08004c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	f023 0210 	bic.w	r2, r3, #16
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f023 0320 	bic.w	r3, r3, #32
 8004ce2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a22      	ldr	r2, [pc, #136]	; (8004d7c <TIM_OC2_SetConfig+0xe4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_OC2_SetConfig+0x68>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a21      	ldr	r2, [pc, #132]	; (8004d80 <TIM_OC2_SetConfig+0xe8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d10d      	bne.n	8004d1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	011b      	lsls	r3, r3, #4
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a17      	ldr	r2, [pc, #92]	; (8004d7c <TIM_OC2_SetConfig+0xe4>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d003      	beq.n	8004d2c <TIM_OC2_SetConfig+0x94>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a16      	ldr	r2, [pc, #88]	; (8004d80 <TIM_OC2_SetConfig+0xe8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d113      	bne.n	8004d54 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	621a      	str	r2, [r3, #32]
}
 8004d6e:	bf00      	nop
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40010000 	.word	0x40010000
 8004d80:	40010400 	.word	0x40010400

08004d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0303 	bic.w	r3, r3, #3
 8004dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	021b      	lsls	r3, r3, #8
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a21      	ldr	r2, [pc, #132]	; (8004e64 <TIM_OC3_SetConfig+0xe0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d003      	beq.n	8004dea <TIM_OC3_SetConfig+0x66>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a20      	ldr	r2, [pc, #128]	; (8004e68 <TIM_OC3_SetConfig+0xe4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d10d      	bne.n	8004e06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	021b      	lsls	r3, r3, #8
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a16      	ldr	r2, [pc, #88]	; (8004e64 <TIM_OC3_SetConfig+0xe0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d003      	beq.n	8004e16 <TIM_OC3_SetConfig+0x92>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a15      	ldr	r2, [pc, #84]	; (8004e68 <TIM_OC3_SetConfig+0xe4>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d113      	bne.n	8004e3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	621a      	str	r2, [r3, #32]
}
 8004e58:	bf00      	nop
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	40010000 	.word	0x40010000
 8004e68:	40010400 	.word	0x40010400

08004e6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	021b      	lsls	r3, r3, #8
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	031b      	lsls	r3, r3, #12
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a12      	ldr	r2, [pc, #72]	; (8004f10 <TIM_OC4_SetConfig+0xa4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d003      	beq.n	8004ed4 <TIM_OC4_SetConfig+0x68>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a11      	ldr	r2, [pc, #68]	; (8004f14 <TIM_OC4_SetConfig+0xa8>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d109      	bne.n	8004ee8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	019b      	lsls	r3, r3, #6
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	621a      	str	r2, [r3, #32]
}
 8004f02:	bf00      	nop
 8004f04:	371c      	adds	r7, #28
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40010000 	.word	0x40010000
 8004f14:	40010400 	.word	0x40010400

08004f18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	f023 0201 	bic.w	r2, r3, #1
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f023 030a 	bic.w	r3, r3, #10
 8004f54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr

08004f76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b087      	sub	sp, #28
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	60f8      	str	r0, [r7, #12]
 8004f7e:	60b9      	str	r1, [r7, #8]
 8004f80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	f023 0210 	bic.w	r2, r3, #16
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fa0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	031b      	lsls	r3, r3, #12
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fb2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	621a      	str	r2, [r3, #32]
}
 8004fca:	bf00      	nop
 8004fcc:	371c      	adds	r7, #28
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b085      	sub	sp, #20
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f043 0307 	orr.w	r3, r3, #7
 8004ff8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	609a      	str	r2, [r3, #8]
}
 8005000:	bf00      	nop
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005026:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	021a      	lsls	r2, r3, #8
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	431a      	orrs	r2, r3
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4313      	orrs	r3, r2
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	609a      	str	r2, [r3, #8]
}
 8005040:	bf00      	nop
 8005042:	371c      	adds	r7, #28
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f003 031f 	and.w	r3, r3, #31
 800505e:	2201      	movs	r2, #1
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6a1a      	ldr	r2, [r3, #32]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	43db      	mvns	r3, r3
 800506e:	401a      	ands	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a1a      	ldr	r2, [r3, #32]
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f003 031f 	and.w	r3, r3, #31
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	fa01 f303 	lsl.w	r3, r1, r3
 8005084:	431a      	orrs	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	621a      	str	r2, [r3, #32]
}
 800508a:	bf00      	nop
 800508c:	371c      	adds	r7, #28
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e05a      	b.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a21      	ldr	r2, [pc, #132]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d022      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050fc:	d01d      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1d      	ldr	r2, [pc, #116]	; (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d018      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1b      	ldr	r2, [pc, #108]	; (800517c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1a      	ldr	r2, [pc, #104]	; (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a18      	ldr	r2, [pc, #96]	; (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a17      	ldr	r2, [pc, #92]	; (8005188 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a15      	ldr	r2, [pc, #84]	; (800518c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d10c      	bne.n	8005154 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	4313      	orrs	r3, r2
 800514a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40010000 	.word	0x40010000
 8005178:	40000400 	.word	0x40000400
 800517c:	40000800 	.word	0x40000800
 8005180:	40000c00 	.word	0x40000c00
 8005184:	40010400 	.word	0x40010400
 8005188:	40014000 	.word	0x40014000
 800518c:	40001800 	.word	0x40001800

08005190 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e03d      	b.n	8005228 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	4313      	orrs	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e03f      	b.n	80052ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7fd f83e 	bl	8002304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2224      	movs	r2, #36	; 0x24
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68da      	ldr	r2, [r3, #12]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800529e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 fe1d 	bl	8005ee0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	691a      	ldr	r2, [r3, #16]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695a      	ldr	r2, [r3, #20]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68da      	ldr	r2, [r3, #12]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b08a      	sub	sp, #40	; 0x28
 80052fa:	af02      	add	r7, sp, #8
 80052fc:	60f8      	str	r0, [r7, #12]
 80052fe:	60b9      	str	r1, [r7, #8]
 8005300:	603b      	str	r3, [r7, #0]
 8005302:	4613      	mov	r3, r2
 8005304:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005306:	2300      	movs	r3, #0
 8005308:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b20      	cmp	r3, #32
 8005314:	d17c      	bne.n	8005410 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <HAL_UART_Transmit+0x2c>
 800531c:	88fb      	ldrh	r3, [r7, #6]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e075      	b.n	8005412 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_UART_Transmit+0x3e>
 8005330:	2302      	movs	r3, #2
 8005332:	e06e      	b.n	8005412 <HAL_UART_Transmit+0x11c>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2221      	movs	r2, #33	; 0x21
 8005346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800534a:	f7fd f9d1 	bl	80026f0 <HAL_GetTick>
 800534e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	88fa      	ldrh	r2, [r7, #6]
 8005354:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	88fa      	ldrh	r2, [r7, #6]
 800535a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005364:	d108      	bne.n	8005378 <HAL_UART_Transmit+0x82>
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d104      	bne.n	8005378 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800536e:	2300      	movs	r3, #0
 8005370:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	61bb      	str	r3, [r7, #24]
 8005376:	e003      	b.n	8005380 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800537c:	2300      	movs	r3, #0
 800537e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005388:	e02a      	b.n	80053e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	2200      	movs	r2, #0
 8005392:	2180      	movs	r1, #128	; 0x80
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fb9b 	bl	8005ad0 <UART_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e036      	b.n	8005412 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	881b      	ldrh	r3, [r3, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	3302      	adds	r3, #2
 80053be:	61bb      	str	r3, [r7, #24]
 80053c0:	e007      	b.n	80053d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	781a      	ldrb	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	3301      	adds	r3, #1
 80053d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	3b01      	subs	r3, #1
 80053da:	b29a      	uxth	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1cf      	bne.n	800538a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2200      	movs	r2, #0
 80053f2:	2140      	movs	r1, #64	; 0x40
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 fb6b 	bl	8005ad0 <UART_WaitOnFlagUntilTimeout>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e006      	b.n	8005412 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	e000      	b.n	8005412 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005410:	2302      	movs	r3, #2
  }
}
 8005412:	4618      	mov	r0, r3
 8005414:	3720      	adds	r7, #32
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b08a      	sub	sp, #40	; 0x28
 800541e:	af02      	add	r7, sp, #8
 8005420:	60f8      	str	r0, [r7, #12]
 8005422:	60b9      	str	r1, [r7, #8]
 8005424:	603b      	str	r3, [r7, #0]
 8005426:	4613      	mov	r3, r2
 8005428:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b20      	cmp	r3, #32
 8005438:	f040 808c 	bne.w	8005554 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <HAL_UART_Receive+0x2e>
 8005442:	88fb      	ldrh	r3, [r7, #6]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d101      	bne.n	800544c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e084      	b.n	8005556 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <HAL_UART_Receive+0x40>
 8005456:	2302      	movs	r3, #2
 8005458:	e07d      	b.n	8005556 <HAL_UART_Receive+0x13c>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2222      	movs	r2, #34	; 0x22
 800546c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005476:	f7fd f93b 	bl	80026f0 <HAL_GetTick>
 800547a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	88fa      	ldrh	r2, [r7, #6]
 8005480:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	88fa      	ldrh	r2, [r7, #6]
 8005486:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005490:	d108      	bne.n	80054a4 <HAL_UART_Receive+0x8a>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d104      	bne.n	80054a4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	61bb      	str	r3, [r7, #24]
 80054a2:	e003      	b.n	80054ac <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054a8:	2300      	movs	r3, #0
 80054aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80054b4:	e043      	b.n	800553e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2200      	movs	r2, #0
 80054be:	2120      	movs	r1, #32
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 fb05 	bl	8005ad0 <UART_WaitOnFlagUntilTimeout>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e042      	b.n	8005556 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10c      	bne.n	80054f0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	b29b      	uxth	r3, r3
 80054de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	3302      	adds	r3, #2
 80054ec:	61bb      	str	r3, [r7, #24]
 80054ee:	e01f      	b.n	8005530 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f8:	d007      	beq.n	800550a <HAL_UART_Receive+0xf0>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10a      	bne.n	8005518 <HAL_UART_Receive+0xfe>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d106      	bne.n	8005518 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	b2da      	uxtb	r2, r3
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	e008      	b.n	800552a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	b2db      	uxtb	r3, r3
 8005520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005524:	b2da      	uxtb	r2, r3
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	3301      	adds	r3, #1
 800552e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005534:	b29b      	uxth	r3, r3
 8005536:	3b01      	subs	r3, #1
 8005538:	b29a      	uxth	r2, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005542:	b29b      	uxth	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1b6      	bne.n	80054b6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2220      	movs	r2, #32
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	e000      	b.n	8005556 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8005554:	2302      	movs	r3, #2
  }
}
 8005556:	4618      	mov	r0, r3
 8005558:	3720      	adds	r7, #32
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
	...

08005560 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b0ba      	sub	sp, #232	; 0xe8
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005586:	2300      	movs	r3, #0
 8005588:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800558c:	2300      	movs	r3, #0
 800558e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800559e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10f      	bne.n	80055c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d009      	beq.n	80055c6 <HAL_UART_IRQHandler+0x66>
 80055b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055b6:	f003 0320 	and.w	r3, r3, #32
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fbd3 	bl	8005d6a <UART_Receive_IT>
      return;
 80055c4:	e256      	b.n	8005a74 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 80de 	beq.w	800578c <HAL_UART_IRQHandler+0x22c>
 80055d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d106      	bne.n	80055ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 80d1 	beq.w	800578c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00b      	beq.n	800560e <HAL_UART_IRQHandler+0xae>
 80055f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d005      	beq.n	800560e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005606:	f043 0201 	orr.w	r2, r3, #1
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800560e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005612:	f003 0304 	and.w	r3, r3, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00b      	beq.n	8005632 <HAL_UART_IRQHandler+0xd2>
 800561a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d005      	beq.n	8005632 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	f043 0202 	orr.w	r2, r3, #2
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00b      	beq.n	8005656 <HAL_UART_IRQHandler+0xf6>
 800563e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	f043 0204 	orr.w	r2, r3, #4
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800565a:	f003 0308 	and.w	r3, r3, #8
 800565e:	2b00      	cmp	r3, #0
 8005660:	d011      	beq.n	8005686 <HAL_UART_IRQHandler+0x126>
 8005662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005666:	f003 0320 	and.w	r3, r3, #32
 800566a:	2b00      	cmp	r3, #0
 800566c:	d105      	bne.n	800567a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800566e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	f043 0208 	orr.w	r2, r3, #8
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 81ed 	beq.w	8005a6a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b00      	cmp	r3, #0
 800569a:	d008      	beq.n	80056ae <HAL_UART_IRQHandler+0x14e>
 800569c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056a0:	f003 0320 	and.w	r3, r3, #32
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d002      	beq.n	80056ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 fb5e 	bl	8005d6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b8:	2b40      	cmp	r3, #64	; 0x40
 80056ba:	bf0c      	ite	eq
 80056bc:	2301      	moveq	r3, #1
 80056be:	2300      	movne	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f003 0308 	and.w	r3, r3, #8
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d103      	bne.n	80056da <HAL_UART_IRQHandler+0x17a>
 80056d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d04f      	beq.n	800577a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fa66 	bl	8005bac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ea:	2b40      	cmp	r3, #64	; 0x40
 80056ec:	d141      	bne.n	8005772 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3314      	adds	r3, #20
 80056f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056fc:	e853 3f00 	ldrex	r3, [r3]
 8005700:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005704:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005708:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800570c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3314      	adds	r3, #20
 8005716:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800571a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800571e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005722:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005726:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005732:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1d9      	bne.n	80056ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573e:	2b00      	cmp	r3, #0
 8005740:	d013      	beq.n	800576a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005746:	4a7d      	ldr	r2, [pc, #500]	; (800593c <HAL_UART_IRQHandler+0x3dc>)
 8005748:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574e:	4618      	mov	r0, r3
 8005750:	f7fd f97f 	bl	8002a52 <HAL_DMA_Abort_IT>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d016      	beq.n	8005788 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005764:	4610      	mov	r0, r2
 8005766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005768:	e00e      	b.n	8005788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f99a 	bl	8005aa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005770:	e00a      	b.n	8005788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f996 	bl	8005aa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005778:	e006      	b.n	8005788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f992 	bl	8005aa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005786:	e170      	b.n	8005a6a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005788:	bf00      	nop
    return;
 800578a:	e16e      	b.n	8005a6a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	2b01      	cmp	r3, #1
 8005792:	f040 814a 	bne.w	8005a2a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800579a:	f003 0310 	and.w	r3, r3, #16
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f000 8143 	beq.w	8005a2a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80057a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 813c 	beq.w	8005a2a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057b2:	2300      	movs	r3, #0
 80057b4:	60bb      	str	r3, [r7, #8]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60bb      	str	r3, [r7, #8]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	60bb      	str	r3, [r7, #8]
 80057c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d2:	2b40      	cmp	r3, #64	; 0x40
 80057d4:	f040 80b4 	bne.w	8005940 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 8140 	beq.w	8005a6e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057f6:	429a      	cmp	r2, r3
 80057f8:	f080 8139 	bcs.w	8005a6e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005802:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800580e:	f000 8088 	beq.w	8005922 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	330c      	adds	r3, #12
 8005818:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005828:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800582c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005830:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	330c      	adds	r3, #12
 800583a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800583e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005842:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800584a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005856:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1d9      	bne.n	8005812 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3314      	adds	r3, #20
 8005864:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005866:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005868:	e853 3f00 	ldrex	r3, [r3]
 800586c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800586e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005870:	f023 0301 	bic.w	r3, r3, #1
 8005874:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3314      	adds	r3, #20
 800587e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005882:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005886:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005888:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800588a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005894:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e1      	bne.n	800585e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80058aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3314      	adds	r3, #20
 80058ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058c6:	e841 2300 	strex	r3, r2, [r1]
 80058ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1e3      	bne.n	800589a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	330c      	adds	r3, #12
 80058e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058f2:	f023 0310 	bic.w	r3, r3, #16
 80058f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	330c      	adds	r3, #12
 8005900:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005904:	65ba      	str	r2, [r7, #88]	; 0x58
 8005906:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800590a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e3      	bne.n	80058e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	4618      	mov	r0, r3
 800591e:	f7fd f828 	bl	8002972 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800592a:	b29b      	uxth	r3, r3
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	b29b      	uxth	r3, r3
 8005930:	4619      	mov	r1, r3
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f8c0 	bl	8005ab8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005938:	e099      	b.n	8005a6e <HAL_UART_IRQHandler+0x50e>
 800593a:	bf00      	nop
 800593c:	08005c73 	.word	0x08005c73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005948:	b29b      	uxth	r3, r3
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005954:	b29b      	uxth	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	f000 808b 	beq.w	8005a72 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800595c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8086 	beq.w	8005a72 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	330c      	adds	r3, #12
 800596c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005970:	e853 3f00 	ldrex	r3, [r3]
 8005974:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005978:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800597c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	330c      	adds	r3, #12
 8005986:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800598a:	647a      	str	r2, [r7, #68]	; 0x44
 800598c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005990:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1e3      	bne.n	8005966 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	3314      	adds	r3, #20
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	e853 3f00 	ldrex	r3, [r3]
 80059ac:	623b      	str	r3, [r7, #32]
   return(result);
 80059ae:	6a3b      	ldr	r3, [r7, #32]
 80059b0:	f023 0301 	bic.w	r3, r3, #1
 80059b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	3314      	adds	r3, #20
 80059be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059c2:	633a      	str	r2, [r7, #48]	; 0x30
 80059c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e3      	bne.n	800599e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2220      	movs	r2, #32
 80059da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	330c      	adds	r3, #12
 80059ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	e853 3f00 	ldrex	r3, [r3]
 80059f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0310 	bic.w	r3, r3, #16
 80059fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a08:	61fa      	str	r2, [r7, #28]
 8005a0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	69b9      	ldr	r1, [r7, #24]
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	617b      	str	r3, [r7, #20]
   return(result);
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e3      	bne.n	80059e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a20:	4619      	mov	r1, r3
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f848 	bl	8005ab8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a28:	e023      	b.n	8005a72 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d009      	beq.n	8005a4a <HAL_UART_IRQHandler+0x4ea>
 8005a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f929 	bl	8005c9a <UART_Transmit_IT>
    return;
 8005a48:	e014      	b.n	8005a74 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00e      	beq.n	8005a74 <HAL_UART_IRQHandler+0x514>
 8005a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d008      	beq.n	8005a74 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f969 	bl	8005d3a <UART_EndTransmit_IT>
    return;
 8005a68:	e004      	b.n	8005a74 <HAL_UART_IRQHandler+0x514>
    return;
 8005a6a:	bf00      	nop
 8005a6c:	e002      	b.n	8005a74 <HAL_UART_IRQHandler+0x514>
      return;
 8005a6e:	bf00      	nop
 8005a70:	e000      	b.n	8005a74 <HAL_UART_IRQHandler+0x514>
      return;
 8005a72:	bf00      	nop
  }
}
 8005a74:	37e8      	adds	r7, #232	; 0xe8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop

08005a7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b090      	sub	sp, #64	; 0x40
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	603b      	str	r3, [r7, #0]
 8005adc:	4613      	mov	r3, r2
 8005ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ae0:	e050      	b.n	8005b84 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae8:	d04c      	beq.n	8005b84 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d007      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x30>
 8005af0:	f7fc fdfe 	bl	80026f0 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d241      	bcs.n	8005b84 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	330c      	adds	r3, #12
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0a:	e853 3f00 	ldrex	r3, [r3]
 8005b0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	330c      	adds	r3, #12
 8005b1e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b20:	637a      	str	r2, [r7, #52]	; 0x34
 8005b22:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e5      	bne.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3314      	adds	r3, #20
 8005b3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	e853 3f00 	ldrex	r3, [r3]
 8005b42:	613b      	str	r3, [r7, #16]
   return(result);
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	f023 0301 	bic.w	r3, r3, #1
 8005b4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3314      	adds	r3, #20
 8005b52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b54:	623a      	str	r2, [r7, #32]
 8005b56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	69f9      	ldr	r1, [r7, #28]
 8005b5a:	6a3a      	ldr	r2, [r7, #32]
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e5      	bne.n	8005b34 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e00f      	b.n	8005ba4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	bf0c      	ite	eq
 8005b94:	2301      	moveq	r3, #1
 8005b96:	2300      	movne	r3, #0
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	79fb      	ldrb	r3, [r7, #7]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d09f      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3740      	adds	r7, #64	; 0x40
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b095      	sub	sp, #84	; 0x54
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	330c      	adds	r3, #12
 8005bba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	330c      	adds	r3, #12
 8005bd2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005bd4:	643a      	str	r2, [r7, #64]	; 0x40
 8005bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005bda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e5      	bne.n	8005bb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3314      	adds	r3, #20
 8005bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3314      	adds	r3, #20
 8005c06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c10:	e841 2300 	strex	r3, r2, [r1]
 8005c14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1e5      	bne.n	8005be8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d119      	bne.n	8005c58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	e853 3f00 	ldrex	r3, [r3]
 8005c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f023 0310 	bic.w	r3, r3, #16
 8005c3a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	330c      	adds	r3, #12
 8005c42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c44:	61ba      	str	r2, [r7, #24]
 8005c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	6979      	ldr	r1, [r7, #20]
 8005c4a:	69ba      	ldr	r2, [r7, #24]
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	613b      	str	r3, [r7, #16]
   return(result);
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e5      	bne.n	8005c24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c66:	bf00      	nop
 8005c68:	3754      	adds	r7, #84	; 0x54
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b084      	sub	sp, #16
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff ff09 	bl	8005aa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c92:	bf00      	nop
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b085      	sub	sp, #20
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b21      	cmp	r3, #33	; 0x21
 8005cac:	d13e      	bne.n	8005d2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cb6:	d114      	bne.n	8005ce2 <UART_Transmit_IT+0x48>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d110      	bne.n	8005ce2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cd4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	1c9a      	adds	r2, r3, #2
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	621a      	str	r2, [r3, #32]
 8005ce0:	e008      	b.n	8005cf4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	1c59      	adds	r1, r3, #1
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6211      	str	r1, [r2, #32]
 8005cec:	781a      	ldrb	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	4619      	mov	r1, r3
 8005d02:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10f      	bne.n	8005d28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e000      	b.n	8005d2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d2c:	2302      	movs	r3, #2
  }
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr

08005d3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b082      	sub	sp, #8
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68da      	ldr	r2, [r3, #12]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7ff fe8e 	bl	8005a7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b08c      	sub	sp, #48	; 0x30
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b22      	cmp	r3, #34	; 0x22
 8005d7c:	f040 80ab 	bne.w	8005ed6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d88:	d117      	bne.n	8005dba <UART_Receive_IT+0x50>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d113      	bne.n	8005dba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d92:	2300      	movs	r3, #0
 8005d94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db2:	1c9a      	adds	r2, r3, #2
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	629a      	str	r2, [r3, #40]	; 0x28
 8005db8:	e026      	b.n	8005e08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dcc:	d007      	beq.n	8005dde <UART_Receive_IT+0x74>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10a      	bne.n	8005dec <UART_Receive_IT+0x82>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d106      	bne.n	8005dec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	e008      	b.n	8005dfe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dfc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e02:	1c5a      	adds	r2, r3, #1
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	4619      	mov	r1, r3
 8005e16:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d15a      	bne.n	8005ed2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0220 	bic.w	r2, r2, #32
 8005e2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695a      	ldr	r2, [r3, #20]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f022 0201 	bic.w	r2, r2, #1
 8005e4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d135      	bne.n	8005ec8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	330c      	adds	r3, #12
 8005e68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	e853 3f00 	ldrex	r3, [r3]
 8005e70:	613b      	str	r3, [r7, #16]
   return(result);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f023 0310 	bic.w	r3, r3, #16
 8005e78:	627b      	str	r3, [r7, #36]	; 0x24
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	330c      	adds	r3, #12
 8005e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e82:	623a      	str	r2, [r7, #32]
 8005e84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e86:	69f9      	ldr	r1, [r7, #28]
 8005e88:	6a3a      	ldr	r2, [r7, #32]
 8005e8a:	e841 2300 	strex	r3, r2, [r1]
 8005e8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1e5      	bne.n	8005e62 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0310 	and.w	r3, r3, #16
 8005ea0:	2b10      	cmp	r3, #16
 8005ea2:	d10a      	bne.n	8005eba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff fdf9 	bl	8005ab8 <HAL_UARTEx_RxEventCallback>
 8005ec6:	e002      	b.n	8005ece <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f7ff fde1 	bl	8005a90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	e002      	b.n	8005ed8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	e000      	b.n	8005ed8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005ed6:	2302      	movs	r3, #2
  }
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3730      	adds	r7, #48	; 0x30
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ee4:	b0c0      	sub	sp, #256	; 0x100
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005efc:	68d9      	ldr	r1, [r3, #12]
 8005efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	ea40 0301 	orr.w	r3, r0, r1
 8005f08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	431a      	orrs	r2, r3
 8005f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f38:	f021 010c 	bic.w	r1, r1, #12
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005f46:	430b      	orrs	r3, r1
 8005f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	695b      	ldr	r3, [r3, #20]
 8005f52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f5a:	6999      	ldr	r1, [r3, #24]
 8005f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	ea40 0301 	orr.w	r3, r0, r1
 8005f66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	4b8f      	ldr	r3, [pc, #572]	; (80061ac <UART_SetConfig+0x2cc>)
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d005      	beq.n	8005f80 <UART_SetConfig+0xa0>
 8005f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	4b8d      	ldr	r3, [pc, #564]	; (80061b0 <UART_SetConfig+0x2d0>)
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d104      	bne.n	8005f8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f80:	f7fd ffe8 	bl	8003f54 <HAL_RCC_GetPCLK2Freq>
 8005f84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005f88:	e003      	b.n	8005f92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f8a:	f7fd ffcf 	bl	8003f2c <HAL_RCC_GetPCLK1Freq>
 8005f8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f9c:	f040 810c 	bne.w	80061b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005fa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005faa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005fae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005fb2:	4622      	mov	r2, r4
 8005fb4:	462b      	mov	r3, r5
 8005fb6:	1891      	adds	r1, r2, r2
 8005fb8:	65b9      	str	r1, [r7, #88]	; 0x58
 8005fba:	415b      	adcs	r3, r3
 8005fbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005fc2:	4621      	mov	r1, r4
 8005fc4:	eb12 0801 	adds.w	r8, r2, r1
 8005fc8:	4629      	mov	r1, r5
 8005fca:	eb43 0901 	adc.w	r9, r3, r1
 8005fce:	f04f 0200 	mov.w	r2, #0
 8005fd2:	f04f 0300 	mov.w	r3, #0
 8005fd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fe2:	4690      	mov	r8, r2
 8005fe4:	4699      	mov	r9, r3
 8005fe6:	4623      	mov	r3, r4
 8005fe8:	eb18 0303 	adds.w	r3, r8, r3
 8005fec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ff0:	462b      	mov	r3, r5
 8005ff2:	eb49 0303 	adc.w	r3, r9, r3
 8005ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006006:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800600a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800600e:	460b      	mov	r3, r1
 8006010:	18db      	adds	r3, r3, r3
 8006012:	653b      	str	r3, [r7, #80]	; 0x50
 8006014:	4613      	mov	r3, r2
 8006016:	eb42 0303 	adc.w	r3, r2, r3
 800601a:	657b      	str	r3, [r7, #84]	; 0x54
 800601c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006020:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006024:	f7fa fe02 	bl	8000c2c <__aeabi_uldivmod>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4b61      	ldr	r3, [pc, #388]	; (80061b4 <UART_SetConfig+0x2d4>)
 800602e:	fba3 2302 	umull	r2, r3, r3, r2
 8006032:	095b      	lsrs	r3, r3, #5
 8006034:	011c      	lsls	r4, r3, #4
 8006036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800603a:	2200      	movs	r2, #0
 800603c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006040:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006044:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006048:	4642      	mov	r2, r8
 800604a:	464b      	mov	r3, r9
 800604c:	1891      	adds	r1, r2, r2
 800604e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006050:	415b      	adcs	r3, r3
 8006052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006054:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006058:	4641      	mov	r1, r8
 800605a:	eb12 0a01 	adds.w	sl, r2, r1
 800605e:	4649      	mov	r1, r9
 8006060:	eb43 0b01 	adc.w	fp, r3, r1
 8006064:	f04f 0200 	mov.w	r2, #0
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006070:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006074:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006078:	4692      	mov	sl, r2
 800607a:	469b      	mov	fp, r3
 800607c:	4643      	mov	r3, r8
 800607e:	eb1a 0303 	adds.w	r3, sl, r3
 8006082:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006086:	464b      	mov	r3, r9
 8006088:	eb4b 0303 	adc.w	r3, fp, r3
 800608c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800609c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80060a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80060a4:	460b      	mov	r3, r1
 80060a6:	18db      	adds	r3, r3, r3
 80060a8:	643b      	str	r3, [r7, #64]	; 0x40
 80060aa:	4613      	mov	r3, r2
 80060ac:	eb42 0303 	adc.w	r3, r2, r3
 80060b0:	647b      	str	r3, [r7, #68]	; 0x44
 80060b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80060b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80060ba:	f7fa fdb7 	bl	8000c2c <__aeabi_uldivmod>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	4611      	mov	r1, r2
 80060c4:	4b3b      	ldr	r3, [pc, #236]	; (80061b4 <UART_SetConfig+0x2d4>)
 80060c6:	fba3 2301 	umull	r2, r3, r3, r1
 80060ca:	095b      	lsrs	r3, r3, #5
 80060cc:	2264      	movs	r2, #100	; 0x64
 80060ce:	fb02 f303 	mul.w	r3, r2, r3
 80060d2:	1acb      	subs	r3, r1, r3
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80060da:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <UART_SetConfig+0x2d4>)
 80060dc:	fba3 2302 	umull	r2, r3, r3, r2
 80060e0:	095b      	lsrs	r3, r3, #5
 80060e2:	005b      	lsls	r3, r3, #1
 80060e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060e8:	441c      	add	r4, r3
 80060ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80060f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80060fc:	4642      	mov	r2, r8
 80060fe:	464b      	mov	r3, r9
 8006100:	1891      	adds	r1, r2, r2
 8006102:	63b9      	str	r1, [r7, #56]	; 0x38
 8006104:	415b      	adcs	r3, r3
 8006106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006108:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800610c:	4641      	mov	r1, r8
 800610e:	1851      	adds	r1, r2, r1
 8006110:	6339      	str	r1, [r7, #48]	; 0x30
 8006112:	4649      	mov	r1, r9
 8006114:	414b      	adcs	r3, r1
 8006116:	637b      	str	r3, [r7, #52]	; 0x34
 8006118:	f04f 0200 	mov.w	r2, #0
 800611c:	f04f 0300 	mov.w	r3, #0
 8006120:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006124:	4659      	mov	r1, fp
 8006126:	00cb      	lsls	r3, r1, #3
 8006128:	4651      	mov	r1, sl
 800612a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800612e:	4651      	mov	r1, sl
 8006130:	00ca      	lsls	r2, r1, #3
 8006132:	4610      	mov	r0, r2
 8006134:	4619      	mov	r1, r3
 8006136:	4603      	mov	r3, r0
 8006138:	4642      	mov	r2, r8
 800613a:	189b      	adds	r3, r3, r2
 800613c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006140:	464b      	mov	r3, r9
 8006142:	460a      	mov	r2, r1
 8006144:	eb42 0303 	adc.w	r3, r2, r3
 8006148:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800614c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006158:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800615c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006160:	460b      	mov	r3, r1
 8006162:	18db      	adds	r3, r3, r3
 8006164:	62bb      	str	r3, [r7, #40]	; 0x28
 8006166:	4613      	mov	r3, r2
 8006168:	eb42 0303 	adc.w	r3, r2, r3
 800616c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800616e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006172:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006176:	f7fa fd59 	bl	8000c2c <__aeabi_uldivmod>
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	4b0d      	ldr	r3, [pc, #52]	; (80061b4 <UART_SetConfig+0x2d4>)
 8006180:	fba3 1302 	umull	r1, r3, r3, r2
 8006184:	095b      	lsrs	r3, r3, #5
 8006186:	2164      	movs	r1, #100	; 0x64
 8006188:	fb01 f303 	mul.w	r3, r1, r3
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	3332      	adds	r3, #50	; 0x32
 8006192:	4a08      	ldr	r2, [pc, #32]	; (80061b4 <UART_SetConfig+0x2d4>)
 8006194:	fba2 2303 	umull	r2, r3, r2, r3
 8006198:	095b      	lsrs	r3, r3, #5
 800619a:	f003 0207 	and.w	r2, r3, #7
 800619e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4422      	add	r2, r4
 80061a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061a8:	e105      	b.n	80063b6 <UART_SetConfig+0x4d6>
 80061aa:	bf00      	nop
 80061ac:	40011000 	.word	0x40011000
 80061b0:	40011400 	.word	0x40011400
 80061b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061bc:	2200      	movs	r2, #0
 80061be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80061c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80061c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80061ca:	4642      	mov	r2, r8
 80061cc:	464b      	mov	r3, r9
 80061ce:	1891      	adds	r1, r2, r2
 80061d0:	6239      	str	r1, [r7, #32]
 80061d2:	415b      	adcs	r3, r3
 80061d4:	627b      	str	r3, [r7, #36]	; 0x24
 80061d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061da:	4641      	mov	r1, r8
 80061dc:	1854      	adds	r4, r2, r1
 80061de:	4649      	mov	r1, r9
 80061e0:	eb43 0501 	adc.w	r5, r3, r1
 80061e4:	f04f 0200 	mov.w	r2, #0
 80061e8:	f04f 0300 	mov.w	r3, #0
 80061ec:	00eb      	lsls	r3, r5, #3
 80061ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061f2:	00e2      	lsls	r2, r4, #3
 80061f4:	4614      	mov	r4, r2
 80061f6:	461d      	mov	r5, r3
 80061f8:	4643      	mov	r3, r8
 80061fa:	18e3      	adds	r3, r4, r3
 80061fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006200:	464b      	mov	r3, r9
 8006202:	eb45 0303 	adc.w	r3, r5, r3
 8006206:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800620a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006216:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800621a:	f04f 0200 	mov.w	r2, #0
 800621e:	f04f 0300 	mov.w	r3, #0
 8006222:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006226:	4629      	mov	r1, r5
 8006228:	008b      	lsls	r3, r1, #2
 800622a:	4621      	mov	r1, r4
 800622c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006230:	4621      	mov	r1, r4
 8006232:	008a      	lsls	r2, r1, #2
 8006234:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006238:	f7fa fcf8 	bl	8000c2c <__aeabi_uldivmod>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4b60      	ldr	r3, [pc, #384]	; (80063c4 <UART_SetConfig+0x4e4>)
 8006242:	fba3 2302 	umull	r2, r3, r3, r2
 8006246:	095b      	lsrs	r3, r3, #5
 8006248:	011c      	lsls	r4, r3, #4
 800624a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800624e:	2200      	movs	r2, #0
 8006250:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006254:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006258:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800625c:	4642      	mov	r2, r8
 800625e:	464b      	mov	r3, r9
 8006260:	1891      	adds	r1, r2, r2
 8006262:	61b9      	str	r1, [r7, #24]
 8006264:	415b      	adcs	r3, r3
 8006266:	61fb      	str	r3, [r7, #28]
 8006268:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800626c:	4641      	mov	r1, r8
 800626e:	1851      	adds	r1, r2, r1
 8006270:	6139      	str	r1, [r7, #16]
 8006272:	4649      	mov	r1, r9
 8006274:	414b      	adcs	r3, r1
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	f04f 0200 	mov.w	r2, #0
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006284:	4659      	mov	r1, fp
 8006286:	00cb      	lsls	r3, r1, #3
 8006288:	4651      	mov	r1, sl
 800628a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800628e:	4651      	mov	r1, sl
 8006290:	00ca      	lsls	r2, r1, #3
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	4603      	mov	r3, r0
 8006298:	4642      	mov	r2, r8
 800629a:	189b      	adds	r3, r3, r2
 800629c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80062a0:	464b      	mov	r3, r9
 80062a2:	460a      	mov	r2, r1
 80062a4:	eb42 0303 	adc.w	r3, r2, r3
 80062a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80062ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80062b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80062c4:	4649      	mov	r1, r9
 80062c6:	008b      	lsls	r3, r1, #2
 80062c8:	4641      	mov	r1, r8
 80062ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062ce:	4641      	mov	r1, r8
 80062d0:	008a      	lsls	r2, r1, #2
 80062d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80062d6:	f7fa fca9 	bl	8000c2c <__aeabi_uldivmod>
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	4b39      	ldr	r3, [pc, #228]	; (80063c4 <UART_SetConfig+0x4e4>)
 80062e0:	fba3 1302 	umull	r1, r3, r3, r2
 80062e4:	095b      	lsrs	r3, r3, #5
 80062e6:	2164      	movs	r1, #100	; 0x64
 80062e8:	fb01 f303 	mul.w	r3, r1, r3
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	3332      	adds	r3, #50	; 0x32
 80062f2:	4a34      	ldr	r2, [pc, #208]	; (80063c4 <UART_SetConfig+0x4e4>)
 80062f4:	fba2 2303 	umull	r2, r3, r2, r3
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062fe:	441c      	add	r4, r3
 8006300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006304:	2200      	movs	r2, #0
 8006306:	673b      	str	r3, [r7, #112]	; 0x70
 8006308:	677a      	str	r2, [r7, #116]	; 0x74
 800630a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800630e:	4642      	mov	r2, r8
 8006310:	464b      	mov	r3, r9
 8006312:	1891      	adds	r1, r2, r2
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	415b      	adcs	r3, r3
 8006318:	60fb      	str	r3, [r7, #12]
 800631a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800631e:	4641      	mov	r1, r8
 8006320:	1851      	adds	r1, r2, r1
 8006322:	6039      	str	r1, [r7, #0]
 8006324:	4649      	mov	r1, r9
 8006326:	414b      	adcs	r3, r1
 8006328:	607b      	str	r3, [r7, #4]
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	f04f 0300 	mov.w	r3, #0
 8006332:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006336:	4659      	mov	r1, fp
 8006338:	00cb      	lsls	r3, r1, #3
 800633a:	4651      	mov	r1, sl
 800633c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006340:	4651      	mov	r1, sl
 8006342:	00ca      	lsls	r2, r1, #3
 8006344:	4610      	mov	r0, r2
 8006346:	4619      	mov	r1, r3
 8006348:	4603      	mov	r3, r0
 800634a:	4642      	mov	r2, r8
 800634c:	189b      	adds	r3, r3, r2
 800634e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006350:	464b      	mov	r3, r9
 8006352:	460a      	mov	r2, r1
 8006354:	eb42 0303 	adc.w	r3, r2, r3
 8006358:	66fb      	str	r3, [r7, #108]	; 0x6c
 800635a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	663b      	str	r3, [r7, #96]	; 0x60
 8006364:	667a      	str	r2, [r7, #100]	; 0x64
 8006366:	f04f 0200 	mov.w	r2, #0
 800636a:	f04f 0300 	mov.w	r3, #0
 800636e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006372:	4649      	mov	r1, r9
 8006374:	008b      	lsls	r3, r1, #2
 8006376:	4641      	mov	r1, r8
 8006378:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800637c:	4641      	mov	r1, r8
 800637e:	008a      	lsls	r2, r1, #2
 8006380:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006384:	f7fa fc52 	bl	8000c2c <__aeabi_uldivmod>
 8006388:	4602      	mov	r2, r0
 800638a:	460b      	mov	r3, r1
 800638c:	4b0d      	ldr	r3, [pc, #52]	; (80063c4 <UART_SetConfig+0x4e4>)
 800638e:	fba3 1302 	umull	r1, r3, r3, r2
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	2164      	movs	r1, #100	; 0x64
 8006396:	fb01 f303 	mul.w	r3, r1, r3
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	011b      	lsls	r3, r3, #4
 800639e:	3332      	adds	r3, #50	; 0x32
 80063a0:	4a08      	ldr	r2, [pc, #32]	; (80063c4 <UART_SetConfig+0x4e4>)
 80063a2:	fba2 2303 	umull	r2, r3, r2, r3
 80063a6:	095b      	lsrs	r3, r3, #5
 80063a8:	f003 020f 	and.w	r2, r3, #15
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4422      	add	r2, r4
 80063b4:	609a      	str	r2, [r3, #8]
}
 80063b6:	bf00      	nop
 80063b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80063bc:	46bd      	mov	sp, r7
 80063be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063c2:	bf00      	nop
 80063c4:	51eb851f 	.word	0x51eb851f

080063c8 <atof>:
 80063c8:	2100      	movs	r1, #0
 80063ca:	f000 be77 	b.w	80070bc <strtod>
	...

080063d0 <__errno>:
 80063d0:	4b01      	ldr	r3, [pc, #4]	; (80063d8 <__errno+0x8>)
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	20000020 	.word	0x20000020

080063dc <__libc_init_array>:
 80063dc:	b570      	push	{r4, r5, r6, lr}
 80063de:	4d0d      	ldr	r5, [pc, #52]	; (8006414 <__libc_init_array+0x38>)
 80063e0:	4c0d      	ldr	r4, [pc, #52]	; (8006418 <__libc_init_array+0x3c>)
 80063e2:	1b64      	subs	r4, r4, r5
 80063e4:	10a4      	asrs	r4, r4, #2
 80063e6:	2600      	movs	r6, #0
 80063e8:	42a6      	cmp	r6, r4
 80063ea:	d109      	bne.n	8006400 <__libc_init_array+0x24>
 80063ec:	4d0b      	ldr	r5, [pc, #44]	; (800641c <__libc_init_array+0x40>)
 80063ee:	4c0c      	ldr	r4, [pc, #48]	; (8006420 <__libc_init_array+0x44>)
 80063f0:	f003 f906 	bl	8009600 <_init>
 80063f4:	1b64      	subs	r4, r4, r5
 80063f6:	10a4      	asrs	r4, r4, #2
 80063f8:	2600      	movs	r6, #0
 80063fa:	42a6      	cmp	r6, r4
 80063fc:	d105      	bne.n	800640a <__libc_init_array+0x2e>
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	f855 3b04 	ldr.w	r3, [r5], #4
 8006404:	4798      	blx	r3
 8006406:	3601      	adds	r6, #1
 8006408:	e7ee      	b.n	80063e8 <__libc_init_array+0xc>
 800640a:	f855 3b04 	ldr.w	r3, [r5], #4
 800640e:	4798      	blx	r3
 8006410:	3601      	adds	r6, #1
 8006412:	e7f2      	b.n	80063fa <__libc_init_array+0x1e>
 8006414:	08009b10 	.word	0x08009b10
 8006418:	08009b10 	.word	0x08009b10
 800641c:	08009b10 	.word	0x08009b10
 8006420:	08009b14 	.word	0x08009b14

08006424 <memset>:
 8006424:	4402      	add	r2, r0
 8006426:	4603      	mov	r3, r0
 8006428:	4293      	cmp	r3, r2
 800642a:	d100      	bne.n	800642e <memset+0xa>
 800642c:	4770      	bx	lr
 800642e:	f803 1b01 	strb.w	r1, [r3], #1
 8006432:	e7f9      	b.n	8006428 <memset+0x4>

08006434 <siprintf>:
 8006434:	b40e      	push	{r1, r2, r3}
 8006436:	b500      	push	{lr}
 8006438:	b09c      	sub	sp, #112	; 0x70
 800643a:	ab1d      	add	r3, sp, #116	; 0x74
 800643c:	9002      	str	r0, [sp, #8]
 800643e:	9006      	str	r0, [sp, #24]
 8006440:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006444:	4809      	ldr	r0, [pc, #36]	; (800646c <siprintf+0x38>)
 8006446:	9107      	str	r1, [sp, #28]
 8006448:	9104      	str	r1, [sp, #16]
 800644a:	4909      	ldr	r1, [pc, #36]	; (8006470 <siprintf+0x3c>)
 800644c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006450:	9105      	str	r1, [sp, #20]
 8006452:	6800      	ldr	r0, [r0, #0]
 8006454:	9301      	str	r3, [sp, #4]
 8006456:	a902      	add	r1, sp, #8
 8006458:	f002 f874 	bl	8008544 <_svfiprintf_r>
 800645c:	9b02      	ldr	r3, [sp, #8]
 800645e:	2200      	movs	r2, #0
 8006460:	701a      	strb	r2, [r3, #0]
 8006462:	b01c      	add	sp, #112	; 0x70
 8006464:	f85d eb04 	ldr.w	lr, [sp], #4
 8006468:	b003      	add	sp, #12
 800646a:	4770      	bx	lr
 800646c:	20000020 	.word	0x20000020
 8006470:	ffff0208 	.word	0xffff0208

08006474 <sulp>:
 8006474:	b570      	push	{r4, r5, r6, lr}
 8006476:	4604      	mov	r4, r0
 8006478:	460d      	mov	r5, r1
 800647a:	ec45 4b10 	vmov	d0, r4, r5
 800647e:	4616      	mov	r6, r2
 8006480:	f001 fdbe 	bl	8008000 <__ulp>
 8006484:	ec51 0b10 	vmov	r0, r1, d0
 8006488:	b17e      	cbz	r6, 80064aa <sulp+0x36>
 800648a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800648e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006492:	2b00      	cmp	r3, #0
 8006494:	dd09      	ble.n	80064aa <sulp+0x36>
 8006496:	051b      	lsls	r3, r3, #20
 8006498:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800649c:	2400      	movs	r4, #0
 800649e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80064a2:	4622      	mov	r2, r4
 80064a4:	462b      	mov	r3, r5
 80064a6:	f7fa f8b7 	bl	8000618 <__aeabi_dmul>
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	0000      	movs	r0, r0
	...

080064b0 <_strtod_l>:
 80064b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b4:	ed2d 8b02 	vpush	{d8}
 80064b8:	b09d      	sub	sp, #116	; 0x74
 80064ba:	461f      	mov	r7, r3
 80064bc:	2300      	movs	r3, #0
 80064be:	9318      	str	r3, [sp, #96]	; 0x60
 80064c0:	4ba2      	ldr	r3, [pc, #648]	; (800674c <_strtod_l+0x29c>)
 80064c2:	9213      	str	r2, [sp, #76]	; 0x4c
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	9305      	str	r3, [sp, #20]
 80064c8:	4604      	mov	r4, r0
 80064ca:	4618      	mov	r0, r3
 80064cc:	4688      	mov	r8, r1
 80064ce:	f7f9 fe89 	bl	80001e4 <strlen>
 80064d2:	f04f 0a00 	mov.w	sl, #0
 80064d6:	4605      	mov	r5, r0
 80064d8:	f04f 0b00 	mov.w	fp, #0
 80064dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80064e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064e2:	781a      	ldrb	r2, [r3, #0]
 80064e4:	2a2b      	cmp	r2, #43	; 0x2b
 80064e6:	d04e      	beq.n	8006586 <_strtod_l+0xd6>
 80064e8:	d83b      	bhi.n	8006562 <_strtod_l+0xb2>
 80064ea:	2a0d      	cmp	r2, #13
 80064ec:	d834      	bhi.n	8006558 <_strtod_l+0xa8>
 80064ee:	2a08      	cmp	r2, #8
 80064f0:	d834      	bhi.n	800655c <_strtod_l+0xac>
 80064f2:	2a00      	cmp	r2, #0
 80064f4:	d03e      	beq.n	8006574 <_strtod_l+0xc4>
 80064f6:	2300      	movs	r3, #0
 80064f8:	930a      	str	r3, [sp, #40]	; 0x28
 80064fa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80064fc:	7833      	ldrb	r3, [r6, #0]
 80064fe:	2b30      	cmp	r3, #48	; 0x30
 8006500:	f040 80b0 	bne.w	8006664 <_strtod_l+0x1b4>
 8006504:	7873      	ldrb	r3, [r6, #1]
 8006506:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800650a:	2b58      	cmp	r3, #88	; 0x58
 800650c:	d168      	bne.n	80065e0 <_strtod_l+0x130>
 800650e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006510:	9301      	str	r3, [sp, #4]
 8006512:	ab18      	add	r3, sp, #96	; 0x60
 8006514:	9702      	str	r7, [sp, #8]
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	4a8d      	ldr	r2, [pc, #564]	; (8006750 <_strtod_l+0x2a0>)
 800651a:	ab19      	add	r3, sp, #100	; 0x64
 800651c:	a917      	add	r1, sp, #92	; 0x5c
 800651e:	4620      	mov	r0, r4
 8006520:	f000 fecc 	bl	80072bc <__gethex>
 8006524:	f010 0707 	ands.w	r7, r0, #7
 8006528:	4605      	mov	r5, r0
 800652a:	d005      	beq.n	8006538 <_strtod_l+0x88>
 800652c:	2f06      	cmp	r7, #6
 800652e:	d12c      	bne.n	800658a <_strtod_l+0xda>
 8006530:	3601      	adds	r6, #1
 8006532:	2300      	movs	r3, #0
 8006534:	9617      	str	r6, [sp, #92]	; 0x5c
 8006536:	930a      	str	r3, [sp, #40]	; 0x28
 8006538:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800653a:	2b00      	cmp	r3, #0
 800653c:	f040 8590 	bne.w	8007060 <_strtod_l+0xbb0>
 8006540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006542:	b1eb      	cbz	r3, 8006580 <_strtod_l+0xd0>
 8006544:	4652      	mov	r2, sl
 8006546:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800654a:	ec43 2b10 	vmov	d0, r2, r3
 800654e:	b01d      	add	sp, #116	; 0x74
 8006550:	ecbd 8b02 	vpop	{d8}
 8006554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006558:	2a20      	cmp	r2, #32
 800655a:	d1cc      	bne.n	80064f6 <_strtod_l+0x46>
 800655c:	3301      	adds	r3, #1
 800655e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006560:	e7be      	b.n	80064e0 <_strtod_l+0x30>
 8006562:	2a2d      	cmp	r2, #45	; 0x2d
 8006564:	d1c7      	bne.n	80064f6 <_strtod_l+0x46>
 8006566:	2201      	movs	r2, #1
 8006568:	920a      	str	r2, [sp, #40]	; 0x28
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	9217      	str	r2, [sp, #92]	; 0x5c
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1c2      	bne.n	80064fa <_strtod_l+0x4a>
 8006574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006576:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800657a:	2b00      	cmp	r3, #0
 800657c:	f040 856e 	bne.w	800705c <_strtod_l+0xbac>
 8006580:	4652      	mov	r2, sl
 8006582:	465b      	mov	r3, fp
 8006584:	e7e1      	b.n	800654a <_strtod_l+0x9a>
 8006586:	2200      	movs	r2, #0
 8006588:	e7ee      	b.n	8006568 <_strtod_l+0xb8>
 800658a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800658c:	b13a      	cbz	r2, 800659e <_strtod_l+0xee>
 800658e:	2135      	movs	r1, #53	; 0x35
 8006590:	a81a      	add	r0, sp, #104	; 0x68
 8006592:	f001 fe40 	bl	8008216 <__copybits>
 8006596:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006598:	4620      	mov	r0, r4
 800659a:	f001 f9ff 	bl	800799c <_Bfree>
 800659e:	3f01      	subs	r7, #1
 80065a0:	2f04      	cmp	r7, #4
 80065a2:	d806      	bhi.n	80065b2 <_strtod_l+0x102>
 80065a4:	e8df f007 	tbb	[pc, r7]
 80065a8:	1714030a 	.word	0x1714030a
 80065ac:	0a          	.byte	0x0a
 80065ad:	00          	.byte	0x00
 80065ae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80065b2:	0728      	lsls	r0, r5, #28
 80065b4:	d5c0      	bpl.n	8006538 <_strtod_l+0x88>
 80065b6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80065ba:	e7bd      	b.n	8006538 <_strtod_l+0x88>
 80065bc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80065c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80065c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80065ca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80065ce:	e7f0      	b.n	80065b2 <_strtod_l+0x102>
 80065d0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006754 <_strtod_l+0x2a4>
 80065d4:	e7ed      	b.n	80065b2 <_strtod_l+0x102>
 80065d6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80065da:	f04f 3aff 	mov.w	sl, #4294967295
 80065de:	e7e8      	b.n	80065b2 <_strtod_l+0x102>
 80065e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80065e6:	785b      	ldrb	r3, [r3, #1]
 80065e8:	2b30      	cmp	r3, #48	; 0x30
 80065ea:	d0f9      	beq.n	80065e0 <_strtod_l+0x130>
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d0a3      	beq.n	8006538 <_strtod_l+0x88>
 80065f0:	2301      	movs	r3, #1
 80065f2:	f04f 0900 	mov.w	r9, #0
 80065f6:	9304      	str	r3, [sp, #16]
 80065f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065fa:	9308      	str	r3, [sp, #32]
 80065fc:	f8cd 901c 	str.w	r9, [sp, #28]
 8006600:	464f      	mov	r7, r9
 8006602:	220a      	movs	r2, #10
 8006604:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006606:	7806      	ldrb	r6, [r0, #0]
 8006608:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800660c:	b2d9      	uxtb	r1, r3
 800660e:	2909      	cmp	r1, #9
 8006610:	d92a      	bls.n	8006668 <_strtod_l+0x1b8>
 8006612:	9905      	ldr	r1, [sp, #20]
 8006614:	462a      	mov	r2, r5
 8006616:	f002 fb9b 	bl	8008d50 <strncmp>
 800661a:	b398      	cbz	r0, 8006684 <_strtod_l+0x1d4>
 800661c:	2000      	movs	r0, #0
 800661e:	4632      	mov	r2, r6
 8006620:	463d      	mov	r5, r7
 8006622:	9005      	str	r0, [sp, #20]
 8006624:	4603      	mov	r3, r0
 8006626:	2a65      	cmp	r2, #101	; 0x65
 8006628:	d001      	beq.n	800662e <_strtod_l+0x17e>
 800662a:	2a45      	cmp	r2, #69	; 0x45
 800662c:	d118      	bne.n	8006660 <_strtod_l+0x1b0>
 800662e:	b91d      	cbnz	r5, 8006638 <_strtod_l+0x188>
 8006630:	9a04      	ldr	r2, [sp, #16]
 8006632:	4302      	orrs	r2, r0
 8006634:	d09e      	beq.n	8006574 <_strtod_l+0xc4>
 8006636:	2500      	movs	r5, #0
 8006638:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800663c:	f108 0201 	add.w	r2, r8, #1
 8006640:	9217      	str	r2, [sp, #92]	; 0x5c
 8006642:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006646:	2a2b      	cmp	r2, #43	; 0x2b
 8006648:	d075      	beq.n	8006736 <_strtod_l+0x286>
 800664a:	2a2d      	cmp	r2, #45	; 0x2d
 800664c:	d07b      	beq.n	8006746 <_strtod_l+0x296>
 800664e:	f04f 0c00 	mov.w	ip, #0
 8006652:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006656:	2909      	cmp	r1, #9
 8006658:	f240 8082 	bls.w	8006760 <_strtod_l+0x2b0>
 800665c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006660:	2600      	movs	r6, #0
 8006662:	e09d      	b.n	80067a0 <_strtod_l+0x2f0>
 8006664:	2300      	movs	r3, #0
 8006666:	e7c4      	b.n	80065f2 <_strtod_l+0x142>
 8006668:	2f08      	cmp	r7, #8
 800666a:	bfd8      	it	le
 800666c:	9907      	ldrle	r1, [sp, #28]
 800666e:	f100 0001 	add.w	r0, r0, #1
 8006672:	bfda      	itte	le
 8006674:	fb02 3301 	mlale	r3, r2, r1, r3
 8006678:	9307      	strle	r3, [sp, #28]
 800667a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800667e:	3701      	adds	r7, #1
 8006680:	9017      	str	r0, [sp, #92]	; 0x5c
 8006682:	e7bf      	b.n	8006604 <_strtod_l+0x154>
 8006684:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006686:	195a      	adds	r2, r3, r5
 8006688:	9217      	str	r2, [sp, #92]	; 0x5c
 800668a:	5d5a      	ldrb	r2, [r3, r5]
 800668c:	2f00      	cmp	r7, #0
 800668e:	d037      	beq.n	8006700 <_strtod_l+0x250>
 8006690:	9005      	str	r0, [sp, #20]
 8006692:	463d      	mov	r5, r7
 8006694:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006698:	2b09      	cmp	r3, #9
 800669a:	d912      	bls.n	80066c2 <_strtod_l+0x212>
 800669c:	2301      	movs	r3, #1
 800669e:	e7c2      	b.n	8006626 <_strtod_l+0x176>
 80066a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	9217      	str	r2, [sp, #92]	; 0x5c
 80066a6:	785a      	ldrb	r2, [r3, #1]
 80066a8:	3001      	adds	r0, #1
 80066aa:	2a30      	cmp	r2, #48	; 0x30
 80066ac:	d0f8      	beq.n	80066a0 <_strtod_l+0x1f0>
 80066ae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80066b2:	2b08      	cmp	r3, #8
 80066b4:	f200 84d9 	bhi.w	800706a <_strtod_l+0xbba>
 80066b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066ba:	9005      	str	r0, [sp, #20]
 80066bc:	2000      	movs	r0, #0
 80066be:	9308      	str	r3, [sp, #32]
 80066c0:	4605      	mov	r5, r0
 80066c2:	3a30      	subs	r2, #48	; 0x30
 80066c4:	f100 0301 	add.w	r3, r0, #1
 80066c8:	d014      	beq.n	80066f4 <_strtod_l+0x244>
 80066ca:	9905      	ldr	r1, [sp, #20]
 80066cc:	4419      	add	r1, r3
 80066ce:	9105      	str	r1, [sp, #20]
 80066d0:	462b      	mov	r3, r5
 80066d2:	eb00 0e05 	add.w	lr, r0, r5
 80066d6:	210a      	movs	r1, #10
 80066d8:	4573      	cmp	r3, lr
 80066da:	d113      	bne.n	8006704 <_strtod_l+0x254>
 80066dc:	182b      	adds	r3, r5, r0
 80066de:	2b08      	cmp	r3, #8
 80066e0:	f105 0501 	add.w	r5, r5, #1
 80066e4:	4405      	add	r5, r0
 80066e6:	dc1c      	bgt.n	8006722 <_strtod_l+0x272>
 80066e8:	9907      	ldr	r1, [sp, #28]
 80066ea:	230a      	movs	r3, #10
 80066ec:	fb03 2301 	mla	r3, r3, r1, r2
 80066f0:	9307      	str	r3, [sp, #28]
 80066f2:	2300      	movs	r3, #0
 80066f4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80066f6:	1c51      	adds	r1, r2, #1
 80066f8:	9117      	str	r1, [sp, #92]	; 0x5c
 80066fa:	7852      	ldrb	r2, [r2, #1]
 80066fc:	4618      	mov	r0, r3
 80066fe:	e7c9      	b.n	8006694 <_strtod_l+0x1e4>
 8006700:	4638      	mov	r0, r7
 8006702:	e7d2      	b.n	80066aa <_strtod_l+0x1fa>
 8006704:	2b08      	cmp	r3, #8
 8006706:	dc04      	bgt.n	8006712 <_strtod_l+0x262>
 8006708:	9e07      	ldr	r6, [sp, #28]
 800670a:	434e      	muls	r6, r1
 800670c:	9607      	str	r6, [sp, #28]
 800670e:	3301      	adds	r3, #1
 8006710:	e7e2      	b.n	80066d8 <_strtod_l+0x228>
 8006712:	f103 0c01 	add.w	ip, r3, #1
 8006716:	f1bc 0f10 	cmp.w	ip, #16
 800671a:	bfd8      	it	le
 800671c:	fb01 f909 	mulle.w	r9, r1, r9
 8006720:	e7f5      	b.n	800670e <_strtod_l+0x25e>
 8006722:	2d10      	cmp	r5, #16
 8006724:	bfdc      	itt	le
 8006726:	230a      	movle	r3, #10
 8006728:	fb03 2909 	mlale	r9, r3, r9, r2
 800672c:	e7e1      	b.n	80066f2 <_strtod_l+0x242>
 800672e:	2300      	movs	r3, #0
 8006730:	9305      	str	r3, [sp, #20]
 8006732:	2301      	movs	r3, #1
 8006734:	e77c      	b.n	8006630 <_strtod_l+0x180>
 8006736:	f04f 0c00 	mov.w	ip, #0
 800673a:	f108 0202 	add.w	r2, r8, #2
 800673e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006740:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006744:	e785      	b.n	8006652 <_strtod_l+0x1a2>
 8006746:	f04f 0c01 	mov.w	ip, #1
 800674a:	e7f6      	b.n	800673a <_strtod_l+0x28a>
 800674c:	08009808 	.word	0x08009808
 8006750:	0800968c 	.word	0x0800968c
 8006754:	7ff00000 	.word	0x7ff00000
 8006758:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800675a:	1c51      	adds	r1, r2, #1
 800675c:	9117      	str	r1, [sp, #92]	; 0x5c
 800675e:	7852      	ldrb	r2, [r2, #1]
 8006760:	2a30      	cmp	r2, #48	; 0x30
 8006762:	d0f9      	beq.n	8006758 <_strtod_l+0x2a8>
 8006764:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006768:	2908      	cmp	r1, #8
 800676a:	f63f af79 	bhi.w	8006660 <_strtod_l+0x1b0>
 800676e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006772:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006774:	9206      	str	r2, [sp, #24]
 8006776:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006778:	1c51      	adds	r1, r2, #1
 800677a:	9117      	str	r1, [sp, #92]	; 0x5c
 800677c:	7852      	ldrb	r2, [r2, #1]
 800677e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006782:	2e09      	cmp	r6, #9
 8006784:	d937      	bls.n	80067f6 <_strtod_l+0x346>
 8006786:	9e06      	ldr	r6, [sp, #24]
 8006788:	1b89      	subs	r1, r1, r6
 800678a:	2908      	cmp	r1, #8
 800678c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006790:	dc02      	bgt.n	8006798 <_strtod_l+0x2e8>
 8006792:	4576      	cmp	r6, lr
 8006794:	bfa8      	it	ge
 8006796:	4676      	movge	r6, lr
 8006798:	f1bc 0f00 	cmp.w	ip, #0
 800679c:	d000      	beq.n	80067a0 <_strtod_l+0x2f0>
 800679e:	4276      	negs	r6, r6
 80067a0:	2d00      	cmp	r5, #0
 80067a2:	d14d      	bne.n	8006840 <_strtod_l+0x390>
 80067a4:	9904      	ldr	r1, [sp, #16]
 80067a6:	4301      	orrs	r1, r0
 80067a8:	f47f aec6 	bne.w	8006538 <_strtod_l+0x88>
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f47f aee1 	bne.w	8006574 <_strtod_l+0xc4>
 80067b2:	2a69      	cmp	r2, #105	; 0x69
 80067b4:	d027      	beq.n	8006806 <_strtod_l+0x356>
 80067b6:	dc24      	bgt.n	8006802 <_strtod_l+0x352>
 80067b8:	2a49      	cmp	r2, #73	; 0x49
 80067ba:	d024      	beq.n	8006806 <_strtod_l+0x356>
 80067bc:	2a4e      	cmp	r2, #78	; 0x4e
 80067be:	f47f aed9 	bne.w	8006574 <_strtod_l+0xc4>
 80067c2:	499f      	ldr	r1, [pc, #636]	; (8006a40 <_strtod_l+0x590>)
 80067c4:	a817      	add	r0, sp, #92	; 0x5c
 80067c6:	f000 ffd1 	bl	800776c <__match>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	f43f aed2 	beq.w	8006574 <_strtod_l+0xc4>
 80067d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	2b28      	cmp	r3, #40	; 0x28
 80067d6:	d12d      	bne.n	8006834 <_strtod_l+0x384>
 80067d8:	499a      	ldr	r1, [pc, #616]	; (8006a44 <_strtod_l+0x594>)
 80067da:	aa1a      	add	r2, sp, #104	; 0x68
 80067dc:	a817      	add	r0, sp, #92	; 0x5c
 80067de:	f000 ffd9 	bl	8007794 <__hexnan>
 80067e2:	2805      	cmp	r0, #5
 80067e4:	d126      	bne.n	8006834 <_strtod_l+0x384>
 80067e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067e8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80067ec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80067f0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80067f4:	e6a0      	b.n	8006538 <_strtod_l+0x88>
 80067f6:	210a      	movs	r1, #10
 80067f8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80067fc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006800:	e7b9      	b.n	8006776 <_strtod_l+0x2c6>
 8006802:	2a6e      	cmp	r2, #110	; 0x6e
 8006804:	e7db      	b.n	80067be <_strtod_l+0x30e>
 8006806:	4990      	ldr	r1, [pc, #576]	; (8006a48 <_strtod_l+0x598>)
 8006808:	a817      	add	r0, sp, #92	; 0x5c
 800680a:	f000 ffaf 	bl	800776c <__match>
 800680e:	2800      	cmp	r0, #0
 8006810:	f43f aeb0 	beq.w	8006574 <_strtod_l+0xc4>
 8006814:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006816:	498d      	ldr	r1, [pc, #564]	; (8006a4c <_strtod_l+0x59c>)
 8006818:	3b01      	subs	r3, #1
 800681a:	a817      	add	r0, sp, #92	; 0x5c
 800681c:	9317      	str	r3, [sp, #92]	; 0x5c
 800681e:	f000 ffa5 	bl	800776c <__match>
 8006822:	b910      	cbnz	r0, 800682a <_strtod_l+0x37a>
 8006824:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006826:	3301      	adds	r3, #1
 8006828:	9317      	str	r3, [sp, #92]	; 0x5c
 800682a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006a5c <_strtod_l+0x5ac>
 800682e:	f04f 0a00 	mov.w	sl, #0
 8006832:	e681      	b.n	8006538 <_strtod_l+0x88>
 8006834:	4886      	ldr	r0, [pc, #536]	; (8006a50 <_strtod_l+0x5a0>)
 8006836:	f002 fa73 	bl	8008d20 <nan>
 800683a:	ec5b ab10 	vmov	sl, fp, d0
 800683e:	e67b      	b.n	8006538 <_strtod_l+0x88>
 8006840:	9b05      	ldr	r3, [sp, #20]
 8006842:	9807      	ldr	r0, [sp, #28]
 8006844:	1af3      	subs	r3, r6, r3
 8006846:	2f00      	cmp	r7, #0
 8006848:	bf08      	it	eq
 800684a:	462f      	moveq	r7, r5
 800684c:	2d10      	cmp	r5, #16
 800684e:	9306      	str	r3, [sp, #24]
 8006850:	46a8      	mov	r8, r5
 8006852:	bfa8      	it	ge
 8006854:	f04f 0810 	movge.w	r8, #16
 8006858:	f7f9 fe64 	bl	8000524 <__aeabi_ui2d>
 800685c:	2d09      	cmp	r5, #9
 800685e:	4682      	mov	sl, r0
 8006860:	468b      	mov	fp, r1
 8006862:	dd13      	ble.n	800688c <_strtod_l+0x3dc>
 8006864:	4b7b      	ldr	r3, [pc, #492]	; (8006a54 <_strtod_l+0x5a4>)
 8006866:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800686a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800686e:	f7f9 fed3 	bl	8000618 <__aeabi_dmul>
 8006872:	4682      	mov	sl, r0
 8006874:	4648      	mov	r0, r9
 8006876:	468b      	mov	fp, r1
 8006878:	f7f9 fe54 	bl	8000524 <__aeabi_ui2d>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4650      	mov	r0, sl
 8006882:	4659      	mov	r1, fp
 8006884:	f7f9 fd12 	bl	80002ac <__adddf3>
 8006888:	4682      	mov	sl, r0
 800688a:	468b      	mov	fp, r1
 800688c:	2d0f      	cmp	r5, #15
 800688e:	dc38      	bgt.n	8006902 <_strtod_l+0x452>
 8006890:	9b06      	ldr	r3, [sp, #24]
 8006892:	2b00      	cmp	r3, #0
 8006894:	f43f ae50 	beq.w	8006538 <_strtod_l+0x88>
 8006898:	dd24      	ble.n	80068e4 <_strtod_l+0x434>
 800689a:	2b16      	cmp	r3, #22
 800689c:	dc0b      	bgt.n	80068b6 <_strtod_l+0x406>
 800689e:	496d      	ldr	r1, [pc, #436]	; (8006a54 <_strtod_l+0x5a4>)
 80068a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068a8:	4652      	mov	r2, sl
 80068aa:	465b      	mov	r3, fp
 80068ac:	f7f9 feb4 	bl	8000618 <__aeabi_dmul>
 80068b0:	4682      	mov	sl, r0
 80068b2:	468b      	mov	fp, r1
 80068b4:	e640      	b.n	8006538 <_strtod_l+0x88>
 80068b6:	9a06      	ldr	r2, [sp, #24]
 80068b8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80068bc:	4293      	cmp	r3, r2
 80068be:	db20      	blt.n	8006902 <_strtod_l+0x452>
 80068c0:	4c64      	ldr	r4, [pc, #400]	; (8006a54 <_strtod_l+0x5a4>)
 80068c2:	f1c5 050f 	rsb	r5, r5, #15
 80068c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80068ca:	4652      	mov	r2, sl
 80068cc:	465b      	mov	r3, fp
 80068ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068d2:	f7f9 fea1 	bl	8000618 <__aeabi_dmul>
 80068d6:	9b06      	ldr	r3, [sp, #24]
 80068d8:	1b5d      	subs	r5, r3, r5
 80068da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80068de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80068e2:	e7e3      	b.n	80068ac <_strtod_l+0x3fc>
 80068e4:	9b06      	ldr	r3, [sp, #24]
 80068e6:	3316      	adds	r3, #22
 80068e8:	db0b      	blt.n	8006902 <_strtod_l+0x452>
 80068ea:	9b05      	ldr	r3, [sp, #20]
 80068ec:	1b9e      	subs	r6, r3, r6
 80068ee:	4b59      	ldr	r3, [pc, #356]	; (8006a54 <_strtod_l+0x5a4>)
 80068f0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80068f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80068f8:	4650      	mov	r0, sl
 80068fa:	4659      	mov	r1, fp
 80068fc:	f7f9 ffb6 	bl	800086c <__aeabi_ddiv>
 8006900:	e7d6      	b.n	80068b0 <_strtod_l+0x400>
 8006902:	9b06      	ldr	r3, [sp, #24]
 8006904:	eba5 0808 	sub.w	r8, r5, r8
 8006908:	4498      	add	r8, r3
 800690a:	f1b8 0f00 	cmp.w	r8, #0
 800690e:	dd74      	ble.n	80069fa <_strtod_l+0x54a>
 8006910:	f018 030f 	ands.w	r3, r8, #15
 8006914:	d00a      	beq.n	800692c <_strtod_l+0x47c>
 8006916:	494f      	ldr	r1, [pc, #316]	; (8006a54 <_strtod_l+0x5a4>)
 8006918:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800691c:	4652      	mov	r2, sl
 800691e:	465b      	mov	r3, fp
 8006920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006924:	f7f9 fe78 	bl	8000618 <__aeabi_dmul>
 8006928:	4682      	mov	sl, r0
 800692a:	468b      	mov	fp, r1
 800692c:	f038 080f 	bics.w	r8, r8, #15
 8006930:	d04f      	beq.n	80069d2 <_strtod_l+0x522>
 8006932:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006936:	dd22      	ble.n	800697e <_strtod_l+0x4ce>
 8006938:	2500      	movs	r5, #0
 800693a:	462e      	mov	r6, r5
 800693c:	9507      	str	r5, [sp, #28]
 800693e:	9505      	str	r5, [sp, #20]
 8006940:	2322      	movs	r3, #34	; 0x22
 8006942:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006a5c <_strtod_l+0x5ac>
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	f04f 0a00 	mov.w	sl, #0
 800694c:	9b07      	ldr	r3, [sp, #28]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f43f adf2 	beq.w	8006538 <_strtod_l+0x88>
 8006954:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006956:	4620      	mov	r0, r4
 8006958:	f001 f820 	bl	800799c <_Bfree>
 800695c:	9905      	ldr	r1, [sp, #20]
 800695e:	4620      	mov	r0, r4
 8006960:	f001 f81c 	bl	800799c <_Bfree>
 8006964:	4631      	mov	r1, r6
 8006966:	4620      	mov	r0, r4
 8006968:	f001 f818 	bl	800799c <_Bfree>
 800696c:	9907      	ldr	r1, [sp, #28]
 800696e:	4620      	mov	r0, r4
 8006970:	f001 f814 	bl	800799c <_Bfree>
 8006974:	4629      	mov	r1, r5
 8006976:	4620      	mov	r0, r4
 8006978:	f001 f810 	bl	800799c <_Bfree>
 800697c:	e5dc      	b.n	8006538 <_strtod_l+0x88>
 800697e:	4b36      	ldr	r3, [pc, #216]	; (8006a58 <_strtod_l+0x5a8>)
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	2300      	movs	r3, #0
 8006984:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006988:	4650      	mov	r0, sl
 800698a:	4659      	mov	r1, fp
 800698c:	4699      	mov	r9, r3
 800698e:	f1b8 0f01 	cmp.w	r8, #1
 8006992:	dc21      	bgt.n	80069d8 <_strtod_l+0x528>
 8006994:	b10b      	cbz	r3, 800699a <_strtod_l+0x4ea>
 8006996:	4682      	mov	sl, r0
 8006998:	468b      	mov	fp, r1
 800699a:	4b2f      	ldr	r3, [pc, #188]	; (8006a58 <_strtod_l+0x5a8>)
 800699c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80069a0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80069a4:	4652      	mov	r2, sl
 80069a6:	465b      	mov	r3, fp
 80069a8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80069ac:	f7f9 fe34 	bl	8000618 <__aeabi_dmul>
 80069b0:	4b2a      	ldr	r3, [pc, #168]	; (8006a5c <_strtod_l+0x5ac>)
 80069b2:	460a      	mov	r2, r1
 80069b4:	400b      	ands	r3, r1
 80069b6:	492a      	ldr	r1, [pc, #168]	; (8006a60 <_strtod_l+0x5b0>)
 80069b8:	428b      	cmp	r3, r1
 80069ba:	4682      	mov	sl, r0
 80069bc:	d8bc      	bhi.n	8006938 <_strtod_l+0x488>
 80069be:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80069c2:	428b      	cmp	r3, r1
 80069c4:	bf86      	itte	hi
 80069c6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006a64 <_strtod_l+0x5b4>
 80069ca:	f04f 3aff 	movhi.w	sl, #4294967295
 80069ce:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80069d2:	2300      	movs	r3, #0
 80069d4:	9304      	str	r3, [sp, #16]
 80069d6:	e084      	b.n	8006ae2 <_strtod_l+0x632>
 80069d8:	f018 0f01 	tst.w	r8, #1
 80069dc:	d005      	beq.n	80069ea <_strtod_l+0x53a>
 80069de:	9b04      	ldr	r3, [sp, #16]
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	f7f9 fe18 	bl	8000618 <__aeabi_dmul>
 80069e8:	2301      	movs	r3, #1
 80069ea:	9a04      	ldr	r2, [sp, #16]
 80069ec:	3208      	adds	r2, #8
 80069ee:	f109 0901 	add.w	r9, r9, #1
 80069f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80069f6:	9204      	str	r2, [sp, #16]
 80069f8:	e7c9      	b.n	800698e <_strtod_l+0x4de>
 80069fa:	d0ea      	beq.n	80069d2 <_strtod_l+0x522>
 80069fc:	f1c8 0800 	rsb	r8, r8, #0
 8006a00:	f018 020f 	ands.w	r2, r8, #15
 8006a04:	d00a      	beq.n	8006a1c <_strtod_l+0x56c>
 8006a06:	4b13      	ldr	r3, [pc, #76]	; (8006a54 <_strtod_l+0x5a4>)
 8006a08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a0c:	4650      	mov	r0, sl
 8006a0e:	4659      	mov	r1, fp
 8006a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a14:	f7f9 ff2a 	bl	800086c <__aeabi_ddiv>
 8006a18:	4682      	mov	sl, r0
 8006a1a:	468b      	mov	fp, r1
 8006a1c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006a20:	d0d7      	beq.n	80069d2 <_strtod_l+0x522>
 8006a22:	f1b8 0f1f 	cmp.w	r8, #31
 8006a26:	dd1f      	ble.n	8006a68 <_strtod_l+0x5b8>
 8006a28:	2500      	movs	r5, #0
 8006a2a:	462e      	mov	r6, r5
 8006a2c:	9507      	str	r5, [sp, #28]
 8006a2e:	9505      	str	r5, [sp, #20]
 8006a30:	2322      	movs	r3, #34	; 0x22
 8006a32:	f04f 0a00 	mov.w	sl, #0
 8006a36:	f04f 0b00 	mov.w	fp, #0
 8006a3a:	6023      	str	r3, [r4, #0]
 8006a3c:	e786      	b.n	800694c <_strtod_l+0x49c>
 8006a3e:	bf00      	nop
 8006a40:	08009689 	.word	0x08009689
 8006a44:	080096a0 	.word	0x080096a0
 8006a48:	08009680 	.word	0x08009680
 8006a4c:	08009683 	.word	0x08009683
 8006a50:	0800978f 	.word	0x0800978f
 8006a54:	080098a0 	.word	0x080098a0
 8006a58:	08009878 	.word	0x08009878
 8006a5c:	7ff00000 	.word	0x7ff00000
 8006a60:	7ca00000 	.word	0x7ca00000
 8006a64:	7fefffff 	.word	0x7fefffff
 8006a68:	f018 0310 	ands.w	r3, r8, #16
 8006a6c:	bf18      	it	ne
 8006a6e:	236a      	movne	r3, #106	; 0x6a
 8006a70:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006e20 <_strtod_l+0x970>
 8006a74:	9304      	str	r3, [sp, #16]
 8006a76:	4650      	mov	r0, sl
 8006a78:	4659      	mov	r1, fp
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	f018 0f01 	tst.w	r8, #1
 8006a80:	d004      	beq.n	8006a8c <_strtod_l+0x5dc>
 8006a82:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006a86:	f7f9 fdc7 	bl	8000618 <__aeabi_dmul>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006a90:	f109 0908 	add.w	r9, r9, #8
 8006a94:	d1f2      	bne.n	8006a7c <_strtod_l+0x5cc>
 8006a96:	b10b      	cbz	r3, 8006a9c <_strtod_l+0x5ec>
 8006a98:	4682      	mov	sl, r0
 8006a9a:	468b      	mov	fp, r1
 8006a9c:	9b04      	ldr	r3, [sp, #16]
 8006a9e:	b1c3      	cbz	r3, 8006ad2 <_strtod_l+0x622>
 8006aa0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006aa4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	4659      	mov	r1, fp
 8006aac:	dd11      	ble.n	8006ad2 <_strtod_l+0x622>
 8006aae:	2b1f      	cmp	r3, #31
 8006ab0:	f340 8124 	ble.w	8006cfc <_strtod_l+0x84c>
 8006ab4:	2b34      	cmp	r3, #52	; 0x34
 8006ab6:	bfde      	ittt	le
 8006ab8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006abc:	f04f 33ff 	movle.w	r3, #4294967295
 8006ac0:	fa03 f202 	lslle.w	r2, r3, r2
 8006ac4:	f04f 0a00 	mov.w	sl, #0
 8006ac8:	bfcc      	ite	gt
 8006aca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006ace:	ea02 0b01 	andle.w	fp, r2, r1
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	4650      	mov	r0, sl
 8006ad8:	4659      	mov	r1, fp
 8006ada:	f7fa f805 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	d1a2      	bne.n	8006a28 <_strtod_l+0x578>
 8006ae2:	9b07      	ldr	r3, [sp, #28]
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	9908      	ldr	r1, [sp, #32]
 8006ae8:	462b      	mov	r3, r5
 8006aea:	463a      	mov	r2, r7
 8006aec:	4620      	mov	r0, r4
 8006aee:	f000 ffbd 	bl	8007a6c <__s2b>
 8006af2:	9007      	str	r0, [sp, #28]
 8006af4:	2800      	cmp	r0, #0
 8006af6:	f43f af1f 	beq.w	8006938 <_strtod_l+0x488>
 8006afa:	9b05      	ldr	r3, [sp, #20]
 8006afc:	1b9e      	subs	r6, r3, r6
 8006afe:	9b06      	ldr	r3, [sp, #24]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bfb4      	ite	lt
 8006b04:	4633      	movlt	r3, r6
 8006b06:	2300      	movge	r3, #0
 8006b08:	930c      	str	r3, [sp, #48]	; 0x30
 8006b0a:	9b06      	ldr	r3, [sp, #24]
 8006b0c:	2500      	movs	r5, #0
 8006b0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006b12:	9312      	str	r3, [sp, #72]	; 0x48
 8006b14:	462e      	mov	r6, r5
 8006b16:	9b07      	ldr	r3, [sp, #28]
 8006b18:	4620      	mov	r0, r4
 8006b1a:	6859      	ldr	r1, [r3, #4]
 8006b1c:	f000 fefe 	bl	800791c <_Balloc>
 8006b20:	9005      	str	r0, [sp, #20]
 8006b22:	2800      	cmp	r0, #0
 8006b24:	f43f af0c 	beq.w	8006940 <_strtod_l+0x490>
 8006b28:	9b07      	ldr	r3, [sp, #28]
 8006b2a:	691a      	ldr	r2, [r3, #16]
 8006b2c:	3202      	adds	r2, #2
 8006b2e:	f103 010c 	add.w	r1, r3, #12
 8006b32:	0092      	lsls	r2, r2, #2
 8006b34:	300c      	adds	r0, #12
 8006b36:	f000 fee3 	bl	8007900 <memcpy>
 8006b3a:	ec4b ab10 	vmov	d0, sl, fp
 8006b3e:	aa1a      	add	r2, sp, #104	; 0x68
 8006b40:	a919      	add	r1, sp, #100	; 0x64
 8006b42:	4620      	mov	r0, r4
 8006b44:	f001 fad8 	bl	80080f8 <__d2b>
 8006b48:	ec4b ab18 	vmov	d8, sl, fp
 8006b4c:	9018      	str	r0, [sp, #96]	; 0x60
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	f43f aef6 	beq.w	8006940 <_strtod_l+0x490>
 8006b54:	2101      	movs	r1, #1
 8006b56:	4620      	mov	r0, r4
 8006b58:	f001 f822 	bl	8007ba0 <__i2b>
 8006b5c:	4606      	mov	r6, r0
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f43f aeee 	beq.w	8006940 <_strtod_l+0x490>
 8006b64:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b66:	9904      	ldr	r1, [sp, #16]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bfab      	itete	ge
 8006b6c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006b6e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006b70:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006b72:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006b76:	bfac      	ite	ge
 8006b78:	eb03 0902 	addge.w	r9, r3, r2
 8006b7c:	1ad7      	sublt	r7, r2, r3
 8006b7e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006b80:	eba3 0801 	sub.w	r8, r3, r1
 8006b84:	4490      	add	r8, r2
 8006b86:	4ba1      	ldr	r3, [pc, #644]	; (8006e0c <_strtod_l+0x95c>)
 8006b88:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b8c:	4598      	cmp	r8, r3
 8006b8e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006b92:	f280 80c7 	bge.w	8006d24 <_strtod_l+0x874>
 8006b96:	eba3 0308 	sub.w	r3, r3, r8
 8006b9a:	2b1f      	cmp	r3, #31
 8006b9c:	eba2 0203 	sub.w	r2, r2, r3
 8006ba0:	f04f 0101 	mov.w	r1, #1
 8006ba4:	f300 80b1 	bgt.w	8006d0a <_strtod_l+0x85a>
 8006ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bac:	930d      	str	r3, [sp, #52]	; 0x34
 8006bae:	2300      	movs	r3, #0
 8006bb0:	9308      	str	r3, [sp, #32]
 8006bb2:	eb09 0802 	add.w	r8, r9, r2
 8006bb6:	9b04      	ldr	r3, [sp, #16]
 8006bb8:	45c1      	cmp	r9, r8
 8006bba:	4417      	add	r7, r2
 8006bbc:	441f      	add	r7, r3
 8006bbe:	464b      	mov	r3, r9
 8006bc0:	bfa8      	it	ge
 8006bc2:	4643      	movge	r3, r8
 8006bc4:	42bb      	cmp	r3, r7
 8006bc6:	bfa8      	it	ge
 8006bc8:	463b      	movge	r3, r7
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	bfc2      	ittt	gt
 8006bce:	eba8 0803 	subgt.w	r8, r8, r3
 8006bd2:	1aff      	subgt	r7, r7, r3
 8006bd4:	eba9 0903 	subgt.w	r9, r9, r3
 8006bd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	dd17      	ble.n	8006c0e <_strtod_l+0x75e>
 8006bde:	4631      	mov	r1, r6
 8006be0:	461a      	mov	r2, r3
 8006be2:	4620      	mov	r0, r4
 8006be4:	f001 f89c 	bl	8007d20 <__pow5mult>
 8006be8:	4606      	mov	r6, r0
 8006bea:	2800      	cmp	r0, #0
 8006bec:	f43f aea8 	beq.w	8006940 <_strtod_l+0x490>
 8006bf0:	4601      	mov	r1, r0
 8006bf2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	f000 ffe9 	bl	8007bcc <__multiply>
 8006bfa:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	f43f ae9f 	beq.w	8006940 <_strtod_l+0x490>
 8006c02:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006c04:	4620      	mov	r0, r4
 8006c06:	f000 fec9 	bl	800799c <_Bfree>
 8006c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c0c:	9318      	str	r3, [sp, #96]	; 0x60
 8006c0e:	f1b8 0f00 	cmp.w	r8, #0
 8006c12:	f300 808c 	bgt.w	8006d2e <_strtod_l+0x87e>
 8006c16:	9b06      	ldr	r3, [sp, #24]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dd08      	ble.n	8006c2e <_strtod_l+0x77e>
 8006c1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c1e:	9905      	ldr	r1, [sp, #20]
 8006c20:	4620      	mov	r0, r4
 8006c22:	f001 f87d 	bl	8007d20 <__pow5mult>
 8006c26:	9005      	str	r0, [sp, #20]
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	f43f ae89 	beq.w	8006940 <_strtod_l+0x490>
 8006c2e:	2f00      	cmp	r7, #0
 8006c30:	dd08      	ble.n	8006c44 <_strtod_l+0x794>
 8006c32:	9905      	ldr	r1, [sp, #20]
 8006c34:	463a      	mov	r2, r7
 8006c36:	4620      	mov	r0, r4
 8006c38:	f001 f8cc 	bl	8007dd4 <__lshift>
 8006c3c:	9005      	str	r0, [sp, #20]
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	f43f ae7e 	beq.w	8006940 <_strtod_l+0x490>
 8006c44:	f1b9 0f00 	cmp.w	r9, #0
 8006c48:	dd08      	ble.n	8006c5c <_strtod_l+0x7ac>
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	464a      	mov	r2, r9
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f001 f8c0 	bl	8007dd4 <__lshift>
 8006c54:	4606      	mov	r6, r0
 8006c56:	2800      	cmp	r0, #0
 8006c58:	f43f ae72 	beq.w	8006940 <_strtod_l+0x490>
 8006c5c:	9a05      	ldr	r2, [sp, #20]
 8006c5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006c60:	4620      	mov	r0, r4
 8006c62:	f001 f943 	bl	8007eec <__mdiff>
 8006c66:	4605      	mov	r5, r0
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f43f ae69 	beq.w	8006940 <_strtod_l+0x490>
 8006c6e:	68c3      	ldr	r3, [r0, #12]
 8006c70:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c72:	2300      	movs	r3, #0
 8006c74:	60c3      	str	r3, [r0, #12]
 8006c76:	4631      	mov	r1, r6
 8006c78:	f001 f91c 	bl	8007eb4 <__mcmp>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	da60      	bge.n	8006d42 <_strtod_l+0x892>
 8006c80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c82:	ea53 030a 	orrs.w	r3, r3, sl
 8006c86:	f040 8082 	bne.w	8006d8e <_strtod_l+0x8de>
 8006c8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d17d      	bne.n	8006d8e <_strtod_l+0x8de>
 8006c92:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c96:	0d1b      	lsrs	r3, r3, #20
 8006c98:	051b      	lsls	r3, r3, #20
 8006c9a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006c9e:	d976      	bls.n	8006d8e <_strtod_l+0x8de>
 8006ca0:	696b      	ldr	r3, [r5, #20]
 8006ca2:	b913      	cbnz	r3, 8006caa <_strtod_l+0x7fa>
 8006ca4:	692b      	ldr	r3, [r5, #16]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	dd71      	ble.n	8006d8e <_strtod_l+0x8de>
 8006caa:	4629      	mov	r1, r5
 8006cac:	2201      	movs	r2, #1
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f001 f890 	bl	8007dd4 <__lshift>
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4605      	mov	r5, r0
 8006cb8:	f001 f8fc 	bl	8007eb4 <__mcmp>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	dd66      	ble.n	8006d8e <_strtod_l+0x8de>
 8006cc0:	9904      	ldr	r1, [sp, #16]
 8006cc2:	4a53      	ldr	r2, [pc, #332]	; (8006e10 <_strtod_l+0x960>)
 8006cc4:	465b      	mov	r3, fp
 8006cc6:	2900      	cmp	r1, #0
 8006cc8:	f000 8081 	beq.w	8006dce <_strtod_l+0x91e>
 8006ccc:	ea02 010b 	and.w	r1, r2, fp
 8006cd0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006cd4:	dc7b      	bgt.n	8006dce <_strtod_l+0x91e>
 8006cd6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006cda:	f77f aea9 	ble.w	8006a30 <_strtod_l+0x580>
 8006cde:	4b4d      	ldr	r3, [pc, #308]	; (8006e14 <_strtod_l+0x964>)
 8006ce0:	4650      	mov	r0, sl
 8006ce2:	4659      	mov	r1, fp
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f7f9 fc97 	bl	8000618 <__aeabi_dmul>
 8006cea:	460b      	mov	r3, r1
 8006cec:	4303      	orrs	r3, r0
 8006cee:	bf08      	it	eq
 8006cf0:	2322      	moveq	r3, #34	; 0x22
 8006cf2:	4682      	mov	sl, r0
 8006cf4:	468b      	mov	fp, r1
 8006cf6:	bf08      	it	eq
 8006cf8:	6023      	streq	r3, [r4, #0]
 8006cfa:	e62b      	b.n	8006954 <_strtod_l+0x4a4>
 8006cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
 8006d04:	ea03 0a0a 	and.w	sl, r3, sl
 8006d08:	e6e3      	b.n	8006ad2 <_strtod_l+0x622>
 8006d0a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006d0e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006d12:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006d16:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006d1a:	fa01 f308 	lsl.w	r3, r1, r8
 8006d1e:	9308      	str	r3, [sp, #32]
 8006d20:	910d      	str	r1, [sp, #52]	; 0x34
 8006d22:	e746      	b.n	8006bb2 <_strtod_l+0x702>
 8006d24:	2300      	movs	r3, #0
 8006d26:	9308      	str	r3, [sp, #32]
 8006d28:	2301      	movs	r3, #1
 8006d2a:	930d      	str	r3, [sp, #52]	; 0x34
 8006d2c:	e741      	b.n	8006bb2 <_strtod_l+0x702>
 8006d2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006d30:	4642      	mov	r2, r8
 8006d32:	4620      	mov	r0, r4
 8006d34:	f001 f84e 	bl	8007dd4 <__lshift>
 8006d38:	9018      	str	r0, [sp, #96]	; 0x60
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	f47f af6b 	bne.w	8006c16 <_strtod_l+0x766>
 8006d40:	e5fe      	b.n	8006940 <_strtod_l+0x490>
 8006d42:	465f      	mov	r7, fp
 8006d44:	d16e      	bne.n	8006e24 <_strtod_l+0x974>
 8006d46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d4c:	b342      	cbz	r2, 8006da0 <_strtod_l+0x8f0>
 8006d4e:	4a32      	ldr	r2, [pc, #200]	; (8006e18 <_strtod_l+0x968>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d128      	bne.n	8006da6 <_strtod_l+0x8f6>
 8006d54:	9b04      	ldr	r3, [sp, #16]
 8006d56:	4651      	mov	r1, sl
 8006d58:	b1eb      	cbz	r3, 8006d96 <_strtod_l+0x8e6>
 8006d5a:	4b2d      	ldr	r3, [pc, #180]	; (8006e10 <_strtod_l+0x960>)
 8006d5c:	403b      	ands	r3, r7
 8006d5e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d62:	f04f 32ff 	mov.w	r2, #4294967295
 8006d66:	d819      	bhi.n	8006d9c <_strtod_l+0x8ec>
 8006d68:	0d1b      	lsrs	r3, r3, #20
 8006d6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d72:	4299      	cmp	r1, r3
 8006d74:	d117      	bne.n	8006da6 <_strtod_l+0x8f6>
 8006d76:	4b29      	ldr	r3, [pc, #164]	; (8006e1c <_strtod_l+0x96c>)
 8006d78:	429f      	cmp	r7, r3
 8006d7a:	d102      	bne.n	8006d82 <_strtod_l+0x8d2>
 8006d7c:	3101      	adds	r1, #1
 8006d7e:	f43f addf 	beq.w	8006940 <_strtod_l+0x490>
 8006d82:	4b23      	ldr	r3, [pc, #140]	; (8006e10 <_strtod_l+0x960>)
 8006d84:	403b      	ands	r3, r7
 8006d86:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006d8a:	f04f 0a00 	mov.w	sl, #0
 8006d8e:	9b04      	ldr	r3, [sp, #16]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1a4      	bne.n	8006cde <_strtod_l+0x82e>
 8006d94:	e5de      	b.n	8006954 <_strtod_l+0x4a4>
 8006d96:	f04f 33ff 	mov.w	r3, #4294967295
 8006d9a:	e7ea      	b.n	8006d72 <_strtod_l+0x8c2>
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	e7e8      	b.n	8006d72 <_strtod_l+0x8c2>
 8006da0:	ea53 030a 	orrs.w	r3, r3, sl
 8006da4:	d08c      	beq.n	8006cc0 <_strtod_l+0x810>
 8006da6:	9b08      	ldr	r3, [sp, #32]
 8006da8:	b1db      	cbz	r3, 8006de2 <_strtod_l+0x932>
 8006daa:	423b      	tst	r3, r7
 8006dac:	d0ef      	beq.n	8006d8e <_strtod_l+0x8de>
 8006dae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006db0:	9a04      	ldr	r2, [sp, #16]
 8006db2:	4650      	mov	r0, sl
 8006db4:	4659      	mov	r1, fp
 8006db6:	b1c3      	cbz	r3, 8006dea <_strtod_l+0x93a>
 8006db8:	f7ff fb5c 	bl	8006474 <sulp>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	ec51 0b18 	vmov	r0, r1, d8
 8006dc4:	f7f9 fa72 	bl	80002ac <__adddf3>
 8006dc8:	4682      	mov	sl, r0
 8006dca:	468b      	mov	fp, r1
 8006dcc:	e7df      	b.n	8006d8e <_strtod_l+0x8de>
 8006dce:	4013      	ands	r3, r2
 8006dd0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006dd4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006dd8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ddc:	f04f 3aff 	mov.w	sl, #4294967295
 8006de0:	e7d5      	b.n	8006d8e <_strtod_l+0x8de>
 8006de2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006de4:	ea13 0f0a 	tst.w	r3, sl
 8006de8:	e7e0      	b.n	8006dac <_strtod_l+0x8fc>
 8006dea:	f7ff fb43 	bl	8006474 <sulp>
 8006dee:	4602      	mov	r2, r0
 8006df0:	460b      	mov	r3, r1
 8006df2:	ec51 0b18 	vmov	r0, r1, d8
 8006df6:	f7f9 fa57 	bl	80002a8 <__aeabi_dsub>
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	4682      	mov	sl, r0
 8006e00:	468b      	mov	fp, r1
 8006e02:	f7f9 fe71 	bl	8000ae8 <__aeabi_dcmpeq>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	d0c1      	beq.n	8006d8e <_strtod_l+0x8de>
 8006e0a:	e611      	b.n	8006a30 <_strtod_l+0x580>
 8006e0c:	fffffc02 	.word	0xfffffc02
 8006e10:	7ff00000 	.word	0x7ff00000
 8006e14:	39500000 	.word	0x39500000
 8006e18:	000fffff 	.word	0x000fffff
 8006e1c:	7fefffff 	.word	0x7fefffff
 8006e20:	080096b8 	.word	0x080096b8
 8006e24:	4631      	mov	r1, r6
 8006e26:	4628      	mov	r0, r5
 8006e28:	f001 f9c2 	bl	80081b0 <__ratio>
 8006e2c:	ec59 8b10 	vmov	r8, r9, d0
 8006e30:	ee10 0a10 	vmov	r0, s0
 8006e34:	2200      	movs	r2, #0
 8006e36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e3a:	4649      	mov	r1, r9
 8006e3c:	f7f9 fe68 	bl	8000b10 <__aeabi_dcmple>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d07a      	beq.n	8006f3a <_strtod_l+0xa8a>
 8006e44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d04a      	beq.n	8006ee0 <_strtod_l+0xa30>
 8006e4a:	4b95      	ldr	r3, [pc, #596]	; (80070a0 <_strtod_l+0xbf0>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e52:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80070a0 <_strtod_l+0xbf0>
 8006e56:	f04f 0800 	mov.w	r8, #0
 8006e5a:	4b92      	ldr	r3, [pc, #584]	; (80070a4 <_strtod_l+0xbf4>)
 8006e5c:	403b      	ands	r3, r7
 8006e5e:	930d      	str	r3, [sp, #52]	; 0x34
 8006e60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e62:	4b91      	ldr	r3, [pc, #580]	; (80070a8 <_strtod_l+0xbf8>)
 8006e64:	429a      	cmp	r2, r3
 8006e66:	f040 80b0 	bne.w	8006fca <_strtod_l+0xb1a>
 8006e6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e6e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006e72:	ec4b ab10 	vmov	d0, sl, fp
 8006e76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006e7a:	f001 f8c1 	bl	8008000 <__ulp>
 8006e7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e82:	ec53 2b10 	vmov	r2, r3, d0
 8006e86:	f7f9 fbc7 	bl	8000618 <__aeabi_dmul>
 8006e8a:	4652      	mov	r2, sl
 8006e8c:	465b      	mov	r3, fp
 8006e8e:	f7f9 fa0d 	bl	80002ac <__adddf3>
 8006e92:	460b      	mov	r3, r1
 8006e94:	4983      	ldr	r1, [pc, #524]	; (80070a4 <_strtod_l+0xbf4>)
 8006e96:	4a85      	ldr	r2, [pc, #532]	; (80070ac <_strtod_l+0xbfc>)
 8006e98:	4019      	ands	r1, r3
 8006e9a:	4291      	cmp	r1, r2
 8006e9c:	4682      	mov	sl, r0
 8006e9e:	d960      	bls.n	8006f62 <_strtod_l+0xab2>
 8006ea0:	ee18 3a90 	vmov	r3, s17
 8006ea4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d104      	bne.n	8006eb6 <_strtod_l+0xa06>
 8006eac:	ee18 3a10 	vmov	r3, s16
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	f43f ad45 	beq.w	8006940 <_strtod_l+0x490>
 8006eb6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80070b8 <_strtod_l+0xc08>
 8006eba:	f04f 3aff 	mov.w	sl, #4294967295
 8006ebe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f000 fd6b 	bl	800799c <_Bfree>
 8006ec6:	9905      	ldr	r1, [sp, #20]
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f000 fd67 	bl	800799c <_Bfree>
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f000 fd63 	bl	800799c <_Bfree>
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f000 fd5f 	bl	800799c <_Bfree>
 8006ede:	e61a      	b.n	8006b16 <_strtod_l+0x666>
 8006ee0:	f1ba 0f00 	cmp.w	sl, #0
 8006ee4:	d11b      	bne.n	8006f1e <_strtod_l+0xa6e>
 8006ee6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006eea:	b9f3      	cbnz	r3, 8006f2a <_strtod_l+0xa7a>
 8006eec:	4b6c      	ldr	r3, [pc, #432]	; (80070a0 <_strtod_l+0xbf0>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	f7f9 fe02 	bl	8000afc <__aeabi_dcmplt>
 8006ef8:	b9d0      	cbnz	r0, 8006f30 <_strtod_l+0xa80>
 8006efa:	4640      	mov	r0, r8
 8006efc:	4649      	mov	r1, r9
 8006efe:	4b6c      	ldr	r3, [pc, #432]	; (80070b0 <_strtod_l+0xc00>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	f7f9 fb89 	bl	8000618 <__aeabi_dmul>
 8006f06:	4680      	mov	r8, r0
 8006f08:	4689      	mov	r9, r1
 8006f0a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f0e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006f12:	9315      	str	r3, [sp, #84]	; 0x54
 8006f14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006f18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f1c:	e79d      	b.n	8006e5a <_strtod_l+0x9aa>
 8006f1e:	f1ba 0f01 	cmp.w	sl, #1
 8006f22:	d102      	bne.n	8006f2a <_strtod_l+0xa7a>
 8006f24:	2f00      	cmp	r7, #0
 8006f26:	f43f ad83 	beq.w	8006a30 <_strtod_l+0x580>
 8006f2a:	4b62      	ldr	r3, [pc, #392]	; (80070b4 <_strtod_l+0xc04>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	e78e      	b.n	8006e4e <_strtod_l+0x99e>
 8006f30:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80070b0 <_strtod_l+0xc00>
 8006f34:	f04f 0800 	mov.w	r8, #0
 8006f38:	e7e7      	b.n	8006f0a <_strtod_l+0xa5a>
 8006f3a:	4b5d      	ldr	r3, [pc, #372]	; (80070b0 <_strtod_l+0xc00>)
 8006f3c:	4640      	mov	r0, r8
 8006f3e:	4649      	mov	r1, r9
 8006f40:	2200      	movs	r2, #0
 8006f42:	f7f9 fb69 	bl	8000618 <__aeabi_dmul>
 8006f46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f48:	4680      	mov	r8, r0
 8006f4a:	4689      	mov	r9, r1
 8006f4c:	b933      	cbnz	r3, 8006f5c <_strtod_l+0xaac>
 8006f4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f52:	900e      	str	r0, [sp, #56]	; 0x38
 8006f54:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006f5a:	e7dd      	b.n	8006f18 <_strtod_l+0xa68>
 8006f5c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006f60:	e7f9      	b.n	8006f56 <_strtod_l+0xaa6>
 8006f62:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006f66:	9b04      	ldr	r3, [sp, #16]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1a8      	bne.n	8006ebe <_strtod_l+0xa0e>
 8006f6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006f70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f72:	0d1b      	lsrs	r3, r3, #20
 8006f74:	051b      	lsls	r3, r3, #20
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d1a1      	bne.n	8006ebe <_strtod_l+0xa0e>
 8006f7a:	4640      	mov	r0, r8
 8006f7c:	4649      	mov	r1, r9
 8006f7e:	f7f9 fe6d 	bl	8000c5c <__aeabi_d2lz>
 8006f82:	f7f9 fb1b 	bl	80005bc <__aeabi_l2d>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	f7f9 f98b 	bl	80002a8 <__aeabi_dsub>
 8006f92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f98:	ea43 030a 	orr.w	r3, r3, sl
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	4680      	mov	r8, r0
 8006fa0:	4689      	mov	r9, r1
 8006fa2:	d055      	beq.n	8007050 <_strtod_l+0xba0>
 8006fa4:	a336      	add	r3, pc, #216	; (adr r3, 8007080 <_strtod_l+0xbd0>)
 8006fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006faa:	f7f9 fda7 	bl	8000afc <__aeabi_dcmplt>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f47f acd0 	bne.w	8006954 <_strtod_l+0x4a4>
 8006fb4:	a334      	add	r3, pc, #208	; (adr r3, 8007088 <_strtod_l+0xbd8>)
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	4640      	mov	r0, r8
 8006fbc:	4649      	mov	r1, r9
 8006fbe:	f7f9 fdbb 	bl	8000b38 <__aeabi_dcmpgt>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	f43f af7b 	beq.w	8006ebe <_strtod_l+0xa0e>
 8006fc8:	e4c4      	b.n	8006954 <_strtod_l+0x4a4>
 8006fca:	9b04      	ldr	r3, [sp, #16]
 8006fcc:	b333      	cbz	r3, 800701c <_strtod_l+0xb6c>
 8006fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006fd4:	d822      	bhi.n	800701c <_strtod_l+0xb6c>
 8006fd6:	a32e      	add	r3, pc, #184	; (adr r3, 8007090 <_strtod_l+0xbe0>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	4640      	mov	r0, r8
 8006fde:	4649      	mov	r1, r9
 8006fe0:	f7f9 fd96 	bl	8000b10 <__aeabi_dcmple>
 8006fe4:	b1a0      	cbz	r0, 8007010 <_strtod_l+0xb60>
 8006fe6:	4649      	mov	r1, r9
 8006fe8:	4640      	mov	r0, r8
 8006fea:	f7f9 fdaf 	bl	8000b4c <__aeabi_d2uiz>
 8006fee:	2801      	cmp	r0, #1
 8006ff0:	bf38      	it	cc
 8006ff2:	2001      	movcc	r0, #1
 8006ff4:	f7f9 fa96 	bl	8000524 <__aeabi_ui2d>
 8006ff8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	4689      	mov	r9, r1
 8006ffe:	bb23      	cbnz	r3, 800704a <_strtod_l+0xb9a>
 8007000:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007004:	9010      	str	r0, [sp, #64]	; 0x40
 8007006:	9311      	str	r3, [sp, #68]	; 0x44
 8007008:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800700c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007012:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007014:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	9309      	str	r3, [sp, #36]	; 0x24
 800701c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007020:	eeb0 0a48 	vmov.f32	s0, s16
 8007024:	eef0 0a68 	vmov.f32	s1, s17
 8007028:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800702c:	f000 ffe8 	bl	8008000 <__ulp>
 8007030:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007034:	ec53 2b10 	vmov	r2, r3, d0
 8007038:	f7f9 faee 	bl	8000618 <__aeabi_dmul>
 800703c:	ec53 2b18 	vmov	r2, r3, d8
 8007040:	f7f9 f934 	bl	80002ac <__adddf3>
 8007044:	4682      	mov	sl, r0
 8007046:	468b      	mov	fp, r1
 8007048:	e78d      	b.n	8006f66 <_strtod_l+0xab6>
 800704a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800704e:	e7db      	b.n	8007008 <_strtod_l+0xb58>
 8007050:	a311      	add	r3, pc, #68	; (adr r3, 8007098 <_strtod_l+0xbe8>)
 8007052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007056:	f7f9 fd51 	bl	8000afc <__aeabi_dcmplt>
 800705a:	e7b2      	b.n	8006fc2 <_strtod_l+0xb12>
 800705c:	2300      	movs	r3, #0
 800705e:	930a      	str	r3, [sp, #40]	; 0x28
 8007060:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007062:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	f7ff ba6b 	b.w	8006540 <_strtod_l+0x90>
 800706a:	2a65      	cmp	r2, #101	; 0x65
 800706c:	f43f ab5f 	beq.w	800672e <_strtod_l+0x27e>
 8007070:	2a45      	cmp	r2, #69	; 0x45
 8007072:	f43f ab5c 	beq.w	800672e <_strtod_l+0x27e>
 8007076:	2301      	movs	r3, #1
 8007078:	f7ff bb94 	b.w	80067a4 <_strtod_l+0x2f4>
 800707c:	f3af 8000 	nop.w
 8007080:	94a03595 	.word	0x94a03595
 8007084:	3fdfffff 	.word	0x3fdfffff
 8007088:	35afe535 	.word	0x35afe535
 800708c:	3fe00000 	.word	0x3fe00000
 8007090:	ffc00000 	.word	0xffc00000
 8007094:	41dfffff 	.word	0x41dfffff
 8007098:	94a03595 	.word	0x94a03595
 800709c:	3fcfffff 	.word	0x3fcfffff
 80070a0:	3ff00000 	.word	0x3ff00000
 80070a4:	7ff00000 	.word	0x7ff00000
 80070a8:	7fe00000 	.word	0x7fe00000
 80070ac:	7c9fffff 	.word	0x7c9fffff
 80070b0:	3fe00000 	.word	0x3fe00000
 80070b4:	bff00000 	.word	0xbff00000
 80070b8:	7fefffff 	.word	0x7fefffff

080070bc <strtod>:
 80070bc:	460a      	mov	r2, r1
 80070be:	4601      	mov	r1, r0
 80070c0:	4802      	ldr	r0, [pc, #8]	; (80070cc <strtod+0x10>)
 80070c2:	4b03      	ldr	r3, [pc, #12]	; (80070d0 <strtod+0x14>)
 80070c4:	6800      	ldr	r0, [r0, #0]
 80070c6:	f7ff b9f3 	b.w	80064b0 <_strtod_l>
 80070ca:	bf00      	nop
 80070cc:	20000020 	.word	0x20000020
 80070d0:	20000088 	.word	0x20000088

080070d4 <strtok>:
 80070d4:	4b16      	ldr	r3, [pc, #88]	; (8007130 <strtok+0x5c>)
 80070d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80070d8:	681e      	ldr	r6, [r3, #0]
 80070da:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80070dc:	4605      	mov	r5, r0
 80070de:	b9fc      	cbnz	r4, 8007120 <strtok+0x4c>
 80070e0:	2050      	movs	r0, #80	; 0x50
 80070e2:	9101      	str	r1, [sp, #4]
 80070e4:	f000 fbf2 	bl	80078cc <malloc>
 80070e8:	9901      	ldr	r1, [sp, #4]
 80070ea:	65b0      	str	r0, [r6, #88]	; 0x58
 80070ec:	4602      	mov	r2, r0
 80070ee:	b920      	cbnz	r0, 80070fa <strtok+0x26>
 80070f0:	4b10      	ldr	r3, [pc, #64]	; (8007134 <strtok+0x60>)
 80070f2:	4811      	ldr	r0, [pc, #68]	; (8007138 <strtok+0x64>)
 80070f4:	2157      	movs	r1, #87	; 0x57
 80070f6:	f000 f849 	bl	800718c <__assert_func>
 80070fa:	e9c0 4400 	strd	r4, r4, [r0]
 80070fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007102:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007106:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800710a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800710e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007112:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007116:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800711a:	6184      	str	r4, [r0, #24]
 800711c:	7704      	strb	r4, [r0, #28]
 800711e:	6244      	str	r4, [r0, #36]	; 0x24
 8007120:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8007122:	2301      	movs	r3, #1
 8007124:	4628      	mov	r0, r5
 8007126:	b002      	add	sp, #8
 8007128:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800712c:	f000 b806 	b.w	800713c <__strtok_r>
 8007130:	20000020 	.word	0x20000020
 8007134:	080096e0 	.word	0x080096e0
 8007138:	080096f7 	.word	0x080096f7

0800713c <__strtok_r>:
 800713c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800713e:	b908      	cbnz	r0, 8007144 <__strtok_r+0x8>
 8007140:	6810      	ldr	r0, [r2, #0]
 8007142:	b188      	cbz	r0, 8007168 <__strtok_r+0x2c>
 8007144:	4604      	mov	r4, r0
 8007146:	4620      	mov	r0, r4
 8007148:	f814 5b01 	ldrb.w	r5, [r4], #1
 800714c:	460f      	mov	r7, r1
 800714e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007152:	b91e      	cbnz	r6, 800715c <__strtok_r+0x20>
 8007154:	b965      	cbnz	r5, 8007170 <__strtok_r+0x34>
 8007156:	6015      	str	r5, [r2, #0]
 8007158:	4628      	mov	r0, r5
 800715a:	e005      	b.n	8007168 <__strtok_r+0x2c>
 800715c:	42b5      	cmp	r5, r6
 800715e:	d1f6      	bne.n	800714e <__strtok_r+0x12>
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1f0      	bne.n	8007146 <__strtok_r+0xa>
 8007164:	6014      	str	r4, [r2, #0]
 8007166:	7003      	strb	r3, [r0, #0]
 8007168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716a:	461c      	mov	r4, r3
 800716c:	e00c      	b.n	8007188 <__strtok_r+0x4c>
 800716e:	b915      	cbnz	r5, 8007176 <__strtok_r+0x3a>
 8007170:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007174:	460e      	mov	r6, r1
 8007176:	f816 5b01 	ldrb.w	r5, [r6], #1
 800717a:	42ab      	cmp	r3, r5
 800717c:	d1f7      	bne.n	800716e <__strtok_r+0x32>
 800717e:	2b00      	cmp	r3, #0
 8007180:	d0f3      	beq.n	800716a <__strtok_r+0x2e>
 8007182:	2300      	movs	r3, #0
 8007184:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007188:	6014      	str	r4, [r2, #0]
 800718a:	e7ed      	b.n	8007168 <__strtok_r+0x2c>

0800718c <__assert_func>:
 800718c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800718e:	4614      	mov	r4, r2
 8007190:	461a      	mov	r2, r3
 8007192:	4b09      	ldr	r3, [pc, #36]	; (80071b8 <__assert_func+0x2c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4605      	mov	r5, r0
 8007198:	68d8      	ldr	r0, [r3, #12]
 800719a:	b14c      	cbz	r4, 80071b0 <__assert_func+0x24>
 800719c:	4b07      	ldr	r3, [pc, #28]	; (80071bc <__assert_func+0x30>)
 800719e:	9100      	str	r1, [sp, #0]
 80071a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071a4:	4906      	ldr	r1, [pc, #24]	; (80071c0 <__assert_func+0x34>)
 80071a6:	462b      	mov	r3, r5
 80071a8:	f000 f80e 	bl	80071c8 <fiprintf>
 80071ac:	f001 feb2 	bl	8008f14 <abort>
 80071b0:	4b04      	ldr	r3, [pc, #16]	; (80071c4 <__assert_func+0x38>)
 80071b2:	461c      	mov	r4, r3
 80071b4:	e7f3      	b.n	800719e <__assert_func+0x12>
 80071b6:	bf00      	nop
 80071b8:	20000020 	.word	0x20000020
 80071bc:	08009754 	.word	0x08009754
 80071c0:	08009761 	.word	0x08009761
 80071c4:	0800978f 	.word	0x0800978f

080071c8 <fiprintf>:
 80071c8:	b40e      	push	{r1, r2, r3}
 80071ca:	b503      	push	{r0, r1, lr}
 80071cc:	4601      	mov	r1, r0
 80071ce:	ab03      	add	r3, sp, #12
 80071d0:	4805      	ldr	r0, [pc, #20]	; (80071e8 <fiprintf+0x20>)
 80071d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071d6:	6800      	ldr	r0, [r0, #0]
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	f001 fadd 	bl	8008798 <_vfiprintf_r>
 80071de:	b002      	add	sp, #8
 80071e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80071e4:	b003      	add	sp, #12
 80071e6:	4770      	bx	lr
 80071e8:	20000020 	.word	0x20000020

080071ec <rshift>:
 80071ec:	6903      	ldr	r3, [r0, #16]
 80071ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80071f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80071fa:	f100 0414 	add.w	r4, r0, #20
 80071fe:	dd45      	ble.n	800728c <rshift+0xa0>
 8007200:	f011 011f 	ands.w	r1, r1, #31
 8007204:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007208:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800720c:	d10c      	bne.n	8007228 <rshift+0x3c>
 800720e:	f100 0710 	add.w	r7, r0, #16
 8007212:	4629      	mov	r1, r5
 8007214:	42b1      	cmp	r1, r6
 8007216:	d334      	bcc.n	8007282 <rshift+0x96>
 8007218:	1a9b      	subs	r3, r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	1eea      	subs	r2, r5, #3
 800721e:	4296      	cmp	r6, r2
 8007220:	bf38      	it	cc
 8007222:	2300      	movcc	r3, #0
 8007224:	4423      	add	r3, r4
 8007226:	e015      	b.n	8007254 <rshift+0x68>
 8007228:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800722c:	f1c1 0820 	rsb	r8, r1, #32
 8007230:	40cf      	lsrs	r7, r1
 8007232:	f105 0e04 	add.w	lr, r5, #4
 8007236:	46a1      	mov	r9, r4
 8007238:	4576      	cmp	r6, lr
 800723a:	46f4      	mov	ip, lr
 800723c:	d815      	bhi.n	800726a <rshift+0x7e>
 800723e:	1a9a      	subs	r2, r3, r2
 8007240:	0092      	lsls	r2, r2, #2
 8007242:	3a04      	subs	r2, #4
 8007244:	3501      	adds	r5, #1
 8007246:	42ae      	cmp	r6, r5
 8007248:	bf38      	it	cc
 800724a:	2200      	movcc	r2, #0
 800724c:	18a3      	adds	r3, r4, r2
 800724e:	50a7      	str	r7, [r4, r2]
 8007250:	b107      	cbz	r7, 8007254 <rshift+0x68>
 8007252:	3304      	adds	r3, #4
 8007254:	1b1a      	subs	r2, r3, r4
 8007256:	42a3      	cmp	r3, r4
 8007258:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800725c:	bf08      	it	eq
 800725e:	2300      	moveq	r3, #0
 8007260:	6102      	str	r2, [r0, #16]
 8007262:	bf08      	it	eq
 8007264:	6143      	streq	r3, [r0, #20]
 8007266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800726a:	f8dc c000 	ldr.w	ip, [ip]
 800726e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007272:	ea4c 0707 	orr.w	r7, ip, r7
 8007276:	f849 7b04 	str.w	r7, [r9], #4
 800727a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800727e:	40cf      	lsrs	r7, r1
 8007280:	e7da      	b.n	8007238 <rshift+0x4c>
 8007282:	f851 cb04 	ldr.w	ip, [r1], #4
 8007286:	f847 cf04 	str.w	ip, [r7, #4]!
 800728a:	e7c3      	b.n	8007214 <rshift+0x28>
 800728c:	4623      	mov	r3, r4
 800728e:	e7e1      	b.n	8007254 <rshift+0x68>

08007290 <__hexdig_fun>:
 8007290:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007294:	2b09      	cmp	r3, #9
 8007296:	d802      	bhi.n	800729e <__hexdig_fun+0xe>
 8007298:	3820      	subs	r0, #32
 800729a:	b2c0      	uxtb	r0, r0
 800729c:	4770      	bx	lr
 800729e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80072a2:	2b05      	cmp	r3, #5
 80072a4:	d801      	bhi.n	80072aa <__hexdig_fun+0x1a>
 80072a6:	3847      	subs	r0, #71	; 0x47
 80072a8:	e7f7      	b.n	800729a <__hexdig_fun+0xa>
 80072aa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80072ae:	2b05      	cmp	r3, #5
 80072b0:	d801      	bhi.n	80072b6 <__hexdig_fun+0x26>
 80072b2:	3827      	subs	r0, #39	; 0x27
 80072b4:	e7f1      	b.n	800729a <__hexdig_fun+0xa>
 80072b6:	2000      	movs	r0, #0
 80072b8:	4770      	bx	lr
	...

080072bc <__gethex>:
 80072bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c0:	ed2d 8b02 	vpush	{d8}
 80072c4:	b089      	sub	sp, #36	; 0x24
 80072c6:	ee08 0a10 	vmov	s16, r0
 80072ca:	9304      	str	r3, [sp, #16]
 80072cc:	4bb4      	ldr	r3, [pc, #720]	; (80075a0 <__gethex+0x2e4>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	4618      	mov	r0, r3
 80072d4:	468b      	mov	fp, r1
 80072d6:	4690      	mov	r8, r2
 80072d8:	f7f8 ff84 	bl	80001e4 <strlen>
 80072dc:	9b01      	ldr	r3, [sp, #4]
 80072de:	f8db 2000 	ldr.w	r2, [fp]
 80072e2:	4403      	add	r3, r0
 80072e4:	4682      	mov	sl, r0
 80072e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80072ea:	9305      	str	r3, [sp, #20]
 80072ec:	1c93      	adds	r3, r2, #2
 80072ee:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80072f2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80072f6:	32fe      	adds	r2, #254	; 0xfe
 80072f8:	18d1      	adds	r1, r2, r3
 80072fa:	461f      	mov	r7, r3
 80072fc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007300:	9100      	str	r1, [sp, #0]
 8007302:	2830      	cmp	r0, #48	; 0x30
 8007304:	d0f8      	beq.n	80072f8 <__gethex+0x3c>
 8007306:	f7ff ffc3 	bl	8007290 <__hexdig_fun>
 800730a:	4604      	mov	r4, r0
 800730c:	2800      	cmp	r0, #0
 800730e:	d13a      	bne.n	8007386 <__gethex+0xca>
 8007310:	9901      	ldr	r1, [sp, #4]
 8007312:	4652      	mov	r2, sl
 8007314:	4638      	mov	r0, r7
 8007316:	f001 fd1b 	bl	8008d50 <strncmp>
 800731a:	4605      	mov	r5, r0
 800731c:	2800      	cmp	r0, #0
 800731e:	d168      	bne.n	80073f2 <__gethex+0x136>
 8007320:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007324:	eb07 060a 	add.w	r6, r7, sl
 8007328:	f7ff ffb2 	bl	8007290 <__hexdig_fun>
 800732c:	2800      	cmp	r0, #0
 800732e:	d062      	beq.n	80073f6 <__gethex+0x13a>
 8007330:	4633      	mov	r3, r6
 8007332:	7818      	ldrb	r0, [r3, #0]
 8007334:	2830      	cmp	r0, #48	; 0x30
 8007336:	461f      	mov	r7, r3
 8007338:	f103 0301 	add.w	r3, r3, #1
 800733c:	d0f9      	beq.n	8007332 <__gethex+0x76>
 800733e:	f7ff ffa7 	bl	8007290 <__hexdig_fun>
 8007342:	2301      	movs	r3, #1
 8007344:	fab0 f480 	clz	r4, r0
 8007348:	0964      	lsrs	r4, r4, #5
 800734a:	4635      	mov	r5, r6
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	463a      	mov	r2, r7
 8007350:	4616      	mov	r6, r2
 8007352:	3201      	adds	r2, #1
 8007354:	7830      	ldrb	r0, [r6, #0]
 8007356:	f7ff ff9b 	bl	8007290 <__hexdig_fun>
 800735a:	2800      	cmp	r0, #0
 800735c:	d1f8      	bne.n	8007350 <__gethex+0x94>
 800735e:	9901      	ldr	r1, [sp, #4]
 8007360:	4652      	mov	r2, sl
 8007362:	4630      	mov	r0, r6
 8007364:	f001 fcf4 	bl	8008d50 <strncmp>
 8007368:	b980      	cbnz	r0, 800738c <__gethex+0xd0>
 800736a:	b94d      	cbnz	r5, 8007380 <__gethex+0xc4>
 800736c:	eb06 050a 	add.w	r5, r6, sl
 8007370:	462a      	mov	r2, r5
 8007372:	4616      	mov	r6, r2
 8007374:	3201      	adds	r2, #1
 8007376:	7830      	ldrb	r0, [r6, #0]
 8007378:	f7ff ff8a 	bl	8007290 <__hexdig_fun>
 800737c:	2800      	cmp	r0, #0
 800737e:	d1f8      	bne.n	8007372 <__gethex+0xb6>
 8007380:	1bad      	subs	r5, r5, r6
 8007382:	00ad      	lsls	r5, r5, #2
 8007384:	e004      	b.n	8007390 <__gethex+0xd4>
 8007386:	2400      	movs	r4, #0
 8007388:	4625      	mov	r5, r4
 800738a:	e7e0      	b.n	800734e <__gethex+0x92>
 800738c:	2d00      	cmp	r5, #0
 800738e:	d1f7      	bne.n	8007380 <__gethex+0xc4>
 8007390:	7833      	ldrb	r3, [r6, #0]
 8007392:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007396:	2b50      	cmp	r3, #80	; 0x50
 8007398:	d13b      	bne.n	8007412 <__gethex+0x156>
 800739a:	7873      	ldrb	r3, [r6, #1]
 800739c:	2b2b      	cmp	r3, #43	; 0x2b
 800739e:	d02c      	beq.n	80073fa <__gethex+0x13e>
 80073a0:	2b2d      	cmp	r3, #45	; 0x2d
 80073a2:	d02e      	beq.n	8007402 <__gethex+0x146>
 80073a4:	1c71      	adds	r1, r6, #1
 80073a6:	f04f 0900 	mov.w	r9, #0
 80073aa:	7808      	ldrb	r0, [r1, #0]
 80073ac:	f7ff ff70 	bl	8007290 <__hexdig_fun>
 80073b0:	1e43      	subs	r3, r0, #1
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b18      	cmp	r3, #24
 80073b6:	d82c      	bhi.n	8007412 <__gethex+0x156>
 80073b8:	f1a0 0210 	sub.w	r2, r0, #16
 80073bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073c0:	f7ff ff66 	bl	8007290 <__hexdig_fun>
 80073c4:	1e43      	subs	r3, r0, #1
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	2b18      	cmp	r3, #24
 80073ca:	d91d      	bls.n	8007408 <__gethex+0x14c>
 80073cc:	f1b9 0f00 	cmp.w	r9, #0
 80073d0:	d000      	beq.n	80073d4 <__gethex+0x118>
 80073d2:	4252      	negs	r2, r2
 80073d4:	4415      	add	r5, r2
 80073d6:	f8cb 1000 	str.w	r1, [fp]
 80073da:	b1e4      	cbz	r4, 8007416 <__gethex+0x15a>
 80073dc:	9b00      	ldr	r3, [sp, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	bf14      	ite	ne
 80073e2:	2700      	movne	r7, #0
 80073e4:	2706      	moveq	r7, #6
 80073e6:	4638      	mov	r0, r7
 80073e8:	b009      	add	sp, #36	; 0x24
 80073ea:	ecbd 8b02 	vpop	{d8}
 80073ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f2:	463e      	mov	r6, r7
 80073f4:	4625      	mov	r5, r4
 80073f6:	2401      	movs	r4, #1
 80073f8:	e7ca      	b.n	8007390 <__gethex+0xd4>
 80073fa:	f04f 0900 	mov.w	r9, #0
 80073fe:	1cb1      	adds	r1, r6, #2
 8007400:	e7d3      	b.n	80073aa <__gethex+0xee>
 8007402:	f04f 0901 	mov.w	r9, #1
 8007406:	e7fa      	b.n	80073fe <__gethex+0x142>
 8007408:	230a      	movs	r3, #10
 800740a:	fb03 0202 	mla	r2, r3, r2, r0
 800740e:	3a10      	subs	r2, #16
 8007410:	e7d4      	b.n	80073bc <__gethex+0x100>
 8007412:	4631      	mov	r1, r6
 8007414:	e7df      	b.n	80073d6 <__gethex+0x11a>
 8007416:	1bf3      	subs	r3, r6, r7
 8007418:	3b01      	subs	r3, #1
 800741a:	4621      	mov	r1, r4
 800741c:	2b07      	cmp	r3, #7
 800741e:	dc0b      	bgt.n	8007438 <__gethex+0x17c>
 8007420:	ee18 0a10 	vmov	r0, s16
 8007424:	f000 fa7a 	bl	800791c <_Balloc>
 8007428:	4604      	mov	r4, r0
 800742a:	b940      	cbnz	r0, 800743e <__gethex+0x182>
 800742c:	4b5d      	ldr	r3, [pc, #372]	; (80075a4 <__gethex+0x2e8>)
 800742e:	4602      	mov	r2, r0
 8007430:	21de      	movs	r1, #222	; 0xde
 8007432:	485d      	ldr	r0, [pc, #372]	; (80075a8 <__gethex+0x2ec>)
 8007434:	f7ff feaa 	bl	800718c <__assert_func>
 8007438:	3101      	adds	r1, #1
 800743a:	105b      	asrs	r3, r3, #1
 800743c:	e7ee      	b.n	800741c <__gethex+0x160>
 800743e:	f100 0914 	add.w	r9, r0, #20
 8007442:	f04f 0b00 	mov.w	fp, #0
 8007446:	f1ca 0301 	rsb	r3, sl, #1
 800744a:	f8cd 9008 	str.w	r9, [sp, #8]
 800744e:	f8cd b000 	str.w	fp, [sp]
 8007452:	9306      	str	r3, [sp, #24]
 8007454:	42b7      	cmp	r7, r6
 8007456:	d340      	bcc.n	80074da <__gethex+0x21e>
 8007458:	9802      	ldr	r0, [sp, #8]
 800745a:	9b00      	ldr	r3, [sp, #0]
 800745c:	f840 3b04 	str.w	r3, [r0], #4
 8007460:	eba0 0009 	sub.w	r0, r0, r9
 8007464:	1080      	asrs	r0, r0, #2
 8007466:	0146      	lsls	r6, r0, #5
 8007468:	6120      	str	r0, [r4, #16]
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fb48 	bl	8007b00 <__hi0bits>
 8007470:	1a30      	subs	r0, r6, r0
 8007472:	f8d8 6000 	ldr.w	r6, [r8]
 8007476:	42b0      	cmp	r0, r6
 8007478:	dd63      	ble.n	8007542 <__gethex+0x286>
 800747a:	1b87      	subs	r7, r0, r6
 800747c:	4639      	mov	r1, r7
 800747e:	4620      	mov	r0, r4
 8007480:	f000 feec 	bl	800825c <__any_on>
 8007484:	4682      	mov	sl, r0
 8007486:	b1a8      	cbz	r0, 80074b4 <__gethex+0x1f8>
 8007488:	1e7b      	subs	r3, r7, #1
 800748a:	1159      	asrs	r1, r3, #5
 800748c:	f003 021f 	and.w	r2, r3, #31
 8007490:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007494:	f04f 0a01 	mov.w	sl, #1
 8007498:	fa0a f202 	lsl.w	r2, sl, r2
 800749c:	420a      	tst	r2, r1
 800749e:	d009      	beq.n	80074b4 <__gethex+0x1f8>
 80074a0:	4553      	cmp	r3, sl
 80074a2:	dd05      	ble.n	80074b0 <__gethex+0x1f4>
 80074a4:	1eb9      	subs	r1, r7, #2
 80074a6:	4620      	mov	r0, r4
 80074a8:	f000 fed8 	bl	800825c <__any_on>
 80074ac:	2800      	cmp	r0, #0
 80074ae:	d145      	bne.n	800753c <__gethex+0x280>
 80074b0:	f04f 0a02 	mov.w	sl, #2
 80074b4:	4639      	mov	r1, r7
 80074b6:	4620      	mov	r0, r4
 80074b8:	f7ff fe98 	bl	80071ec <rshift>
 80074bc:	443d      	add	r5, r7
 80074be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074c2:	42ab      	cmp	r3, r5
 80074c4:	da4c      	bge.n	8007560 <__gethex+0x2a4>
 80074c6:	ee18 0a10 	vmov	r0, s16
 80074ca:	4621      	mov	r1, r4
 80074cc:	f000 fa66 	bl	800799c <_Bfree>
 80074d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80074d2:	2300      	movs	r3, #0
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	27a3      	movs	r7, #163	; 0xa3
 80074d8:	e785      	b.n	80073e6 <__gethex+0x12a>
 80074da:	1e73      	subs	r3, r6, #1
 80074dc:	9a05      	ldr	r2, [sp, #20]
 80074de:	9303      	str	r3, [sp, #12]
 80074e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d019      	beq.n	800751c <__gethex+0x260>
 80074e8:	f1bb 0f20 	cmp.w	fp, #32
 80074ec:	d107      	bne.n	80074fe <__gethex+0x242>
 80074ee:	9b02      	ldr	r3, [sp, #8]
 80074f0:	9a00      	ldr	r2, [sp, #0]
 80074f2:	f843 2b04 	str.w	r2, [r3], #4
 80074f6:	9302      	str	r3, [sp, #8]
 80074f8:	2300      	movs	r3, #0
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	469b      	mov	fp, r3
 80074fe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007502:	f7ff fec5 	bl	8007290 <__hexdig_fun>
 8007506:	9b00      	ldr	r3, [sp, #0]
 8007508:	f000 000f 	and.w	r0, r0, #15
 800750c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007510:	4303      	orrs	r3, r0
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	f10b 0b04 	add.w	fp, fp, #4
 8007518:	9b03      	ldr	r3, [sp, #12]
 800751a:	e00d      	b.n	8007538 <__gethex+0x27c>
 800751c:	9b03      	ldr	r3, [sp, #12]
 800751e:	9a06      	ldr	r2, [sp, #24]
 8007520:	4413      	add	r3, r2
 8007522:	42bb      	cmp	r3, r7
 8007524:	d3e0      	bcc.n	80074e8 <__gethex+0x22c>
 8007526:	4618      	mov	r0, r3
 8007528:	9901      	ldr	r1, [sp, #4]
 800752a:	9307      	str	r3, [sp, #28]
 800752c:	4652      	mov	r2, sl
 800752e:	f001 fc0f 	bl	8008d50 <strncmp>
 8007532:	9b07      	ldr	r3, [sp, #28]
 8007534:	2800      	cmp	r0, #0
 8007536:	d1d7      	bne.n	80074e8 <__gethex+0x22c>
 8007538:	461e      	mov	r6, r3
 800753a:	e78b      	b.n	8007454 <__gethex+0x198>
 800753c:	f04f 0a03 	mov.w	sl, #3
 8007540:	e7b8      	b.n	80074b4 <__gethex+0x1f8>
 8007542:	da0a      	bge.n	800755a <__gethex+0x29e>
 8007544:	1a37      	subs	r7, r6, r0
 8007546:	4621      	mov	r1, r4
 8007548:	ee18 0a10 	vmov	r0, s16
 800754c:	463a      	mov	r2, r7
 800754e:	f000 fc41 	bl	8007dd4 <__lshift>
 8007552:	1bed      	subs	r5, r5, r7
 8007554:	4604      	mov	r4, r0
 8007556:	f100 0914 	add.w	r9, r0, #20
 800755a:	f04f 0a00 	mov.w	sl, #0
 800755e:	e7ae      	b.n	80074be <__gethex+0x202>
 8007560:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007564:	42a8      	cmp	r0, r5
 8007566:	dd72      	ble.n	800764e <__gethex+0x392>
 8007568:	1b45      	subs	r5, r0, r5
 800756a:	42ae      	cmp	r6, r5
 800756c:	dc36      	bgt.n	80075dc <__gethex+0x320>
 800756e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007572:	2b02      	cmp	r3, #2
 8007574:	d02a      	beq.n	80075cc <__gethex+0x310>
 8007576:	2b03      	cmp	r3, #3
 8007578:	d02c      	beq.n	80075d4 <__gethex+0x318>
 800757a:	2b01      	cmp	r3, #1
 800757c:	d11c      	bne.n	80075b8 <__gethex+0x2fc>
 800757e:	42ae      	cmp	r6, r5
 8007580:	d11a      	bne.n	80075b8 <__gethex+0x2fc>
 8007582:	2e01      	cmp	r6, #1
 8007584:	d112      	bne.n	80075ac <__gethex+0x2f0>
 8007586:	9a04      	ldr	r2, [sp, #16]
 8007588:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	2301      	movs	r3, #1
 8007590:	6123      	str	r3, [r4, #16]
 8007592:	f8c9 3000 	str.w	r3, [r9]
 8007596:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007598:	2762      	movs	r7, #98	; 0x62
 800759a:	601c      	str	r4, [r3, #0]
 800759c:	e723      	b.n	80073e6 <__gethex+0x12a>
 800759e:	bf00      	nop
 80075a0:	08009808 	.word	0x08009808
 80075a4:	08009790 	.word	0x08009790
 80075a8:	080097a1 	.word	0x080097a1
 80075ac:	1e71      	subs	r1, r6, #1
 80075ae:	4620      	mov	r0, r4
 80075b0:	f000 fe54 	bl	800825c <__any_on>
 80075b4:	2800      	cmp	r0, #0
 80075b6:	d1e6      	bne.n	8007586 <__gethex+0x2ca>
 80075b8:	ee18 0a10 	vmov	r0, s16
 80075bc:	4621      	mov	r1, r4
 80075be:	f000 f9ed 	bl	800799c <_Bfree>
 80075c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80075c4:	2300      	movs	r3, #0
 80075c6:	6013      	str	r3, [r2, #0]
 80075c8:	2750      	movs	r7, #80	; 0x50
 80075ca:	e70c      	b.n	80073e6 <__gethex+0x12a>
 80075cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1f2      	bne.n	80075b8 <__gethex+0x2fc>
 80075d2:	e7d8      	b.n	8007586 <__gethex+0x2ca>
 80075d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1d5      	bne.n	8007586 <__gethex+0x2ca>
 80075da:	e7ed      	b.n	80075b8 <__gethex+0x2fc>
 80075dc:	1e6f      	subs	r7, r5, #1
 80075de:	f1ba 0f00 	cmp.w	sl, #0
 80075e2:	d131      	bne.n	8007648 <__gethex+0x38c>
 80075e4:	b127      	cbz	r7, 80075f0 <__gethex+0x334>
 80075e6:	4639      	mov	r1, r7
 80075e8:	4620      	mov	r0, r4
 80075ea:	f000 fe37 	bl	800825c <__any_on>
 80075ee:	4682      	mov	sl, r0
 80075f0:	117b      	asrs	r3, r7, #5
 80075f2:	2101      	movs	r1, #1
 80075f4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80075f8:	f007 071f 	and.w	r7, r7, #31
 80075fc:	fa01 f707 	lsl.w	r7, r1, r7
 8007600:	421f      	tst	r7, r3
 8007602:	4629      	mov	r1, r5
 8007604:	4620      	mov	r0, r4
 8007606:	bf18      	it	ne
 8007608:	f04a 0a02 	orrne.w	sl, sl, #2
 800760c:	1b76      	subs	r6, r6, r5
 800760e:	f7ff fded 	bl	80071ec <rshift>
 8007612:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007616:	2702      	movs	r7, #2
 8007618:	f1ba 0f00 	cmp.w	sl, #0
 800761c:	d048      	beq.n	80076b0 <__gethex+0x3f4>
 800761e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007622:	2b02      	cmp	r3, #2
 8007624:	d015      	beq.n	8007652 <__gethex+0x396>
 8007626:	2b03      	cmp	r3, #3
 8007628:	d017      	beq.n	800765a <__gethex+0x39e>
 800762a:	2b01      	cmp	r3, #1
 800762c:	d109      	bne.n	8007642 <__gethex+0x386>
 800762e:	f01a 0f02 	tst.w	sl, #2
 8007632:	d006      	beq.n	8007642 <__gethex+0x386>
 8007634:	f8d9 0000 	ldr.w	r0, [r9]
 8007638:	ea4a 0a00 	orr.w	sl, sl, r0
 800763c:	f01a 0f01 	tst.w	sl, #1
 8007640:	d10e      	bne.n	8007660 <__gethex+0x3a4>
 8007642:	f047 0710 	orr.w	r7, r7, #16
 8007646:	e033      	b.n	80076b0 <__gethex+0x3f4>
 8007648:	f04f 0a01 	mov.w	sl, #1
 800764c:	e7d0      	b.n	80075f0 <__gethex+0x334>
 800764e:	2701      	movs	r7, #1
 8007650:	e7e2      	b.n	8007618 <__gethex+0x35c>
 8007652:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007654:	f1c3 0301 	rsb	r3, r3, #1
 8007658:	9315      	str	r3, [sp, #84]	; 0x54
 800765a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0f0      	beq.n	8007642 <__gethex+0x386>
 8007660:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007664:	f104 0314 	add.w	r3, r4, #20
 8007668:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800766c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007670:	f04f 0c00 	mov.w	ip, #0
 8007674:	4618      	mov	r0, r3
 8007676:	f853 2b04 	ldr.w	r2, [r3], #4
 800767a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800767e:	d01c      	beq.n	80076ba <__gethex+0x3fe>
 8007680:	3201      	adds	r2, #1
 8007682:	6002      	str	r2, [r0, #0]
 8007684:	2f02      	cmp	r7, #2
 8007686:	f104 0314 	add.w	r3, r4, #20
 800768a:	d13f      	bne.n	800770c <__gethex+0x450>
 800768c:	f8d8 2000 	ldr.w	r2, [r8]
 8007690:	3a01      	subs	r2, #1
 8007692:	42b2      	cmp	r2, r6
 8007694:	d10a      	bne.n	80076ac <__gethex+0x3f0>
 8007696:	1171      	asrs	r1, r6, #5
 8007698:	2201      	movs	r2, #1
 800769a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800769e:	f006 061f 	and.w	r6, r6, #31
 80076a2:	fa02 f606 	lsl.w	r6, r2, r6
 80076a6:	421e      	tst	r6, r3
 80076a8:	bf18      	it	ne
 80076aa:	4617      	movne	r7, r2
 80076ac:	f047 0720 	orr.w	r7, r7, #32
 80076b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076b2:	601c      	str	r4, [r3, #0]
 80076b4:	9b04      	ldr	r3, [sp, #16]
 80076b6:	601d      	str	r5, [r3, #0]
 80076b8:	e695      	b.n	80073e6 <__gethex+0x12a>
 80076ba:	4299      	cmp	r1, r3
 80076bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80076c0:	d8d8      	bhi.n	8007674 <__gethex+0x3b8>
 80076c2:	68a3      	ldr	r3, [r4, #8]
 80076c4:	459b      	cmp	fp, r3
 80076c6:	db19      	blt.n	80076fc <__gethex+0x440>
 80076c8:	6861      	ldr	r1, [r4, #4]
 80076ca:	ee18 0a10 	vmov	r0, s16
 80076ce:	3101      	adds	r1, #1
 80076d0:	f000 f924 	bl	800791c <_Balloc>
 80076d4:	4681      	mov	r9, r0
 80076d6:	b918      	cbnz	r0, 80076e0 <__gethex+0x424>
 80076d8:	4b1a      	ldr	r3, [pc, #104]	; (8007744 <__gethex+0x488>)
 80076da:	4602      	mov	r2, r0
 80076dc:	2184      	movs	r1, #132	; 0x84
 80076de:	e6a8      	b.n	8007432 <__gethex+0x176>
 80076e0:	6922      	ldr	r2, [r4, #16]
 80076e2:	3202      	adds	r2, #2
 80076e4:	f104 010c 	add.w	r1, r4, #12
 80076e8:	0092      	lsls	r2, r2, #2
 80076ea:	300c      	adds	r0, #12
 80076ec:	f000 f908 	bl	8007900 <memcpy>
 80076f0:	4621      	mov	r1, r4
 80076f2:	ee18 0a10 	vmov	r0, s16
 80076f6:	f000 f951 	bl	800799c <_Bfree>
 80076fa:	464c      	mov	r4, r9
 80076fc:	6923      	ldr	r3, [r4, #16]
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007704:	6122      	str	r2, [r4, #16]
 8007706:	2201      	movs	r2, #1
 8007708:	615a      	str	r2, [r3, #20]
 800770a:	e7bb      	b.n	8007684 <__gethex+0x3c8>
 800770c:	6922      	ldr	r2, [r4, #16]
 800770e:	455a      	cmp	r2, fp
 8007710:	dd0b      	ble.n	800772a <__gethex+0x46e>
 8007712:	2101      	movs	r1, #1
 8007714:	4620      	mov	r0, r4
 8007716:	f7ff fd69 	bl	80071ec <rshift>
 800771a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800771e:	3501      	adds	r5, #1
 8007720:	42ab      	cmp	r3, r5
 8007722:	f6ff aed0 	blt.w	80074c6 <__gethex+0x20a>
 8007726:	2701      	movs	r7, #1
 8007728:	e7c0      	b.n	80076ac <__gethex+0x3f0>
 800772a:	f016 061f 	ands.w	r6, r6, #31
 800772e:	d0fa      	beq.n	8007726 <__gethex+0x46a>
 8007730:	4453      	add	r3, sl
 8007732:	f1c6 0620 	rsb	r6, r6, #32
 8007736:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800773a:	f000 f9e1 	bl	8007b00 <__hi0bits>
 800773e:	42b0      	cmp	r0, r6
 8007740:	dbe7      	blt.n	8007712 <__gethex+0x456>
 8007742:	e7f0      	b.n	8007726 <__gethex+0x46a>
 8007744:	08009790 	.word	0x08009790

08007748 <L_shift>:
 8007748:	f1c2 0208 	rsb	r2, r2, #8
 800774c:	0092      	lsls	r2, r2, #2
 800774e:	b570      	push	{r4, r5, r6, lr}
 8007750:	f1c2 0620 	rsb	r6, r2, #32
 8007754:	6843      	ldr	r3, [r0, #4]
 8007756:	6804      	ldr	r4, [r0, #0]
 8007758:	fa03 f506 	lsl.w	r5, r3, r6
 800775c:	432c      	orrs	r4, r5
 800775e:	40d3      	lsrs	r3, r2
 8007760:	6004      	str	r4, [r0, #0]
 8007762:	f840 3f04 	str.w	r3, [r0, #4]!
 8007766:	4288      	cmp	r0, r1
 8007768:	d3f4      	bcc.n	8007754 <L_shift+0xc>
 800776a:	bd70      	pop	{r4, r5, r6, pc}

0800776c <__match>:
 800776c:	b530      	push	{r4, r5, lr}
 800776e:	6803      	ldr	r3, [r0, #0]
 8007770:	3301      	adds	r3, #1
 8007772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007776:	b914      	cbnz	r4, 800777e <__match+0x12>
 8007778:	6003      	str	r3, [r0, #0]
 800777a:	2001      	movs	r0, #1
 800777c:	bd30      	pop	{r4, r5, pc}
 800777e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007782:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007786:	2d19      	cmp	r5, #25
 8007788:	bf98      	it	ls
 800778a:	3220      	addls	r2, #32
 800778c:	42a2      	cmp	r2, r4
 800778e:	d0f0      	beq.n	8007772 <__match+0x6>
 8007790:	2000      	movs	r0, #0
 8007792:	e7f3      	b.n	800777c <__match+0x10>

08007794 <__hexnan>:
 8007794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007798:	680b      	ldr	r3, [r1, #0]
 800779a:	115e      	asrs	r6, r3, #5
 800779c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80077a0:	f013 031f 	ands.w	r3, r3, #31
 80077a4:	b087      	sub	sp, #28
 80077a6:	bf18      	it	ne
 80077a8:	3604      	addne	r6, #4
 80077aa:	2500      	movs	r5, #0
 80077ac:	1f37      	subs	r7, r6, #4
 80077ae:	4690      	mov	r8, r2
 80077b0:	6802      	ldr	r2, [r0, #0]
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	4682      	mov	sl, r0
 80077b6:	f846 5c04 	str.w	r5, [r6, #-4]
 80077ba:	46b9      	mov	r9, r7
 80077bc:	463c      	mov	r4, r7
 80077be:	9502      	str	r5, [sp, #8]
 80077c0:	46ab      	mov	fp, r5
 80077c2:	7851      	ldrb	r1, [r2, #1]
 80077c4:	1c53      	adds	r3, r2, #1
 80077c6:	9303      	str	r3, [sp, #12]
 80077c8:	b341      	cbz	r1, 800781c <__hexnan+0x88>
 80077ca:	4608      	mov	r0, r1
 80077cc:	9205      	str	r2, [sp, #20]
 80077ce:	9104      	str	r1, [sp, #16]
 80077d0:	f7ff fd5e 	bl	8007290 <__hexdig_fun>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	d14f      	bne.n	8007878 <__hexnan+0xe4>
 80077d8:	9904      	ldr	r1, [sp, #16]
 80077da:	9a05      	ldr	r2, [sp, #20]
 80077dc:	2920      	cmp	r1, #32
 80077de:	d818      	bhi.n	8007812 <__hexnan+0x7e>
 80077e0:	9b02      	ldr	r3, [sp, #8]
 80077e2:	459b      	cmp	fp, r3
 80077e4:	dd13      	ble.n	800780e <__hexnan+0x7a>
 80077e6:	454c      	cmp	r4, r9
 80077e8:	d206      	bcs.n	80077f8 <__hexnan+0x64>
 80077ea:	2d07      	cmp	r5, #7
 80077ec:	dc04      	bgt.n	80077f8 <__hexnan+0x64>
 80077ee:	462a      	mov	r2, r5
 80077f0:	4649      	mov	r1, r9
 80077f2:	4620      	mov	r0, r4
 80077f4:	f7ff ffa8 	bl	8007748 <L_shift>
 80077f8:	4544      	cmp	r4, r8
 80077fa:	d950      	bls.n	800789e <__hexnan+0x10a>
 80077fc:	2300      	movs	r3, #0
 80077fe:	f1a4 0904 	sub.w	r9, r4, #4
 8007802:	f844 3c04 	str.w	r3, [r4, #-4]
 8007806:	f8cd b008 	str.w	fp, [sp, #8]
 800780a:	464c      	mov	r4, r9
 800780c:	461d      	mov	r5, r3
 800780e:	9a03      	ldr	r2, [sp, #12]
 8007810:	e7d7      	b.n	80077c2 <__hexnan+0x2e>
 8007812:	2929      	cmp	r1, #41	; 0x29
 8007814:	d156      	bne.n	80078c4 <__hexnan+0x130>
 8007816:	3202      	adds	r2, #2
 8007818:	f8ca 2000 	str.w	r2, [sl]
 800781c:	f1bb 0f00 	cmp.w	fp, #0
 8007820:	d050      	beq.n	80078c4 <__hexnan+0x130>
 8007822:	454c      	cmp	r4, r9
 8007824:	d206      	bcs.n	8007834 <__hexnan+0xa0>
 8007826:	2d07      	cmp	r5, #7
 8007828:	dc04      	bgt.n	8007834 <__hexnan+0xa0>
 800782a:	462a      	mov	r2, r5
 800782c:	4649      	mov	r1, r9
 800782e:	4620      	mov	r0, r4
 8007830:	f7ff ff8a 	bl	8007748 <L_shift>
 8007834:	4544      	cmp	r4, r8
 8007836:	d934      	bls.n	80078a2 <__hexnan+0x10e>
 8007838:	f1a8 0204 	sub.w	r2, r8, #4
 800783c:	4623      	mov	r3, r4
 800783e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007842:	f842 1f04 	str.w	r1, [r2, #4]!
 8007846:	429f      	cmp	r7, r3
 8007848:	d2f9      	bcs.n	800783e <__hexnan+0xaa>
 800784a:	1b3b      	subs	r3, r7, r4
 800784c:	f023 0303 	bic.w	r3, r3, #3
 8007850:	3304      	adds	r3, #4
 8007852:	3401      	adds	r4, #1
 8007854:	3e03      	subs	r6, #3
 8007856:	42b4      	cmp	r4, r6
 8007858:	bf88      	it	hi
 800785a:	2304      	movhi	r3, #4
 800785c:	4443      	add	r3, r8
 800785e:	2200      	movs	r2, #0
 8007860:	f843 2b04 	str.w	r2, [r3], #4
 8007864:	429f      	cmp	r7, r3
 8007866:	d2fb      	bcs.n	8007860 <__hexnan+0xcc>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	b91b      	cbnz	r3, 8007874 <__hexnan+0xe0>
 800786c:	4547      	cmp	r7, r8
 800786e:	d127      	bne.n	80078c0 <__hexnan+0x12c>
 8007870:	2301      	movs	r3, #1
 8007872:	603b      	str	r3, [r7, #0]
 8007874:	2005      	movs	r0, #5
 8007876:	e026      	b.n	80078c6 <__hexnan+0x132>
 8007878:	3501      	adds	r5, #1
 800787a:	2d08      	cmp	r5, #8
 800787c:	f10b 0b01 	add.w	fp, fp, #1
 8007880:	dd06      	ble.n	8007890 <__hexnan+0xfc>
 8007882:	4544      	cmp	r4, r8
 8007884:	d9c3      	bls.n	800780e <__hexnan+0x7a>
 8007886:	2300      	movs	r3, #0
 8007888:	f844 3c04 	str.w	r3, [r4, #-4]
 800788c:	2501      	movs	r5, #1
 800788e:	3c04      	subs	r4, #4
 8007890:	6822      	ldr	r2, [r4, #0]
 8007892:	f000 000f 	and.w	r0, r0, #15
 8007896:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800789a:	6022      	str	r2, [r4, #0]
 800789c:	e7b7      	b.n	800780e <__hexnan+0x7a>
 800789e:	2508      	movs	r5, #8
 80078a0:	e7b5      	b.n	800780e <__hexnan+0x7a>
 80078a2:	9b01      	ldr	r3, [sp, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d0df      	beq.n	8007868 <__hexnan+0xd4>
 80078a8:	f04f 32ff 	mov.w	r2, #4294967295
 80078ac:	f1c3 0320 	rsb	r3, r3, #32
 80078b0:	fa22 f303 	lsr.w	r3, r2, r3
 80078b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078b8:	401a      	ands	r2, r3
 80078ba:	f846 2c04 	str.w	r2, [r6, #-4]
 80078be:	e7d3      	b.n	8007868 <__hexnan+0xd4>
 80078c0:	3f04      	subs	r7, #4
 80078c2:	e7d1      	b.n	8007868 <__hexnan+0xd4>
 80078c4:	2004      	movs	r0, #4
 80078c6:	b007      	add	sp, #28
 80078c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080078cc <malloc>:
 80078cc:	4b02      	ldr	r3, [pc, #8]	; (80078d8 <malloc+0xc>)
 80078ce:	4601      	mov	r1, r0
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	f000 bd67 	b.w	80083a4 <_malloc_r>
 80078d6:	bf00      	nop
 80078d8:	20000020 	.word	0x20000020

080078dc <__ascii_mbtowc>:
 80078dc:	b082      	sub	sp, #8
 80078de:	b901      	cbnz	r1, 80078e2 <__ascii_mbtowc+0x6>
 80078e0:	a901      	add	r1, sp, #4
 80078e2:	b142      	cbz	r2, 80078f6 <__ascii_mbtowc+0x1a>
 80078e4:	b14b      	cbz	r3, 80078fa <__ascii_mbtowc+0x1e>
 80078e6:	7813      	ldrb	r3, [r2, #0]
 80078e8:	600b      	str	r3, [r1, #0]
 80078ea:	7812      	ldrb	r2, [r2, #0]
 80078ec:	1e10      	subs	r0, r2, #0
 80078ee:	bf18      	it	ne
 80078f0:	2001      	movne	r0, #1
 80078f2:	b002      	add	sp, #8
 80078f4:	4770      	bx	lr
 80078f6:	4610      	mov	r0, r2
 80078f8:	e7fb      	b.n	80078f2 <__ascii_mbtowc+0x16>
 80078fa:	f06f 0001 	mvn.w	r0, #1
 80078fe:	e7f8      	b.n	80078f2 <__ascii_mbtowc+0x16>

08007900 <memcpy>:
 8007900:	440a      	add	r2, r1
 8007902:	4291      	cmp	r1, r2
 8007904:	f100 33ff 	add.w	r3, r0, #4294967295
 8007908:	d100      	bne.n	800790c <memcpy+0xc>
 800790a:	4770      	bx	lr
 800790c:	b510      	push	{r4, lr}
 800790e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007916:	4291      	cmp	r1, r2
 8007918:	d1f9      	bne.n	800790e <memcpy+0xe>
 800791a:	bd10      	pop	{r4, pc}

0800791c <_Balloc>:
 800791c:	b570      	push	{r4, r5, r6, lr}
 800791e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007920:	4604      	mov	r4, r0
 8007922:	460d      	mov	r5, r1
 8007924:	b976      	cbnz	r6, 8007944 <_Balloc+0x28>
 8007926:	2010      	movs	r0, #16
 8007928:	f7ff ffd0 	bl	80078cc <malloc>
 800792c:	4602      	mov	r2, r0
 800792e:	6260      	str	r0, [r4, #36]	; 0x24
 8007930:	b920      	cbnz	r0, 800793c <_Balloc+0x20>
 8007932:	4b18      	ldr	r3, [pc, #96]	; (8007994 <_Balloc+0x78>)
 8007934:	4818      	ldr	r0, [pc, #96]	; (8007998 <_Balloc+0x7c>)
 8007936:	2166      	movs	r1, #102	; 0x66
 8007938:	f7ff fc28 	bl	800718c <__assert_func>
 800793c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007940:	6006      	str	r6, [r0, #0]
 8007942:	60c6      	str	r6, [r0, #12]
 8007944:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007946:	68f3      	ldr	r3, [r6, #12]
 8007948:	b183      	cbz	r3, 800796c <_Balloc+0x50>
 800794a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007952:	b9b8      	cbnz	r0, 8007984 <_Balloc+0x68>
 8007954:	2101      	movs	r1, #1
 8007956:	fa01 f605 	lsl.w	r6, r1, r5
 800795a:	1d72      	adds	r2, r6, #5
 800795c:	0092      	lsls	r2, r2, #2
 800795e:	4620      	mov	r0, r4
 8007960:	f000 fc9d 	bl	800829e <_calloc_r>
 8007964:	b160      	cbz	r0, 8007980 <_Balloc+0x64>
 8007966:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800796a:	e00e      	b.n	800798a <_Balloc+0x6e>
 800796c:	2221      	movs	r2, #33	; 0x21
 800796e:	2104      	movs	r1, #4
 8007970:	4620      	mov	r0, r4
 8007972:	f000 fc94 	bl	800829e <_calloc_r>
 8007976:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007978:	60f0      	str	r0, [r6, #12]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1e4      	bne.n	800794a <_Balloc+0x2e>
 8007980:	2000      	movs	r0, #0
 8007982:	bd70      	pop	{r4, r5, r6, pc}
 8007984:	6802      	ldr	r2, [r0, #0]
 8007986:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800798a:	2300      	movs	r3, #0
 800798c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007990:	e7f7      	b.n	8007982 <_Balloc+0x66>
 8007992:	bf00      	nop
 8007994:	080096e0 	.word	0x080096e0
 8007998:	0800981c 	.word	0x0800981c

0800799c <_Bfree>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079a0:	4605      	mov	r5, r0
 80079a2:	460c      	mov	r4, r1
 80079a4:	b976      	cbnz	r6, 80079c4 <_Bfree+0x28>
 80079a6:	2010      	movs	r0, #16
 80079a8:	f7ff ff90 	bl	80078cc <malloc>
 80079ac:	4602      	mov	r2, r0
 80079ae:	6268      	str	r0, [r5, #36]	; 0x24
 80079b0:	b920      	cbnz	r0, 80079bc <_Bfree+0x20>
 80079b2:	4b09      	ldr	r3, [pc, #36]	; (80079d8 <_Bfree+0x3c>)
 80079b4:	4809      	ldr	r0, [pc, #36]	; (80079dc <_Bfree+0x40>)
 80079b6:	218a      	movs	r1, #138	; 0x8a
 80079b8:	f7ff fbe8 	bl	800718c <__assert_func>
 80079bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079c0:	6006      	str	r6, [r0, #0]
 80079c2:	60c6      	str	r6, [r0, #12]
 80079c4:	b13c      	cbz	r4, 80079d6 <_Bfree+0x3a>
 80079c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079c8:	6862      	ldr	r2, [r4, #4]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079d0:	6021      	str	r1, [r4, #0]
 80079d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	080096e0 	.word	0x080096e0
 80079dc:	0800981c 	.word	0x0800981c

080079e0 <__multadd>:
 80079e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e4:	690d      	ldr	r5, [r1, #16]
 80079e6:	4607      	mov	r7, r0
 80079e8:	460c      	mov	r4, r1
 80079ea:	461e      	mov	r6, r3
 80079ec:	f101 0c14 	add.w	ip, r1, #20
 80079f0:	2000      	movs	r0, #0
 80079f2:	f8dc 3000 	ldr.w	r3, [ip]
 80079f6:	b299      	uxth	r1, r3
 80079f8:	fb02 6101 	mla	r1, r2, r1, r6
 80079fc:	0c1e      	lsrs	r6, r3, #16
 80079fe:	0c0b      	lsrs	r3, r1, #16
 8007a00:	fb02 3306 	mla	r3, r2, r6, r3
 8007a04:	b289      	uxth	r1, r1
 8007a06:	3001      	adds	r0, #1
 8007a08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a0c:	4285      	cmp	r5, r0
 8007a0e:	f84c 1b04 	str.w	r1, [ip], #4
 8007a12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a16:	dcec      	bgt.n	80079f2 <__multadd+0x12>
 8007a18:	b30e      	cbz	r6, 8007a5e <__multadd+0x7e>
 8007a1a:	68a3      	ldr	r3, [r4, #8]
 8007a1c:	42ab      	cmp	r3, r5
 8007a1e:	dc19      	bgt.n	8007a54 <__multadd+0x74>
 8007a20:	6861      	ldr	r1, [r4, #4]
 8007a22:	4638      	mov	r0, r7
 8007a24:	3101      	adds	r1, #1
 8007a26:	f7ff ff79 	bl	800791c <_Balloc>
 8007a2a:	4680      	mov	r8, r0
 8007a2c:	b928      	cbnz	r0, 8007a3a <__multadd+0x5a>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	4b0c      	ldr	r3, [pc, #48]	; (8007a64 <__multadd+0x84>)
 8007a32:	480d      	ldr	r0, [pc, #52]	; (8007a68 <__multadd+0x88>)
 8007a34:	21b5      	movs	r1, #181	; 0xb5
 8007a36:	f7ff fba9 	bl	800718c <__assert_func>
 8007a3a:	6922      	ldr	r2, [r4, #16]
 8007a3c:	3202      	adds	r2, #2
 8007a3e:	f104 010c 	add.w	r1, r4, #12
 8007a42:	0092      	lsls	r2, r2, #2
 8007a44:	300c      	adds	r0, #12
 8007a46:	f7ff ff5b 	bl	8007900 <memcpy>
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	f7ff ffa5 	bl	800799c <_Bfree>
 8007a52:	4644      	mov	r4, r8
 8007a54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a58:	3501      	adds	r5, #1
 8007a5a:	615e      	str	r6, [r3, #20]
 8007a5c:	6125      	str	r5, [r4, #16]
 8007a5e:	4620      	mov	r0, r4
 8007a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a64:	08009790 	.word	0x08009790
 8007a68:	0800981c 	.word	0x0800981c

08007a6c <__s2b>:
 8007a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a70:	460c      	mov	r4, r1
 8007a72:	4615      	mov	r5, r2
 8007a74:	461f      	mov	r7, r3
 8007a76:	2209      	movs	r2, #9
 8007a78:	3308      	adds	r3, #8
 8007a7a:	4606      	mov	r6, r0
 8007a7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a80:	2100      	movs	r1, #0
 8007a82:	2201      	movs	r2, #1
 8007a84:	429a      	cmp	r2, r3
 8007a86:	db09      	blt.n	8007a9c <__s2b+0x30>
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f7ff ff47 	bl	800791c <_Balloc>
 8007a8e:	b940      	cbnz	r0, 8007aa2 <__s2b+0x36>
 8007a90:	4602      	mov	r2, r0
 8007a92:	4b19      	ldr	r3, [pc, #100]	; (8007af8 <__s2b+0x8c>)
 8007a94:	4819      	ldr	r0, [pc, #100]	; (8007afc <__s2b+0x90>)
 8007a96:	21ce      	movs	r1, #206	; 0xce
 8007a98:	f7ff fb78 	bl	800718c <__assert_func>
 8007a9c:	0052      	lsls	r2, r2, #1
 8007a9e:	3101      	adds	r1, #1
 8007aa0:	e7f0      	b.n	8007a84 <__s2b+0x18>
 8007aa2:	9b08      	ldr	r3, [sp, #32]
 8007aa4:	6143      	str	r3, [r0, #20]
 8007aa6:	2d09      	cmp	r5, #9
 8007aa8:	f04f 0301 	mov.w	r3, #1
 8007aac:	6103      	str	r3, [r0, #16]
 8007aae:	dd16      	ble.n	8007ade <__s2b+0x72>
 8007ab0:	f104 0909 	add.w	r9, r4, #9
 8007ab4:	46c8      	mov	r8, r9
 8007ab6:	442c      	add	r4, r5
 8007ab8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007abc:	4601      	mov	r1, r0
 8007abe:	3b30      	subs	r3, #48	; 0x30
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	f7ff ff8c 	bl	80079e0 <__multadd>
 8007ac8:	45a0      	cmp	r8, r4
 8007aca:	d1f5      	bne.n	8007ab8 <__s2b+0x4c>
 8007acc:	f1a5 0408 	sub.w	r4, r5, #8
 8007ad0:	444c      	add	r4, r9
 8007ad2:	1b2d      	subs	r5, r5, r4
 8007ad4:	1963      	adds	r3, r4, r5
 8007ad6:	42bb      	cmp	r3, r7
 8007ad8:	db04      	blt.n	8007ae4 <__s2b+0x78>
 8007ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ade:	340a      	adds	r4, #10
 8007ae0:	2509      	movs	r5, #9
 8007ae2:	e7f6      	b.n	8007ad2 <__s2b+0x66>
 8007ae4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ae8:	4601      	mov	r1, r0
 8007aea:	3b30      	subs	r3, #48	; 0x30
 8007aec:	220a      	movs	r2, #10
 8007aee:	4630      	mov	r0, r6
 8007af0:	f7ff ff76 	bl	80079e0 <__multadd>
 8007af4:	e7ee      	b.n	8007ad4 <__s2b+0x68>
 8007af6:	bf00      	nop
 8007af8:	08009790 	.word	0x08009790
 8007afc:	0800981c 	.word	0x0800981c

08007b00 <__hi0bits>:
 8007b00:	0c03      	lsrs	r3, r0, #16
 8007b02:	041b      	lsls	r3, r3, #16
 8007b04:	b9d3      	cbnz	r3, 8007b3c <__hi0bits+0x3c>
 8007b06:	0400      	lsls	r0, r0, #16
 8007b08:	2310      	movs	r3, #16
 8007b0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b0e:	bf04      	itt	eq
 8007b10:	0200      	lsleq	r0, r0, #8
 8007b12:	3308      	addeq	r3, #8
 8007b14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b18:	bf04      	itt	eq
 8007b1a:	0100      	lsleq	r0, r0, #4
 8007b1c:	3304      	addeq	r3, #4
 8007b1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b22:	bf04      	itt	eq
 8007b24:	0080      	lsleq	r0, r0, #2
 8007b26:	3302      	addeq	r3, #2
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	db05      	blt.n	8007b38 <__hi0bits+0x38>
 8007b2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b30:	f103 0301 	add.w	r3, r3, #1
 8007b34:	bf08      	it	eq
 8007b36:	2320      	moveq	r3, #32
 8007b38:	4618      	mov	r0, r3
 8007b3a:	4770      	bx	lr
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	e7e4      	b.n	8007b0a <__hi0bits+0xa>

08007b40 <__lo0bits>:
 8007b40:	6803      	ldr	r3, [r0, #0]
 8007b42:	f013 0207 	ands.w	r2, r3, #7
 8007b46:	4601      	mov	r1, r0
 8007b48:	d00b      	beq.n	8007b62 <__lo0bits+0x22>
 8007b4a:	07da      	lsls	r2, r3, #31
 8007b4c:	d423      	bmi.n	8007b96 <__lo0bits+0x56>
 8007b4e:	0798      	lsls	r0, r3, #30
 8007b50:	bf49      	itett	mi
 8007b52:	085b      	lsrmi	r3, r3, #1
 8007b54:	089b      	lsrpl	r3, r3, #2
 8007b56:	2001      	movmi	r0, #1
 8007b58:	600b      	strmi	r3, [r1, #0]
 8007b5a:	bf5c      	itt	pl
 8007b5c:	600b      	strpl	r3, [r1, #0]
 8007b5e:	2002      	movpl	r0, #2
 8007b60:	4770      	bx	lr
 8007b62:	b298      	uxth	r0, r3
 8007b64:	b9a8      	cbnz	r0, 8007b92 <__lo0bits+0x52>
 8007b66:	0c1b      	lsrs	r3, r3, #16
 8007b68:	2010      	movs	r0, #16
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	b90a      	cbnz	r2, 8007b72 <__lo0bits+0x32>
 8007b6e:	3008      	adds	r0, #8
 8007b70:	0a1b      	lsrs	r3, r3, #8
 8007b72:	071a      	lsls	r2, r3, #28
 8007b74:	bf04      	itt	eq
 8007b76:	091b      	lsreq	r3, r3, #4
 8007b78:	3004      	addeq	r0, #4
 8007b7a:	079a      	lsls	r2, r3, #30
 8007b7c:	bf04      	itt	eq
 8007b7e:	089b      	lsreq	r3, r3, #2
 8007b80:	3002      	addeq	r0, #2
 8007b82:	07da      	lsls	r2, r3, #31
 8007b84:	d403      	bmi.n	8007b8e <__lo0bits+0x4e>
 8007b86:	085b      	lsrs	r3, r3, #1
 8007b88:	f100 0001 	add.w	r0, r0, #1
 8007b8c:	d005      	beq.n	8007b9a <__lo0bits+0x5a>
 8007b8e:	600b      	str	r3, [r1, #0]
 8007b90:	4770      	bx	lr
 8007b92:	4610      	mov	r0, r2
 8007b94:	e7e9      	b.n	8007b6a <__lo0bits+0x2a>
 8007b96:	2000      	movs	r0, #0
 8007b98:	4770      	bx	lr
 8007b9a:	2020      	movs	r0, #32
 8007b9c:	4770      	bx	lr
	...

08007ba0 <__i2b>:
 8007ba0:	b510      	push	{r4, lr}
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	f7ff feb9 	bl	800791c <_Balloc>
 8007baa:	4602      	mov	r2, r0
 8007bac:	b928      	cbnz	r0, 8007bba <__i2b+0x1a>
 8007bae:	4b05      	ldr	r3, [pc, #20]	; (8007bc4 <__i2b+0x24>)
 8007bb0:	4805      	ldr	r0, [pc, #20]	; (8007bc8 <__i2b+0x28>)
 8007bb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bb6:	f7ff fae9 	bl	800718c <__assert_func>
 8007bba:	2301      	movs	r3, #1
 8007bbc:	6144      	str	r4, [r0, #20]
 8007bbe:	6103      	str	r3, [r0, #16]
 8007bc0:	bd10      	pop	{r4, pc}
 8007bc2:	bf00      	nop
 8007bc4:	08009790 	.word	0x08009790
 8007bc8:	0800981c 	.word	0x0800981c

08007bcc <__multiply>:
 8007bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd0:	4691      	mov	r9, r2
 8007bd2:	690a      	ldr	r2, [r1, #16]
 8007bd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	bfb8      	it	lt
 8007bdc:	460b      	movlt	r3, r1
 8007bde:	460c      	mov	r4, r1
 8007be0:	bfbc      	itt	lt
 8007be2:	464c      	movlt	r4, r9
 8007be4:	4699      	movlt	r9, r3
 8007be6:	6927      	ldr	r7, [r4, #16]
 8007be8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007bec:	68a3      	ldr	r3, [r4, #8]
 8007bee:	6861      	ldr	r1, [r4, #4]
 8007bf0:	eb07 060a 	add.w	r6, r7, sl
 8007bf4:	42b3      	cmp	r3, r6
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	bfb8      	it	lt
 8007bfa:	3101      	addlt	r1, #1
 8007bfc:	f7ff fe8e 	bl	800791c <_Balloc>
 8007c00:	b930      	cbnz	r0, 8007c10 <__multiply+0x44>
 8007c02:	4602      	mov	r2, r0
 8007c04:	4b44      	ldr	r3, [pc, #272]	; (8007d18 <__multiply+0x14c>)
 8007c06:	4845      	ldr	r0, [pc, #276]	; (8007d1c <__multiply+0x150>)
 8007c08:	f240 115d 	movw	r1, #349	; 0x15d
 8007c0c:	f7ff fabe 	bl	800718c <__assert_func>
 8007c10:	f100 0514 	add.w	r5, r0, #20
 8007c14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c18:	462b      	mov	r3, r5
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	4543      	cmp	r3, r8
 8007c1e:	d321      	bcc.n	8007c64 <__multiply+0x98>
 8007c20:	f104 0314 	add.w	r3, r4, #20
 8007c24:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c28:	f109 0314 	add.w	r3, r9, #20
 8007c2c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c30:	9202      	str	r2, [sp, #8]
 8007c32:	1b3a      	subs	r2, r7, r4
 8007c34:	3a15      	subs	r2, #21
 8007c36:	f022 0203 	bic.w	r2, r2, #3
 8007c3a:	3204      	adds	r2, #4
 8007c3c:	f104 0115 	add.w	r1, r4, #21
 8007c40:	428f      	cmp	r7, r1
 8007c42:	bf38      	it	cc
 8007c44:	2204      	movcc	r2, #4
 8007c46:	9201      	str	r2, [sp, #4]
 8007c48:	9a02      	ldr	r2, [sp, #8]
 8007c4a:	9303      	str	r3, [sp, #12]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d80c      	bhi.n	8007c6a <__multiply+0x9e>
 8007c50:	2e00      	cmp	r6, #0
 8007c52:	dd03      	ble.n	8007c5c <__multiply+0x90>
 8007c54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d05a      	beq.n	8007d12 <__multiply+0x146>
 8007c5c:	6106      	str	r6, [r0, #16]
 8007c5e:	b005      	add	sp, #20
 8007c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c64:	f843 2b04 	str.w	r2, [r3], #4
 8007c68:	e7d8      	b.n	8007c1c <__multiply+0x50>
 8007c6a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c6e:	f1ba 0f00 	cmp.w	sl, #0
 8007c72:	d024      	beq.n	8007cbe <__multiply+0xf2>
 8007c74:	f104 0e14 	add.w	lr, r4, #20
 8007c78:	46a9      	mov	r9, r5
 8007c7a:	f04f 0c00 	mov.w	ip, #0
 8007c7e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c82:	f8d9 1000 	ldr.w	r1, [r9]
 8007c86:	fa1f fb82 	uxth.w	fp, r2
 8007c8a:	b289      	uxth	r1, r1
 8007c8c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c90:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c94:	f8d9 2000 	ldr.w	r2, [r9]
 8007c98:	4461      	add	r1, ip
 8007c9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c9e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007ca2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ca6:	b289      	uxth	r1, r1
 8007ca8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cac:	4577      	cmp	r7, lr
 8007cae:	f849 1b04 	str.w	r1, [r9], #4
 8007cb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cb6:	d8e2      	bhi.n	8007c7e <__multiply+0xb2>
 8007cb8:	9a01      	ldr	r2, [sp, #4]
 8007cba:	f845 c002 	str.w	ip, [r5, r2]
 8007cbe:	9a03      	ldr	r2, [sp, #12]
 8007cc0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	f1b9 0f00 	cmp.w	r9, #0
 8007cca:	d020      	beq.n	8007d0e <__multiply+0x142>
 8007ccc:	6829      	ldr	r1, [r5, #0]
 8007cce:	f104 0c14 	add.w	ip, r4, #20
 8007cd2:	46ae      	mov	lr, r5
 8007cd4:	f04f 0a00 	mov.w	sl, #0
 8007cd8:	f8bc b000 	ldrh.w	fp, [ip]
 8007cdc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007ce0:	fb09 220b 	mla	r2, r9, fp, r2
 8007ce4:	4492      	add	sl, r2
 8007ce6:	b289      	uxth	r1, r1
 8007ce8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007cec:	f84e 1b04 	str.w	r1, [lr], #4
 8007cf0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cf4:	f8be 1000 	ldrh.w	r1, [lr]
 8007cf8:	0c12      	lsrs	r2, r2, #16
 8007cfa:	fb09 1102 	mla	r1, r9, r2, r1
 8007cfe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007d02:	4567      	cmp	r7, ip
 8007d04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d08:	d8e6      	bhi.n	8007cd8 <__multiply+0x10c>
 8007d0a:	9a01      	ldr	r2, [sp, #4]
 8007d0c:	50a9      	str	r1, [r5, r2]
 8007d0e:	3504      	adds	r5, #4
 8007d10:	e79a      	b.n	8007c48 <__multiply+0x7c>
 8007d12:	3e01      	subs	r6, #1
 8007d14:	e79c      	b.n	8007c50 <__multiply+0x84>
 8007d16:	bf00      	nop
 8007d18:	08009790 	.word	0x08009790
 8007d1c:	0800981c 	.word	0x0800981c

08007d20 <__pow5mult>:
 8007d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4615      	mov	r5, r2
 8007d26:	f012 0203 	ands.w	r2, r2, #3
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460f      	mov	r7, r1
 8007d2e:	d007      	beq.n	8007d40 <__pow5mult+0x20>
 8007d30:	4c25      	ldr	r4, [pc, #148]	; (8007dc8 <__pow5mult+0xa8>)
 8007d32:	3a01      	subs	r2, #1
 8007d34:	2300      	movs	r3, #0
 8007d36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d3a:	f7ff fe51 	bl	80079e0 <__multadd>
 8007d3e:	4607      	mov	r7, r0
 8007d40:	10ad      	asrs	r5, r5, #2
 8007d42:	d03d      	beq.n	8007dc0 <__pow5mult+0xa0>
 8007d44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d46:	b97c      	cbnz	r4, 8007d68 <__pow5mult+0x48>
 8007d48:	2010      	movs	r0, #16
 8007d4a:	f7ff fdbf 	bl	80078cc <malloc>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	6270      	str	r0, [r6, #36]	; 0x24
 8007d52:	b928      	cbnz	r0, 8007d60 <__pow5mult+0x40>
 8007d54:	4b1d      	ldr	r3, [pc, #116]	; (8007dcc <__pow5mult+0xac>)
 8007d56:	481e      	ldr	r0, [pc, #120]	; (8007dd0 <__pow5mult+0xb0>)
 8007d58:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d5c:	f7ff fa16 	bl	800718c <__assert_func>
 8007d60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d64:	6004      	str	r4, [r0, #0]
 8007d66:	60c4      	str	r4, [r0, #12]
 8007d68:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d70:	b94c      	cbnz	r4, 8007d86 <__pow5mult+0x66>
 8007d72:	f240 2171 	movw	r1, #625	; 0x271
 8007d76:	4630      	mov	r0, r6
 8007d78:	f7ff ff12 	bl	8007ba0 <__i2b>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d82:	4604      	mov	r4, r0
 8007d84:	6003      	str	r3, [r0, #0]
 8007d86:	f04f 0900 	mov.w	r9, #0
 8007d8a:	07eb      	lsls	r3, r5, #31
 8007d8c:	d50a      	bpl.n	8007da4 <__pow5mult+0x84>
 8007d8e:	4639      	mov	r1, r7
 8007d90:	4622      	mov	r2, r4
 8007d92:	4630      	mov	r0, r6
 8007d94:	f7ff ff1a 	bl	8007bcc <__multiply>
 8007d98:	4639      	mov	r1, r7
 8007d9a:	4680      	mov	r8, r0
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	f7ff fdfd 	bl	800799c <_Bfree>
 8007da2:	4647      	mov	r7, r8
 8007da4:	106d      	asrs	r5, r5, #1
 8007da6:	d00b      	beq.n	8007dc0 <__pow5mult+0xa0>
 8007da8:	6820      	ldr	r0, [r4, #0]
 8007daa:	b938      	cbnz	r0, 8007dbc <__pow5mult+0x9c>
 8007dac:	4622      	mov	r2, r4
 8007dae:	4621      	mov	r1, r4
 8007db0:	4630      	mov	r0, r6
 8007db2:	f7ff ff0b 	bl	8007bcc <__multiply>
 8007db6:	6020      	str	r0, [r4, #0]
 8007db8:	f8c0 9000 	str.w	r9, [r0]
 8007dbc:	4604      	mov	r4, r0
 8007dbe:	e7e4      	b.n	8007d8a <__pow5mult+0x6a>
 8007dc0:	4638      	mov	r0, r7
 8007dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dc6:	bf00      	nop
 8007dc8:	08009968 	.word	0x08009968
 8007dcc:	080096e0 	.word	0x080096e0
 8007dd0:	0800981c 	.word	0x0800981c

08007dd4 <__lshift>:
 8007dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd8:	460c      	mov	r4, r1
 8007dda:	6849      	ldr	r1, [r1, #4]
 8007ddc:	6923      	ldr	r3, [r4, #16]
 8007dde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007de2:	68a3      	ldr	r3, [r4, #8]
 8007de4:	4607      	mov	r7, r0
 8007de6:	4691      	mov	r9, r2
 8007de8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007dec:	f108 0601 	add.w	r6, r8, #1
 8007df0:	42b3      	cmp	r3, r6
 8007df2:	db0b      	blt.n	8007e0c <__lshift+0x38>
 8007df4:	4638      	mov	r0, r7
 8007df6:	f7ff fd91 	bl	800791c <_Balloc>
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	b948      	cbnz	r0, 8007e12 <__lshift+0x3e>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	4b2a      	ldr	r3, [pc, #168]	; (8007eac <__lshift+0xd8>)
 8007e02:	482b      	ldr	r0, [pc, #172]	; (8007eb0 <__lshift+0xdc>)
 8007e04:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e08:	f7ff f9c0 	bl	800718c <__assert_func>
 8007e0c:	3101      	adds	r1, #1
 8007e0e:	005b      	lsls	r3, r3, #1
 8007e10:	e7ee      	b.n	8007df0 <__lshift+0x1c>
 8007e12:	2300      	movs	r3, #0
 8007e14:	f100 0114 	add.w	r1, r0, #20
 8007e18:	f100 0210 	add.w	r2, r0, #16
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	4553      	cmp	r3, sl
 8007e20:	db37      	blt.n	8007e92 <__lshift+0xbe>
 8007e22:	6920      	ldr	r0, [r4, #16]
 8007e24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e28:	f104 0314 	add.w	r3, r4, #20
 8007e2c:	f019 091f 	ands.w	r9, r9, #31
 8007e30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e38:	d02f      	beq.n	8007e9a <__lshift+0xc6>
 8007e3a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e3e:	468a      	mov	sl, r1
 8007e40:	f04f 0c00 	mov.w	ip, #0
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	fa02 f209 	lsl.w	r2, r2, r9
 8007e4a:	ea42 020c 	orr.w	r2, r2, ip
 8007e4e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e56:	4298      	cmp	r0, r3
 8007e58:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e5c:	d8f2      	bhi.n	8007e44 <__lshift+0x70>
 8007e5e:	1b03      	subs	r3, r0, r4
 8007e60:	3b15      	subs	r3, #21
 8007e62:	f023 0303 	bic.w	r3, r3, #3
 8007e66:	3304      	adds	r3, #4
 8007e68:	f104 0215 	add.w	r2, r4, #21
 8007e6c:	4290      	cmp	r0, r2
 8007e6e:	bf38      	it	cc
 8007e70:	2304      	movcc	r3, #4
 8007e72:	f841 c003 	str.w	ip, [r1, r3]
 8007e76:	f1bc 0f00 	cmp.w	ip, #0
 8007e7a:	d001      	beq.n	8007e80 <__lshift+0xac>
 8007e7c:	f108 0602 	add.w	r6, r8, #2
 8007e80:	3e01      	subs	r6, #1
 8007e82:	4638      	mov	r0, r7
 8007e84:	612e      	str	r6, [r5, #16]
 8007e86:	4621      	mov	r1, r4
 8007e88:	f7ff fd88 	bl	800799c <_Bfree>
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e96:	3301      	adds	r3, #1
 8007e98:	e7c1      	b.n	8007e1e <__lshift+0x4a>
 8007e9a:	3904      	subs	r1, #4
 8007e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ea4:	4298      	cmp	r0, r3
 8007ea6:	d8f9      	bhi.n	8007e9c <__lshift+0xc8>
 8007ea8:	e7ea      	b.n	8007e80 <__lshift+0xac>
 8007eaa:	bf00      	nop
 8007eac:	08009790 	.word	0x08009790
 8007eb0:	0800981c 	.word	0x0800981c

08007eb4 <__mcmp>:
 8007eb4:	b530      	push	{r4, r5, lr}
 8007eb6:	6902      	ldr	r2, [r0, #16]
 8007eb8:	690c      	ldr	r4, [r1, #16]
 8007eba:	1b12      	subs	r2, r2, r4
 8007ebc:	d10e      	bne.n	8007edc <__mcmp+0x28>
 8007ebe:	f100 0314 	add.w	r3, r0, #20
 8007ec2:	3114      	adds	r1, #20
 8007ec4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ec8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ecc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ed0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ed4:	42a5      	cmp	r5, r4
 8007ed6:	d003      	beq.n	8007ee0 <__mcmp+0x2c>
 8007ed8:	d305      	bcc.n	8007ee6 <__mcmp+0x32>
 8007eda:	2201      	movs	r2, #1
 8007edc:	4610      	mov	r0, r2
 8007ede:	bd30      	pop	{r4, r5, pc}
 8007ee0:	4283      	cmp	r3, r0
 8007ee2:	d3f3      	bcc.n	8007ecc <__mcmp+0x18>
 8007ee4:	e7fa      	b.n	8007edc <__mcmp+0x28>
 8007ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eea:	e7f7      	b.n	8007edc <__mcmp+0x28>

08007eec <__mdiff>:
 8007eec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	4690      	mov	r8, r2
 8007efa:	f7ff ffdb 	bl	8007eb4 <__mcmp>
 8007efe:	1e05      	subs	r5, r0, #0
 8007f00:	d110      	bne.n	8007f24 <__mdiff+0x38>
 8007f02:	4629      	mov	r1, r5
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff fd09 	bl	800791c <_Balloc>
 8007f0a:	b930      	cbnz	r0, 8007f1a <__mdiff+0x2e>
 8007f0c:	4b3a      	ldr	r3, [pc, #232]	; (8007ff8 <__mdiff+0x10c>)
 8007f0e:	4602      	mov	r2, r0
 8007f10:	f240 2132 	movw	r1, #562	; 0x232
 8007f14:	4839      	ldr	r0, [pc, #228]	; (8007ffc <__mdiff+0x110>)
 8007f16:	f7ff f939 	bl	800718c <__assert_func>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f24:	bfa4      	itt	ge
 8007f26:	4643      	movge	r3, r8
 8007f28:	46a0      	movge	r8, r4
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f30:	bfa6      	itte	ge
 8007f32:	461c      	movge	r4, r3
 8007f34:	2500      	movge	r5, #0
 8007f36:	2501      	movlt	r5, #1
 8007f38:	f7ff fcf0 	bl	800791c <_Balloc>
 8007f3c:	b920      	cbnz	r0, 8007f48 <__mdiff+0x5c>
 8007f3e:	4b2e      	ldr	r3, [pc, #184]	; (8007ff8 <__mdiff+0x10c>)
 8007f40:	4602      	mov	r2, r0
 8007f42:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f46:	e7e5      	b.n	8007f14 <__mdiff+0x28>
 8007f48:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f4c:	6926      	ldr	r6, [r4, #16]
 8007f4e:	60c5      	str	r5, [r0, #12]
 8007f50:	f104 0914 	add.w	r9, r4, #20
 8007f54:	f108 0514 	add.w	r5, r8, #20
 8007f58:	f100 0e14 	add.w	lr, r0, #20
 8007f5c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f60:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f64:	f108 0210 	add.w	r2, r8, #16
 8007f68:	46f2      	mov	sl, lr
 8007f6a:	2100      	movs	r1, #0
 8007f6c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f70:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f74:	fa1f f883 	uxth.w	r8, r3
 8007f78:	fa11 f18b 	uxtah	r1, r1, fp
 8007f7c:	0c1b      	lsrs	r3, r3, #16
 8007f7e:	eba1 0808 	sub.w	r8, r1, r8
 8007f82:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f86:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f8a:	fa1f f888 	uxth.w	r8, r8
 8007f8e:	1419      	asrs	r1, r3, #16
 8007f90:	454e      	cmp	r6, r9
 8007f92:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f96:	f84a 3b04 	str.w	r3, [sl], #4
 8007f9a:	d8e7      	bhi.n	8007f6c <__mdiff+0x80>
 8007f9c:	1b33      	subs	r3, r6, r4
 8007f9e:	3b15      	subs	r3, #21
 8007fa0:	f023 0303 	bic.w	r3, r3, #3
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	3415      	adds	r4, #21
 8007fa8:	42a6      	cmp	r6, r4
 8007faa:	bf38      	it	cc
 8007fac:	2304      	movcc	r3, #4
 8007fae:	441d      	add	r5, r3
 8007fb0:	4473      	add	r3, lr
 8007fb2:	469e      	mov	lr, r3
 8007fb4:	462e      	mov	r6, r5
 8007fb6:	4566      	cmp	r6, ip
 8007fb8:	d30e      	bcc.n	8007fd8 <__mdiff+0xec>
 8007fba:	f10c 0203 	add.w	r2, ip, #3
 8007fbe:	1b52      	subs	r2, r2, r5
 8007fc0:	f022 0203 	bic.w	r2, r2, #3
 8007fc4:	3d03      	subs	r5, #3
 8007fc6:	45ac      	cmp	ip, r5
 8007fc8:	bf38      	it	cc
 8007fca:	2200      	movcc	r2, #0
 8007fcc:	441a      	add	r2, r3
 8007fce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007fd2:	b17b      	cbz	r3, 8007ff4 <__mdiff+0x108>
 8007fd4:	6107      	str	r7, [r0, #16]
 8007fd6:	e7a3      	b.n	8007f20 <__mdiff+0x34>
 8007fd8:	f856 8b04 	ldr.w	r8, [r6], #4
 8007fdc:	fa11 f288 	uxtah	r2, r1, r8
 8007fe0:	1414      	asrs	r4, r2, #16
 8007fe2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007fe6:	b292      	uxth	r2, r2
 8007fe8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fec:	f84e 2b04 	str.w	r2, [lr], #4
 8007ff0:	1421      	asrs	r1, r4, #16
 8007ff2:	e7e0      	b.n	8007fb6 <__mdiff+0xca>
 8007ff4:	3f01      	subs	r7, #1
 8007ff6:	e7ea      	b.n	8007fce <__mdiff+0xe2>
 8007ff8:	08009790 	.word	0x08009790
 8007ffc:	0800981c 	.word	0x0800981c

08008000 <__ulp>:
 8008000:	b082      	sub	sp, #8
 8008002:	ed8d 0b00 	vstr	d0, [sp]
 8008006:	9b01      	ldr	r3, [sp, #4]
 8008008:	4912      	ldr	r1, [pc, #72]	; (8008054 <__ulp+0x54>)
 800800a:	4019      	ands	r1, r3
 800800c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008010:	2900      	cmp	r1, #0
 8008012:	dd05      	ble.n	8008020 <__ulp+0x20>
 8008014:	2200      	movs	r2, #0
 8008016:	460b      	mov	r3, r1
 8008018:	ec43 2b10 	vmov	d0, r2, r3
 800801c:	b002      	add	sp, #8
 800801e:	4770      	bx	lr
 8008020:	4249      	negs	r1, r1
 8008022:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008026:	ea4f 5021 	mov.w	r0, r1, asr #20
 800802a:	f04f 0200 	mov.w	r2, #0
 800802e:	f04f 0300 	mov.w	r3, #0
 8008032:	da04      	bge.n	800803e <__ulp+0x3e>
 8008034:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008038:	fa41 f300 	asr.w	r3, r1, r0
 800803c:	e7ec      	b.n	8008018 <__ulp+0x18>
 800803e:	f1a0 0114 	sub.w	r1, r0, #20
 8008042:	291e      	cmp	r1, #30
 8008044:	bfda      	itte	le
 8008046:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800804a:	fa20 f101 	lsrle.w	r1, r0, r1
 800804e:	2101      	movgt	r1, #1
 8008050:	460a      	mov	r2, r1
 8008052:	e7e1      	b.n	8008018 <__ulp+0x18>
 8008054:	7ff00000 	.word	0x7ff00000

08008058 <__b2d>:
 8008058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800805a:	6905      	ldr	r5, [r0, #16]
 800805c:	f100 0714 	add.w	r7, r0, #20
 8008060:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008064:	1f2e      	subs	r6, r5, #4
 8008066:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800806a:	4620      	mov	r0, r4
 800806c:	f7ff fd48 	bl	8007b00 <__hi0bits>
 8008070:	f1c0 0320 	rsb	r3, r0, #32
 8008074:	280a      	cmp	r0, #10
 8008076:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80080f4 <__b2d+0x9c>
 800807a:	600b      	str	r3, [r1, #0]
 800807c:	dc14      	bgt.n	80080a8 <__b2d+0x50>
 800807e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008082:	fa24 f10e 	lsr.w	r1, r4, lr
 8008086:	42b7      	cmp	r7, r6
 8008088:	ea41 030c 	orr.w	r3, r1, ip
 800808c:	bf34      	ite	cc
 800808e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008092:	2100      	movcs	r1, #0
 8008094:	3015      	adds	r0, #21
 8008096:	fa04 f000 	lsl.w	r0, r4, r0
 800809a:	fa21 f10e 	lsr.w	r1, r1, lr
 800809e:	ea40 0201 	orr.w	r2, r0, r1
 80080a2:	ec43 2b10 	vmov	d0, r2, r3
 80080a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080a8:	42b7      	cmp	r7, r6
 80080aa:	bf3a      	itte	cc
 80080ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80080b4:	2100      	movcs	r1, #0
 80080b6:	380b      	subs	r0, #11
 80080b8:	d017      	beq.n	80080ea <__b2d+0x92>
 80080ba:	f1c0 0c20 	rsb	ip, r0, #32
 80080be:	fa04 f500 	lsl.w	r5, r4, r0
 80080c2:	42be      	cmp	r6, r7
 80080c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80080c8:	ea45 0504 	orr.w	r5, r5, r4
 80080cc:	bf8c      	ite	hi
 80080ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80080d2:	2400      	movls	r4, #0
 80080d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80080d8:	fa01 f000 	lsl.w	r0, r1, r0
 80080dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80080e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80080e4:	ea40 0204 	orr.w	r2, r0, r4
 80080e8:	e7db      	b.n	80080a2 <__b2d+0x4a>
 80080ea:	ea44 030c 	orr.w	r3, r4, ip
 80080ee:	460a      	mov	r2, r1
 80080f0:	e7d7      	b.n	80080a2 <__b2d+0x4a>
 80080f2:	bf00      	nop
 80080f4:	3ff00000 	.word	0x3ff00000

080080f8 <__d2b>:
 80080f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080fc:	4689      	mov	r9, r1
 80080fe:	2101      	movs	r1, #1
 8008100:	ec57 6b10 	vmov	r6, r7, d0
 8008104:	4690      	mov	r8, r2
 8008106:	f7ff fc09 	bl	800791c <_Balloc>
 800810a:	4604      	mov	r4, r0
 800810c:	b930      	cbnz	r0, 800811c <__d2b+0x24>
 800810e:	4602      	mov	r2, r0
 8008110:	4b25      	ldr	r3, [pc, #148]	; (80081a8 <__d2b+0xb0>)
 8008112:	4826      	ldr	r0, [pc, #152]	; (80081ac <__d2b+0xb4>)
 8008114:	f240 310a 	movw	r1, #778	; 0x30a
 8008118:	f7ff f838 	bl	800718c <__assert_func>
 800811c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008124:	bb35      	cbnz	r5, 8008174 <__d2b+0x7c>
 8008126:	2e00      	cmp	r6, #0
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	d028      	beq.n	800817e <__d2b+0x86>
 800812c:	4668      	mov	r0, sp
 800812e:	9600      	str	r6, [sp, #0]
 8008130:	f7ff fd06 	bl	8007b40 <__lo0bits>
 8008134:	9900      	ldr	r1, [sp, #0]
 8008136:	b300      	cbz	r0, 800817a <__d2b+0x82>
 8008138:	9a01      	ldr	r2, [sp, #4]
 800813a:	f1c0 0320 	rsb	r3, r0, #32
 800813e:	fa02 f303 	lsl.w	r3, r2, r3
 8008142:	430b      	orrs	r3, r1
 8008144:	40c2      	lsrs	r2, r0
 8008146:	6163      	str	r3, [r4, #20]
 8008148:	9201      	str	r2, [sp, #4]
 800814a:	9b01      	ldr	r3, [sp, #4]
 800814c:	61a3      	str	r3, [r4, #24]
 800814e:	2b00      	cmp	r3, #0
 8008150:	bf14      	ite	ne
 8008152:	2202      	movne	r2, #2
 8008154:	2201      	moveq	r2, #1
 8008156:	6122      	str	r2, [r4, #16]
 8008158:	b1d5      	cbz	r5, 8008190 <__d2b+0x98>
 800815a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800815e:	4405      	add	r5, r0
 8008160:	f8c9 5000 	str.w	r5, [r9]
 8008164:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008168:	f8c8 0000 	str.w	r0, [r8]
 800816c:	4620      	mov	r0, r4
 800816e:	b003      	add	sp, #12
 8008170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008174:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008178:	e7d5      	b.n	8008126 <__d2b+0x2e>
 800817a:	6161      	str	r1, [r4, #20]
 800817c:	e7e5      	b.n	800814a <__d2b+0x52>
 800817e:	a801      	add	r0, sp, #4
 8008180:	f7ff fcde 	bl	8007b40 <__lo0bits>
 8008184:	9b01      	ldr	r3, [sp, #4]
 8008186:	6163      	str	r3, [r4, #20]
 8008188:	2201      	movs	r2, #1
 800818a:	6122      	str	r2, [r4, #16]
 800818c:	3020      	adds	r0, #32
 800818e:	e7e3      	b.n	8008158 <__d2b+0x60>
 8008190:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008194:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008198:	f8c9 0000 	str.w	r0, [r9]
 800819c:	6918      	ldr	r0, [r3, #16]
 800819e:	f7ff fcaf 	bl	8007b00 <__hi0bits>
 80081a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081a6:	e7df      	b.n	8008168 <__d2b+0x70>
 80081a8:	08009790 	.word	0x08009790
 80081ac:	0800981c 	.word	0x0800981c

080081b0 <__ratio>:
 80081b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b4:	4688      	mov	r8, r1
 80081b6:	4669      	mov	r1, sp
 80081b8:	4681      	mov	r9, r0
 80081ba:	f7ff ff4d 	bl	8008058 <__b2d>
 80081be:	a901      	add	r1, sp, #4
 80081c0:	4640      	mov	r0, r8
 80081c2:	ec55 4b10 	vmov	r4, r5, d0
 80081c6:	f7ff ff47 	bl	8008058 <__b2d>
 80081ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80081d2:	eba3 0c02 	sub.w	ip, r3, r2
 80081d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80081da:	1a9b      	subs	r3, r3, r2
 80081dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80081e0:	ec51 0b10 	vmov	r0, r1, d0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bfd6      	itet	le
 80081e8:	460a      	movle	r2, r1
 80081ea:	462a      	movgt	r2, r5
 80081ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081f0:	468b      	mov	fp, r1
 80081f2:	462f      	mov	r7, r5
 80081f4:	bfd4      	ite	le
 80081f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80081fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80081fe:	4620      	mov	r0, r4
 8008200:	ee10 2a10 	vmov	r2, s0
 8008204:	465b      	mov	r3, fp
 8008206:	4639      	mov	r1, r7
 8008208:	f7f8 fb30 	bl	800086c <__aeabi_ddiv>
 800820c:	ec41 0b10 	vmov	d0, r0, r1
 8008210:	b003      	add	sp, #12
 8008212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008216 <__copybits>:
 8008216:	3901      	subs	r1, #1
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	1149      	asrs	r1, r1, #5
 800821c:	6914      	ldr	r4, [r2, #16]
 800821e:	3101      	adds	r1, #1
 8008220:	f102 0314 	add.w	r3, r2, #20
 8008224:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008228:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800822c:	1f05      	subs	r5, r0, #4
 800822e:	42a3      	cmp	r3, r4
 8008230:	d30c      	bcc.n	800824c <__copybits+0x36>
 8008232:	1aa3      	subs	r3, r4, r2
 8008234:	3b11      	subs	r3, #17
 8008236:	f023 0303 	bic.w	r3, r3, #3
 800823a:	3211      	adds	r2, #17
 800823c:	42a2      	cmp	r2, r4
 800823e:	bf88      	it	hi
 8008240:	2300      	movhi	r3, #0
 8008242:	4418      	add	r0, r3
 8008244:	2300      	movs	r3, #0
 8008246:	4288      	cmp	r0, r1
 8008248:	d305      	bcc.n	8008256 <__copybits+0x40>
 800824a:	bd70      	pop	{r4, r5, r6, pc}
 800824c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008250:	f845 6f04 	str.w	r6, [r5, #4]!
 8008254:	e7eb      	b.n	800822e <__copybits+0x18>
 8008256:	f840 3b04 	str.w	r3, [r0], #4
 800825a:	e7f4      	b.n	8008246 <__copybits+0x30>

0800825c <__any_on>:
 800825c:	f100 0214 	add.w	r2, r0, #20
 8008260:	6900      	ldr	r0, [r0, #16]
 8008262:	114b      	asrs	r3, r1, #5
 8008264:	4298      	cmp	r0, r3
 8008266:	b510      	push	{r4, lr}
 8008268:	db11      	blt.n	800828e <__any_on+0x32>
 800826a:	dd0a      	ble.n	8008282 <__any_on+0x26>
 800826c:	f011 011f 	ands.w	r1, r1, #31
 8008270:	d007      	beq.n	8008282 <__any_on+0x26>
 8008272:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008276:	fa24 f001 	lsr.w	r0, r4, r1
 800827a:	fa00 f101 	lsl.w	r1, r0, r1
 800827e:	428c      	cmp	r4, r1
 8008280:	d10b      	bne.n	800829a <__any_on+0x3e>
 8008282:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008286:	4293      	cmp	r3, r2
 8008288:	d803      	bhi.n	8008292 <__any_on+0x36>
 800828a:	2000      	movs	r0, #0
 800828c:	bd10      	pop	{r4, pc}
 800828e:	4603      	mov	r3, r0
 8008290:	e7f7      	b.n	8008282 <__any_on+0x26>
 8008292:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008296:	2900      	cmp	r1, #0
 8008298:	d0f5      	beq.n	8008286 <__any_on+0x2a>
 800829a:	2001      	movs	r0, #1
 800829c:	e7f6      	b.n	800828c <__any_on+0x30>

0800829e <_calloc_r>:
 800829e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082a0:	fba1 2402 	umull	r2, r4, r1, r2
 80082a4:	b94c      	cbnz	r4, 80082ba <_calloc_r+0x1c>
 80082a6:	4611      	mov	r1, r2
 80082a8:	9201      	str	r2, [sp, #4]
 80082aa:	f000 f87b 	bl	80083a4 <_malloc_r>
 80082ae:	9a01      	ldr	r2, [sp, #4]
 80082b0:	4605      	mov	r5, r0
 80082b2:	b930      	cbnz	r0, 80082c2 <_calloc_r+0x24>
 80082b4:	4628      	mov	r0, r5
 80082b6:	b003      	add	sp, #12
 80082b8:	bd30      	pop	{r4, r5, pc}
 80082ba:	220c      	movs	r2, #12
 80082bc:	6002      	str	r2, [r0, #0]
 80082be:	2500      	movs	r5, #0
 80082c0:	e7f8      	b.n	80082b4 <_calloc_r+0x16>
 80082c2:	4621      	mov	r1, r4
 80082c4:	f7fe f8ae 	bl	8006424 <memset>
 80082c8:	e7f4      	b.n	80082b4 <_calloc_r+0x16>
	...

080082cc <_free_r>:
 80082cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082ce:	2900      	cmp	r1, #0
 80082d0:	d044      	beq.n	800835c <_free_r+0x90>
 80082d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082d6:	9001      	str	r0, [sp, #4]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f1a1 0404 	sub.w	r4, r1, #4
 80082de:	bfb8      	it	lt
 80082e0:	18e4      	addlt	r4, r4, r3
 80082e2:	f001 f859 	bl	8009398 <__malloc_lock>
 80082e6:	4a1e      	ldr	r2, [pc, #120]	; (8008360 <_free_r+0x94>)
 80082e8:	9801      	ldr	r0, [sp, #4]
 80082ea:	6813      	ldr	r3, [r2, #0]
 80082ec:	b933      	cbnz	r3, 80082fc <_free_r+0x30>
 80082ee:	6063      	str	r3, [r4, #4]
 80082f0:	6014      	str	r4, [r2, #0]
 80082f2:	b003      	add	sp, #12
 80082f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082f8:	f001 b854 	b.w	80093a4 <__malloc_unlock>
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	d908      	bls.n	8008312 <_free_r+0x46>
 8008300:	6825      	ldr	r5, [r4, #0]
 8008302:	1961      	adds	r1, r4, r5
 8008304:	428b      	cmp	r3, r1
 8008306:	bf01      	itttt	eq
 8008308:	6819      	ldreq	r1, [r3, #0]
 800830a:	685b      	ldreq	r3, [r3, #4]
 800830c:	1949      	addeq	r1, r1, r5
 800830e:	6021      	streq	r1, [r4, #0]
 8008310:	e7ed      	b.n	80082ee <_free_r+0x22>
 8008312:	461a      	mov	r2, r3
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	b10b      	cbz	r3, 800831c <_free_r+0x50>
 8008318:	42a3      	cmp	r3, r4
 800831a:	d9fa      	bls.n	8008312 <_free_r+0x46>
 800831c:	6811      	ldr	r1, [r2, #0]
 800831e:	1855      	adds	r5, r2, r1
 8008320:	42a5      	cmp	r5, r4
 8008322:	d10b      	bne.n	800833c <_free_r+0x70>
 8008324:	6824      	ldr	r4, [r4, #0]
 8008326:	4421      	add	r1, r4
 8008328:	1854      	adds	r4, r2, r1
 800832a:	42a3      	cmp	r3, r4
 800832c:	6011      	str	r1, [r2, #0]
 800832e:	d1e0      	bne.n	80082f2 <_free_r+0x26>
 8008330:	681c      	ldr	r4, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	6053      	str	r3, [r2, #4]
 8008336:	4421      	add	r1, r4
 8008338:	6011      	str	r1, [r2, #0]
 800833a:	e7da      	b.n	80082f2 <_free_r+0x26>
 800833c:	d902      	bls.n	8008344 <_free_r+0x78>
 800833e:	230c      	movs	r3, #12
 8008340:	6003      	str	r3, [r0, #0]
 8008342:	e7d6      	b.n	80082f2 <_free_r+0x26>
 8008344:	6825      	ldr	r5, [r4, #0]
 8008346:	1961      	adds	r1, r4, r5
 8008348:	428b      	cmp	r3, r1
 800834a:	bf04      	itt	eq
 800834c:	6819      	ldreq	r1, [r3, #0]
 800834e:	685b      	ldreq	r3, [r3, #4]
 8008350:	6063      	str	r3, [r4, #4]
 8008352:	bf04      	itt	eq
 8008354:	1949      	addeq	r1, r1, r5
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	6054      	str	r4, [r2, #4]
 800835a:	e7ca      	b.n	80082f2 <_free_r+0x26>
 800835c:	b003      	add	sp, #12
 800835e:	bd30      	pop	{r4, r5, pc}
 8008360:	200003ec 	.word	0x200003ec

08008364 <sbrk_aligned>:
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	4e0e      	ldr	r6, [pc, #56]	; (80083a0 <sbrk_aligned+0x3c>)
 8008368:	460c      	mov	r4, r1
 800836a:	6831      	ldr	r1, [r6, #0]
 800836c:	4605      	mov	r5, r0
 800836e:	b911      	cbnz	r1, 8008376 <sbrk_aligned+0x12>
 8008370:	f000 fcde 	bl	8008d30 <_sbrk_r>
 8008374:	6030      	str	r0, [r6, #0]
 8008376:	4621      	mov	r1, r4
 8008378:	4628      	mov	r0, r5
 800837a:	f000 fcd9 	bl	8008d30 <_sbrk_r>
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	d00a      	beq.n	8008398 <sbrk_aligned+0x34>
 8008382:	1cc4      	adds	r4, r0, #3
 8008384:	f024 0403 	bic.w	r4, r4, #3
 8008388:	42a0      	cmp	r0, r4
 800838a:	d007      	beq.n	800839c <sbrk_aligned+0x38>
 800838c:	1a21      	subs	r1, r4, r0
 800838e:	4628      	mov	r0, r5
 8008390:	f000 fcce 	bl	8008d30 <_sbrk_r>
 8008394:	3001      	adds	r0, #1
 8008396:	d101      	bne.n	800839c <sbrk_aligned+0x38>
 8008398:	f04f 34ff 	mov.w	r4, #4294967295
 800839c:	4620      	mov	r0, r4
 800839e:	bd70      	pop	{r4, r5, r6, pc}
 80083a0:	200003f0 	.word	0x200003f0

080083a4 <_malloc_r>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	1ccd      	adds	r5, r1, #3
 80083aa:	f025 0503 	bic.w	r5, r5, #3
 80083ae:	3508      	adds	r5, #8
 80083b0:	2d0c      	cmp	r5, #12
 80083b2:	bf38      	it	cc
 80083b4:	250c      	movcc	r5, #12
 80083b6:	2d00      	cmp	r5, #0
 80083b8:	4607      	mov	r7, r0
 80083ba:	db01      	blt.n	80083c0 <_malloc_r+0x1c>
 80083bc:	42a9      	cmp	r1, r5
 80083be:	d905      	bls.n	80083cc <_malloc_r+0x28>
 80083c0:	230c      	movs	r3, #12
 80083c2:	603b      	str	r3, [r7, #0]
 80083c4:	2600      	movs	r6, #0
 80083c6:	4630      	mov	r0, r6
 80083c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083cc:	4e2e      	ldr	r6, [pc, #184]	; (8008488 <_malloc_r+0xe4>)
 80083ce:	f000 ffe3 	bl	8009398 <__malloc_lock>
 80083d2:	6833      	ldr	r3, [r6, #0]
 80083d4:	461c      	mov	r4, r3
 80083d6:	bb34      	cbnz	r4, 8008426 <_malloc_r+0x82>
 80083d8:	4629      	mov	r1, r5
 80083da:	4638      	mov	r0, r7
 80083dc:	f7ff ffc2 	bl	8008364 <sbrk_aligned>
 80083e0:	1c43      	adds	r3, r0, #1
 80083e2:	4604      	mov	r4, r0
 80083e4:	d14d      	bne.n	8008482 <_malloc_r+0xde>
 80083e6:	6834      	ldr	r4, [r6, #0]
 80083e8:	4626      	mov	r6, r4
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	d140      	bne.n	8008470 <_malloc_r+0xcc>
 80083ee:	6823      	ldr	r3, [r4, #0]
 80083f0:	4631      	mov	r1, r6
 80083f2:	4638      	mov	r0, r7
 80083f4:	eb04 0803 	add.w	r8, r4, r3
 80083f8:	f000 fc9a 	bl	8008d30 <_sbrk_r>
 80083fc:	4580      	cmp	r8, r0
 80083fe:	d13a      	bne.n	8008476 <_malloc_r+0xd2>
 8008400:	6821      	ldr	r1, [r4, #0]
 8008402:	3503      	adds	r5, #3
 8008404:	1a6d      	subs	r5, r5, r1
 8008406:	f025 0503 	bic.w	r5, r5, #3
 800840a:	3508      	adds	r5, #8
 800840c:	2d0c      	cmp	r5, #12
 800840e:	bf38      	it	cc
 8008410:	250c      	movcc	r5, #12
 8008412:	4629      	mov	r1, r5
 8008414:	4638      	mov	r0, r7
 8008416:	f7ff ffa5 	bl	8008364 <sbrk_aligned>
 800841a:	3001      	adds	r0, #1
 800841c:	d02b      	beq.n	8008476 <_malloc_r+0xd2>
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	442b      	add	r3, r5
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	e00e      	b.n	8008444 <_malloc_r+0xa0>
 8008426:	6822      	ldr	r2, [r4, #0]
 8008428:	1b52      	subs	r2, r2, r5
 800842a:	d41e      	bmi.n	800846a <_malloc_r+0xc6>
 800842c:	2a0b      	cmp	r2, #11
 800842e:	d916      	bls.n	800845e <_malloc_r+0xba>
 8008430:	1961      	adds	r1, r4, r5
 8008432:	42a3      	cmp	r3, r4
 8008434:	6025      	str	r5, [r4, #0]
 8008436:	bf18      	it	ne
 8008438:	6059      	strne	r1, [r3, #4]
 800843a:	6863      	ldr	r3, [r4, #4]
 800843c:	bf08      	it	eq
 800843e:	6031      	streq	r1, [r6, #0]
 8008440:	5162      	str	r2, [r4, r5]
 8008442:	604b      	str	r3, [r1, #4]
 8008444:	4638      	mov	r0, r7
 8008446:	f104 060b 	add.w	r6, r4, #11
 800844a:	f000 ffab 	bl	80093a4 <__malloc_unlock>
 800844e:	f026 0607 	bic.w	r6, r6, #7
 8008452:	1d23      	adds	r3, r4, #4
 8008454:	1af2      	subs	r2, r6, r3
 8008456:	d0b6      	beq.n	80083c6 <_malloc_r+0x22>
 8008458:	1b9b      	subs	r3, r3, r6
 800845a:	50a3      	str	r3, [r4, r2]
 800845c:	e7b3      	b.n	80083c6 <_malloc_r+0x22>
 800845e:	6862      	ldr	r2, [r4, #4]
 8008460:	42a3      	cmp	r3, r4
 8008462:	bf0c      	ite	eq
 8008464:	6032      	streq	r2, [r6, #0]
 8008466:	605a      	strne	r2, [r3, #4]
 8008468:	e7ec      	b.n	8008444 <_malloc_r+0xa0>
 800846a:	4623      	mov	r3, r4
 800846c:	6864      	ldr	r4, [r4, #4]
 800846e:	e7b2      	b.n	80083d6 <_malloc_r+0x32>
 8008470:	4634      	mov	r4, r6
 8008472:	6876      	ldr	r6, [r6, #4]
 8008474:	e7b9      	b.n	80083ea <_malloc_r+0x46>
 8008476:	230c      	movs	r3, #12
 8008478:	603b      	str	r3, [r7, #0]
 800847a:	4638      	mov	r0, r7
 800847c:	f000 ff92 	bl	80093a4 <__malloc_unlock>
 8008480:	e7a1      	b.n	80083c6 <_malloc_r+0x22>
 8008482:	6025      	str	r5, [r4, #0]
 8008484:	e7de      	b.n	8008444 <_malloc_r+0xa0>
 8008486:	bf00      	nop
 8008488:	200003ec 	.word	0x200003ec

0800848c <__ssputs_r>:
 800848c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	688e      	ldr	r6, [r1, #8]
 8008492:	429e      	cmp	r6, r3
 8008494:	4682      	mov	sl, r0
 8008496:	460c      	mov	r4, r1
 8008498:	4690      	mov	r8, r2
 800849a:	461f      	mov	r7, r3
 800849c:	d838      	bhi.n	8008510 <__ssputs_r+0x84>
 800849e:	898a      	ldrh	r2, [r1, #12]
 80084a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084a4:	d032      	beq.n	800850c <__ssputs_r+0x80>
 80084a6:	6825      	ldr	r5, [r4, #0]
 80084a8:	6909      	ldr	r1, [r1, #16]
 80084aa:	eba5 0901 	sub.w	r9, r5, r1
 80084ae:	6965      	ldr	r5, [r4, #20]
 80084b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084b8:	3301      	adds	r3, #1
 80084ba:	444b      	add	r3, r9
 80084bc:	106d      	asrs	r5, r5, #1
 80084be:	429d      	cmp	r5, r3
 80084c0:	bf38      	it	cc
 80084c2:	461d      	movcc	r5, r3
 80084c4:	0553      	lsls	r3, r2, #21
 80084c6:	d531      	bpl.n	800852c <__ssputs_r+0xa0>
 80084c8:	4629      	mov	r1, r5
 80084ca:	f7ff ff6b 	bl	80083a4 <_malloc_r>
 80084ce:	4606      	mov	r6, r0
 80084d0:	b950      	cbnz	r0, 80084e8 <__ssputs_r+0x5c>
 80084d2:	230c      	movs	r3, #12
 80084d4:	f8ca 3000 	str.w	r3, [sl]
 80084d8:	89a3      	ldrh	r3, [r4, #12]
 80084da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084de:	81a3      	strh	r3, [r4, #12]
 80084e0:	f04f 30ff 	mov.w	r0, #4294967295
 80084e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e8:	6921      	ldr	r1, [r4, #16]
 80084ea:	464a      	mov	r2, r9
 80084ec:	f7ff fa08 	bl	8007900 <memcpy>
 80084f0:	89a3      	ldrh	r3, [r4, #12]
 80084f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084fa:	81a3      	strh	r3, [r4, #12]
 80084fc:	6126      	str	r6, [r4, #16]
 80084fe:	6165      	str	r5, [r4, #20]
 8008500:	444e      	add	r6, r9
 8008502:	eba5 0509 	sub.w	r5, r5, r9
 8008506:	6026      	str	r6, [r4, #0]
 8008508:	60a5      	str	r5, [r4, #8]
 800850a:	463e      	mov	r6, r7
 800850c:	42be      	cmp	r6, r7
 800850e:	d900      	bls.n	8008512 <__ssputs_r+0x86>
 8008510:	463e      	mov	r6, r7
 8008512:	6820      	ldr	r0, [r4, #0]
 8008514:	4632      	mov	r2, r6
 8008516:	4641      	mov	r1, r8
 8008518:	f000 ff24 	bl	8009364 <memmove>
 800851c:	68a3      	ldr	r3, [r4, #8]
 800851e:	1b9b      	subs	r3, r3, r6
 8008520:	60a3      	str	r3, [r4, #8]
 8008522:	6823      	ldr	r3, [r4, #0]
 8008524:	4433      	add	r3, r6
 8008526:	6023      	str	r3, [r4, #0]
 8008528:	2000      	movs	r0, #0
 800852a:	e7db      	b.n	80084e4 <__ssputs_r+0x58>
 800852c:	462a      	mov	r2, r5
 800852e:	f000 ff3f 	bl	80093b0 <_realloc_r>
 8008532:	4606      	mov	r6, r0
 8008534:	2800      	cmp	r0, #0
 8008536:	d1e1      	bne.n	80084fc <__ssputs_r+0x70>
 8008538:	6921      	ldr	r1, [r4, #16]
 800853a:	4650      	mov	r0, sl
 800853c:	f7ff fec6 	bl	80082cc <_free_r>
 8008540:	e7c7      	b.n	80084d2 <__ssputs_r+0x46>
	...

08008544 <_svfiprintf_r>:
 8008544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008548:	4698      	mov	r8, r3
 800854a:	898b      	ldrh	r3, [r1, #12]
 800854c:	061b      	lsls	r3, r3, #24
 800854e:	b09d      	sub	sp, #116	; 0x74
 8008550:	4607      	mov	r7, r0
 8008552:	460d      	mov	r5, r1
 8008554:	4614      	mov	r4, r2
 8008556:	d50e      	bpl.n	8008576 <_svfiprintf_r+0x32>
 8008558:	690b      	ldr	r3, [r1, #16]
 800855a:	b963      	cbnz	r3, 8008576 <_svfiprintf_r+0x32>
 800855c:	2140      	movs	r1, #64	; 0x40
 800855e:	f7ff ff21 	bl	80083a4 <_malloc_r>
 8008562:	6028      	str	r0, [r5, #0]
 8008564:	6128      	str	r0, [r5, #16]
 8008566:	b920      	cbnz	r0, 8008572 <_svfiprintf_r+0x2e>
 8008568:	230c      	movs	r3, #12
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	f04f 30ff 	mov.w	r0, #4294967295
 8008570:	e0d1      	b.n	8008716 <_svfiprintf_r+0x1d2>
 8008572:	2340      	movs	r3, #64	; 0x40
 8008574:	616b      	str	r3, [r5, #20]
 8008576:	2300      	movs	r3, #0
 8008578:	9309      	str	r3, [sp, #36]	; 0x24
 800857a:	2320      	movs	r3, #32
 800857c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008580:	f8cd 800c 	str.w	r8, [sp, #12]
 8008584:	2330      	movs	r3, #48	; 0x30
 8008586:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008730 <_svfiprintf_r+0x1ec>
 800858a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800858e:	f04f 0901 	mov.w	r9, #1
 8008592:	4623      	mov	r3, r4
 8008594:	469a      	mov	sl, r3
 8008596:	f813 2b01 	ldrb.w	r2, [r3], #1
 800859a:	b10a      	cbz	r2, 80085a0 <_svfiprintf_r+0x5c>
 800859c:	2a25      	cmp	r2, #37	; 0x25
 800859e:	d1f9      	bne.n	8008594 <_svfiprintf_r+0x50>
 80085a0:	ebba 0b04 	subs.w	fp, sl, r4
 80085a4:	d00b      	beq.n	80085be <_svfiprintf_r+0x7a>
 80085a6:	465b      	mov	r3, fp
 80085a8:	4622      	mov	r2, r4
 80085aa:	4629      	mov	r1, r5
 80085ac:	4638      	mov	r0, r7
 80085ae:	f7ff ff6d 	bl	800848c <__ssputs_r>
 80085b2:	3001      	adds	r0, #1
 80085b4:	f000 80aa 	beq.w	800870c <_svfiprintf_r+0x1c8>
 80085b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085ba:	445a      	add	r2, fp
 80085bc:	9209      	str	r2, [sp, #36]	; 0x24
 80085be:	f89a 3000 	ldrb.w	r3, [sl]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 80a2 	beq.w	800870c <_svfiprintf_r+0x1c8>
 80085c8:	2300      	movs	r3, #0
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085d2:	f10a 0a01 	add.w	sl, sl, #1
 80085d6:	9304      	str	r3, [sp, #16]
 80085d8:	9307      	str	r3, [sp, #28]
 80085da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085de:	931a      	str	r3, [sp, #104]	; 0x68
 80085e0:	4654      	mov	r4, sl
 80085e2:	2205      	movs	r2, #5
 80085e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085e8:	4851      	ldr	r0, [pc, #324]	; (8008730 <_svfiprintf_r+0x1ec>)
 80085ea:	f7f7 fe09 	bl	8000200 <memchr>
 80085ee:	9a04      	ldr	r2, [sp, #16]
 80085f0:	b9d8      	cbnz	r0, 800862a <_svfiprintf_r+0xe6>
 80085f2:	06d0      	lsls	r0, r2, #27
 80085f4:	bf44      	itt	mi
 80085f6:	2320      	movmi	r3, #32
 80085f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085fc:	0711      	lsls	r1, r2, #28
 80085fe:	bf44      	itt	mi
 8008600:	232b      	movmi	r3, #43	; 0x2b
 8008602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008606:	f89a 3000 	ldrb.w	r3, [sl]
 800860a:	2b2a      	cmp	r3, #42	; 0x2a
 800860c:	d015      	beq.n	800863a <_svfiprintf_r+0xf6>
 800860e:	9a07      	ldr	r2, [sp, #28]
 8008610:	4654      	mov	r4, sl
 8008612:	2000      	movs	r0, #0
 8008614:	f04f 0c0a 	mov.w	ip, #10
 8008618:	4621      	mov	r1, r4
 800861a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800861e:	3b30      	subs	r3, #48	; 0x30
 8008620:	2b09      	cmp	r3, #9
 8008622:	d94e      	bls.n	80086c2 <_svfiprintf_r+0x17e>
 8008624:	b1b0      	cbz	r0, 8008654 <_svfiprintf_r+0x110>
 8008626:	9207      	str	r2, [sp, #28]
 8008628:	e014      	b.n	8008654 <_svfiprintf_r+0x110>
 800862a:	eba0 0308 	sub.w	r3, r0, r8
 800862e:	fa09 f303 	lsl.w	r3, r9, r3
 8008632:	4313      	orrs	r3, r2
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	46a2      	mov	sl, r4
 8008638:	e7d2      	b.n	80085e0 <_svfiprintf_r+0x9c>
 800863a:	9b03      	ldr	r3, [sp, #12]
 800863c:	1d19      	adds	r1, r3, #4
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	9103      	str	r1, [sp, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	bfbb      	ittet	lt
 8008646:	425b      	neglt	r3, r3
 8008648:	f042 0202 	orrlt.w	r2, r2, #2
 800864c:	9307      	strge	r3, [sp, #28]
 800864e:	9307      	strlt	r3, [sp, #28]
 8008650:	bfb8      	it	lt
 8008652:	9204      	strlt	r2, [sp, #16]
 8008654:	7823      	ldrb	r3, [r4, #0]
 8008656:	2b2e      	cmp	r3, #46	; 0x2e
 8008658:	d10c      	bne.n	8008674 <_svfiprintf_r+0x130>
 800865a:	7863      	ldrb	r3, [r4, #1]
 800865c:	2b2a      	cmp	r3, #42	; 0x2a
 800865e:	d135      	bne.n	80086cc <_svfiprintf_r+0x188>
 8008660:	9b03      	ldr	r3, [sp, #12]
 8008662:	1d1a      	adds	r2, r3, #4
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	9203      	str	r2, [sp, #12]
 8008668:	2b00      	cmp	r3, #0
 800866a:	bfb8      	it	lt
 800866c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008670:	3402      	adds	r4, #2
 8008672:	9305      	str	r3, [sp, #20]
 8008674:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008740 <_svfiprintf_r+0x1fc>
 8008678:	7821      	ldrb	r1, [r4, #0]
 800867a:	2203      	movs	r2, #3
 800867c:	4650      	mov	r0, sl
 800867e:	f7f7 fdbf 	bl	8000200 <memchr>
 8008682:	b140      	cbz	r0, 8008696 <_svfiprintf_r+0x152>
 8008684:	2340      	movs	r3, #64	; 0x40
 8008686:	eba0 000a 	sub.w	r0, r0, sl
 800868a:	fa03 f000 	lsl.w	r0, r3, r0
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	4303      	orrs	r3, r0
 8008692:	3401      	adds	r4, #1
 8008694:	9304      	str	r3, [sp, #16]
 8008696:	f814 1b01 	ldrb.w	r1, [r4], #1
 800869a:	4826      	ldr	r0, [pc, #152]	; (8008734 <_svfiprintf_r+0x1f0>)
 800869c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086a0:	2206      	movs	r2, #6
 80086a2:	f7f7 fdad 	bl	8000200 <memchr>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	d038      	beq.n	800871c <_svfiprintf_r+0x1d8>
 80086aa:	4b23      	ldr	r3, [pc, #140]	; (8008738 <_svfiprintf_r+0x1f4>)
 80086ac:	bb1b      	cbnz	r3, 80086f6 <_svfiprintf_r+0x1b2>
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	3307      	adds	r3, #7
 80086b2:	f023 0307 	bic.w	r3, r3, #7
 80086b6:	3308      	adds	r3, #8
 80086b8:	9303      	str	r3, [sp, #12]
 80086ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086bc:	4433      	add	r3, r6
 80086be:	9309      	str	r3, [sp, #36]	; 0x24
 80086c0:	e767      	b.n	8008592 <_svfiprintf_r+0x4e>
 80086c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80086c6:	460c      	mov	r4, r1
 80086c8:	2001      	movs	r0, #1
 80086ca:	e7a5      	b.n	8008618 <_svfiprintf_r+0xd4>
 80086cc:	2300      	movs	r3, #0
 80086ce:	3401      	adds	r4, #1
 80086d0:	9305      	str	r3, [sp, #20]
 80086d2:	4619      	mov	r1, r3
 80086d4:	f04f 0c0a 	mov.w	ip, #10
 80086d8:	4620      	mov	r0, r4
 80086da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086de:	3a30      	subs	r2, #48	; 0x30
 80086e0:	2a09      	cmp	r2, #9
 80086e2:	d903      	bls.n	80086ec <_svfiprintf_r+0x1a8>
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d0c5      	beq.n	8008674 <_svfiprintf_r+0x130>
 80086e8:	9105      	str	r1, [sp, #20]
 80086ea:	e7c3      	b.n	8008674 <_svfiprintf_r+0x130>
 80086ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80086f0:	4604      	mov	r4, r0
 80086f2:	2301      	movs	r3, #1
 80086f4:	e7f0      	b.n	80086d8 <_svfiprintf_r+0x194>
 80086f6:	ab03      	add	r3, sp, #12
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	462a      	mov	r2, r5
 80086fc:	4b0f      	ldr	r3, [pc, #60]	; (800873c <_svfiprintf_r+0x1f8>)
 80086fe:	a904      	add	r1, sp, #16
 8008700:	4638      	mov	r0, r7
 8008702:	f3af 8000 	nop.w
 8008706:	1c42      	adds	r2, r0, #1
 8008708:	4606      	mov	r6, r0
 800870a:	d1d6      	bne.n	80086ba <_svfiprintf_r+0x176>
 800870c:	89ab      	ldrh	r3, [r5, #12]
 800870e:	065b      	lsls	r3, r3, #25
 8008710:	f53f af2c 	bmi.w	800856c <_svfiprintf_r+0x28>
 8008714:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008716:	b01d      	add	sp, #116	; 0x74
 8008718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800871c:	ab03      	add	r3, sp, #12
 800871e:	9300      	str	r3, [sp, #0]
 8008720:	462a      	mov	r2, r5
 8008722:	4b06      	ldr	r3, [pc, #24]	; (800873c <_svfiprintf_r+0x1f8>)
 8008724:	a904      	add	r1, sp, #16
 8008726:	4638      	mov	r0, r7
 8008728:	f000 f9d4 	bl	8008ad4 <_printf_i>
 800872c:	e7eb      	b.n	8008706 <_svfiprintf_r+0x1c2>
 800872e:	bf00      	nop
 8008730:	08009974 	.word	0x08009974
 8008734:	0800997e 	.word	0x0800997e
 8008738:	00000000 	.word	0x00000000
 800873c:	0800848d 	.word	0x0800848d
 8008740:	0800997a 	.word	0x0800997a

08008744 <__sfputc_r>:
 8008744:	6893      	ldr	r3, [r2, #8]
 8008746:	3b01      	subs	r3, #1
 8008748:	2b00      	cmp	r3, #0
 800874a:	b410      	push	{r4}
 800874c:	6093      	str	r3, [r2, #8]
 800874e:	da08      	bge.n	8008762 <__sfputc_r+0x1e>
 8008750:	6994      	ldr	r4, [r2, #24]
 8008752:	42a3      	cmp	r3, r4
 8008754:	db01      	blt.n	800875a <__sfputc_r+0x16>
 8008756:	290a      	cmp	r1, #10
 8008758:	d103      	bne.n	8008762 <__sfputc_r+0x1e>
 800875a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800875e:	f000 bb0b 	b.w	8008d78 <__swbuf_r>
 8008762:	6813      	ldr	r3, [r2, #0]
 8008764:	1c58      	adds	r0, r3, #1
 8008766:	6010      	str	r0, [r2, #0]
 8008768:	7019      	strb	r1, [r3, #0]
 800876a:	4608      	mov	r0, r1
 800876c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008770:	4770      	bx	lr

08008772 <__sfputs_r>:
 8008772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008774:	4606      	mov	r6, r0
 8008776:	460f      	mov	r7, r1
 8008778:	4614      	mov	r4, r2
 800877a:	18d5      	adds	r5, r2, r3
 800877c:	42ac      	cmp	r4, r5
 800877e:	d101      	bne.n	8008784 <__sfputs_r+0x12>
 8008780:	2000      	movs	r0, #0
 8008782:	e007      	b.n	8008794 <__sfputs_r+0x22>
 8008784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008788:	463a      	mov	r2, r7
 800878a:	4630      	mov	r0, r6
 800878c:	f7ff ffda 	bl	8008744 <__sfputc_r>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d1f3      	bne.n	800877c <__sfputs_r+0xa>
 8008794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008798 <_vfiprintf_r>:
 8008798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879c:	460d      	mov	r5, r1
 800879e:	b09d      	sub	sp, #116	; 0x74
 80087a0:	4614      	mov	r4, r2
 80087a2:	4698      	mov	r8, r3
 80087a4:	4606      	mov	r6, r0
 80087a6:	b118      	cbz	r0, 80087b0 <_vfiprintf_r+0x18>
 80087a8:	6983      	ldr	r3, [r0, #24]
 80087aa:	b90b      	cbnz	r3, 80087b0 <_vfiprintf_r+0x18>
 80087ac:	f000 fcd4 	bl	8009158 <__sinit>
 80087b0:	4b89      	ldr	r3, [pc, #548]	; (80089d8 <_vfiprintf_r+0x240>)
 80087b2:	429d      	cmp	r5, r3
 80087b4:	d11b      	bne.n	80087ee <_vfiprintf_r+0x56>
 80087b6:	6875      	ldr	r5, [r6, #4]
 80087b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087ba:	07d9      	lsls	r1, r3, #31
 80087bc:	d405      	bmi.n	80087ca <_vfiprintf_r+0x32>
 80087be:	89ab      	ldrh	r3, [r5, #12]
 80087c0:	059a      	lsls	r2, r3, #22
 80087c2:	d402      	bmi.n	80087ca <_vfiprintf_r+0x32>
 80087c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087c6:	f000 fd65 	bl	8009294 <__retarget_lock_acquire_recursive>
 80087ca:	89ab      	ldrh	r3, [r5, #12]
 80087cc:	071b      	lsls	r3, r3, #28
 80087ce:	d501      	bpl.n	80087d4 <_vfiprintf_r+0x3c>
 80087d0:	692b      	ldr	r3, [r5, #16]
 80087d2:	b9eb      	cbnz	r3, 8008810 <_vfiprintf_r+0x78>
 80087d4:	4629      	mov	r1, r5
 80087d6:	4630      	mov	r0, r6
 80087d8:	f000 fb2e 	bl	8008e38 <__swsetup_r>
 80087dc:	b1c0      	cbz	r0, 8008810 <_vfiprintf_r+0x78>
 80087de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087e0:	07dc      	lsls	r4, r3, #31
 80087e2:	d50e      	bpl.n	8008802 <_vfiprintf_r+0x6a>
 80087e4:	f04f 30ff 	mov.w	r0, #4294967295
 80087e8:	b01d      	add	sp, #116	; 0x74
 80087ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ee:	4b7b      	ldr	r3, [pc, #492]	; (80089dc <_vfiprintf_r+0x244>)
 80087f0:	429d      	cmp	r5, r3
 80087f2:	d101      	bne.n	80087f8 <_vfiprintf_r+0x60>
 80087f4:	68b5      	ldr	r5, [r6, #8]
 80087f6:	e7df      	b.n	80087b8 <_vfiprintf_r+0x20>
 80087f8:	4b79      	ldr	r3, [pc, #484]	; (80089e0 <_vfiprintf_r+0x248>)
 80087fa:	429d      	cmp	r5, r3
 80087fc:	bf08      	it	eq
 80087fe:	68f5      	ldreq	r5, [r6, #12]
 8008800:	e7da      	b.n	80087b8 <_vfiprintf_r+0x20>
 8008802:	89ab      	ldrh	r3, [r5, #12]
 8008804:	0598      	lsls	r0, r3, #22
 8008806:	d4ed      	bmi.n	80087e4 <_vfiprintf_r+0x4c>
 8008808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800880a:	f000 fd44 	bl	8009296 <__retarget_lock_release_recursive>
 800880e:	e7e9      	b.n	80087e4 <_vfiprintf_r+0x4c>
 8008810:	2300      	movs	r3, #0
 8008812:	9309      	str	r3, [sp, #36]	; 0x24
 8008814:	2320      	movs	r3, #32
 8008816:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800881a:	f8cd 800c 	str.w	r8, [sp, #12]
 800881e:	2330      	movs	r3, #48	; 0x30
 8008820:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80089e4 <_vfiprintf_r+0x24c>
 8008824:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008828:	f04f 0901 	mov.w	r9, #1
 800882c:	4623      	mov	r3, r4
 800882e:	469a      	mov	sl, r3
 8008830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008834:	b10a      	cbz	r2, 800883a <_vfiprintf_r+0xa2>
 8008836:	2a25      	cmp	r2, #37	; 0x25
 8008838:	d1f9      	bne.n	800882e <_vfiprintf_r+0x96>
 800883a:	ebba 0b04 	subs.w	fp, sl, r4
 800883e:	d00b      	beq.n	8008858 <_vfiprintf_r+0xc0>
 8008840:	465b      	mov	r3, fp
 8008842:	4622      	mov	r2, r4
 8008844:	4629      	mov	r1, r5
 8008846:	4630      	mov	r0, r6
 8008848:	f7ff ff93 	bl	8008772 <__sfputs_r>
 800884c:	3001      	adds	r0, #1
 800884e:	f000 80aa 	beq.w	80089a6 <_vfiprintf_r+0x20e>
 8008852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008854:	445a      	add	r2, fp
 8008856:	9209      	str	r2, [sp, #36]	; 0x24
 8008858:	f89a 3000 	ldrb.w	r3, [sl]
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80a2 	beq.w	80089a6 <_vfiprintf_r+0x20e>
 8008862:	2300      	movs	r3, #0
 8008864:	f04f 32ff 	mov.w	r2, #4294967295
 8008868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800886c:	f10a 0a01 	add.w	sl, sl, #1
 8008870:	9304      	str	r3, [sp, #16]
 8008872:	9307      	str	r3, [sp, #28]
 8008874:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008878:	931a      	str	r3, [sp, #104]	; 0x68
 800887a:	4654      	mov	r4, sl
 800887c:	2205      	movs	r2, #5
 800887e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008882:	4858      	ldr	r0, [pc, #352]	; (80089e4 <_vfiprintf_r+0x24c>)
 8008884:	f7f7 fcbc 	bl	8000200 <memchr>
 8008888:	9a04      	ldr	r2, [sp, #16]
 800888a:	b9d8      	cbnz	r0, 80088c4 <_vfiprintf_r+0x12c>
 800888c:	06d1      	lsls	r1, r2, #27
 800888e:	bf44      	itt	mi
 8008890:	2320      	movmi	r3, #32
 8008892:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008896:	0713      	lsls	r3, r2, #28
 8008898:	bf44      	itt	mi
 800889a:	232b      	movmi	r3, #43	; 0x2b
 800889c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088a0:	f89a 3000 	ldrb.w	r3, [sl]
 80088a4:	2b2a      	cmp	r3, #42	; 0x2a
 80088a6:	d015      	beq.n	80088d4 <_vfiprintf_r+0x13c>
 80088a8:	9a07      	ldr	r2, [sp, #28]
 80088aa:	4654      	mov	r4, sl
 80088ac:	2000      	movs	r0, #0
 80088ae:	f04f 0c0a 	mov.w	ip, #10
 80088b2:	4621      	mov	r1, r4
 80088b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088b8:	3b30      	subs	r3, #48	; 0x30
 80088ba:	2b09      	cmp	r3, #9
 80088bc:	d94e      	bls.n	800895c <_vfiprintf_r+0x1c4>
 80088be:	b1b0      	cbz	r0, 80088ee <_vfiprintf_r+0x156>
 80088c0:	9207      	str	r2, [sp, #28]
 80088c2:	e014      	b.n	80088ee <_vfiprintf_r+0x156>
 80088c4:	eba0 0308 	sub.w	r3, r0, r8
 80088c8:	fa09 f303 	lsl.w	r3, r9, r3
 80088cc:	4313      	orrs	r3, r2
 80088ce:	9304      	str	r3, [sp, #16]
 80088d0:	46a2      	mov	sl, r4
 80088d2:	e7d2      	b.n	800887a <_vfiprintf_r+0xe2>
 80088d4:	9b03      	ldr	r3, [sp, #12]
 80088d6:	1d19      	adds	r1, r3, #4
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	9103      	str	r1, [sp, #12]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	bfbb      	ittet	lt
 80088e0:	425b      	neglt	r3, r3
 80088e2:	f042 0202 	orrlt.w	r2, r2, #2
 80088e6:	9307      	strge	r3, [sp, #28]
 80088e8:	9307      	strlt	r3, [sp, #28]
 80088ea:	bfb8      	it	lt
 80088ec:	9204      	strlt	r2, [sp, #16]
 80088ee:	7823      	ldrb	r3, [r4, #0]
 80088f0:	2b2e      	cmp	r3, #46	; 0x2e
 80088f2:	d10c      	bne.n	800890e <_vfiprintf_r+0x176>
 80088f4:	7863      	ldrb	r3, [r4, #1]
 80088f6:	2b2a      	cmp	r3, #42	; 0x2a
 80088f8:	d135      	bne.n	8008966 <_vfiprintf_r+0x1ce>
 80088fa:	9b03      	ldr	r3, [sp, #12]
 80088fc:	1d1a      	adds	r2, r3, #4
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	9203      	str	r2, [sp, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	bfb8      	it	lt
 8008906:	f04f 33ff 	movlt.w	r3, #4294967295
 800890a:	3402      	adds	r4, #2
 800890c:	9305      	str	r3, [sp, #20]
 800890e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80089f4 <_vfiprintf_r+0x25c>
 8008912:	7821      	ldrb	r1, [r4, #0]
 8008914:	2203      	movs	r2, #3
 8008916:	4650      	mov	r0, sl
 8008918:	f7f7 fc72 	bl	8000200 <memchr>
 800891c:	b140      	cbz	r0, 8008930 <_vfiprintf_r+0x198>
 800891e:	2340      	movs	r3, #64	; 0x40
 8008920:	eba0 000a 	sub.w	r0, r0, sl
 8008924:	fa03 f000 	lsl.w	r0, r3, r0
 8008928:	9b04      	ldr	r3, [sp, #16]
 800892a:	4303      	orrs	r3, r0
 800892c:	3401      	adds	r4, #1
 800892e:	9304      	str	r3, [sp, #16]
 8008930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008934:	482c      	ldr	r0, [pc, #176]	; (80089e8 <_vfiprintf_r+0x250>)
 8008936:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800893a:	2206      	movs	r2, #6
 800893c:	f7f7 fc60 	bl	8000200 <memchr>
 8008940:	2800      	cmp	r0, #0
 8008942:	d03f      	beq.n	80089c4 <_vfiprintf_r+0x22c>
 8008944:	4b29      	ldr	r3, [pc, #164]	; (80089ec <_vfiprintf_r+0x254>)
 8008946:	bb1b      	cbnz	r3, 8008990 <_vfiprintf_r+0x1f8>
 8008948:	9b03      	ldr	r3, [sp, #12]
 800894a:	3307      	adds	r3, #7
 800894c:	f023 0307 	bic.w	r3, r3, #7
 8008950:	3308      	adds	r3, #8
 8008952:	9303      	str	r3, [sp, #12]
 8008954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008956:	443b      	add	r3, r7
 8008958:	9309      	str	r3, [sp, #36]	; 0x24
 800895a:	e767      	b.n	800882c <_vfiprintf_r+0x94>
 800895c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008960:	460c      	mov	r4, r1
 8008962:	2001      	movs	r0, #1
 8008964:	e7a5      	b.n	80088b2 <_vfiprintf_r+0x11a>
 8008966:	2300      	movs	r3, #0
 8008968:	3401      	adds	r4, #1
 800896a:	9305      	str	r3, [sp, #20]
 800896c:	4619      	mov	r1, r3
 800896e:	f04f 0c0a 	mov.w	ip, #10
 8008972:	4620      	mov	r0, r4
 8008974:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008978:	3a30      	subs	r2, #48	; 0x30
 800897a:	2a09      	cmp	r2, #9
 800897c:	d903      	bls.n	8008986 <_vfiprintf_r+0x1ee>
 800897e:	2b00      	cmp	r3, #0
 8008980:	d0c5      	beq.n	800890e <_vfiprintf_r+0x176>
 8008982:	9105      	str	r1, [sp, #20]
 8008984:	e7c3      	b.n	800890e <_vfiprintf_r+0x176>
 8008986:	fb0c 2101 	mla	r1, ip, r1, r2
 800898a:	4604      	mov	r4, r0
 800898c:	2301      	movs	r3, #1
 800898e:	e7f0      	b.n	8008972 <_vfiprintf_r+0x1da>
 8008990:	ab03      	add	r3, sp, #12
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	462a      	mov	r2, r5
 8008996:	4b16      	ldr	r3, [pc, #88]	; (80089f0 <_vfiprintf_r+0x258>)
 8008998:	a904      	add	r1, sp, #16
 800899a:	4630      	mov	r0, r6
 800899c:	f3af 8000 	nop.w
 80089a0:	4607      	mov	r7, r0
 80089a2:	1c78      	adds	r0, r7, #1
 80089a4:	d1d6      	bne.n	8008954 <_vfiprintf_r+0x1bc>
 80089a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089a8:	07d9      	lsls	r1, r3, #31
 80089aa:	d405      	bmi.n	80089b8 <_vfiprintf_r+0x220>
 80089ac:	89ab      	ldrh	r3, [r5, #12]
 80089ae:	059a      	lsls	r2, r3, #22
 80089b0:	d402      	bmi.n	80089b8 <_vfiprintf_r+0x220>
 80089b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089b4:	f000 fc6f 	bl	8009296 <__retarget_lock_release_recursive>
 80089b8:	89ab      	ldrh	r3, [r5, #12]
 80089ba:	065b      	lsls	r3, r3, #25
 80089bc:	f53f af12 	bmi.w	80087e4 <_vfiprintf_r+0x4c>
 80089c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089c2:	e711      	b.n	80087e8 <_vfiprintf_r+0x50>
 80089c4:	ab03      	add	r3, sp, #12
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	462a      	mov	r2, r5
 80089ca:	4b09      	ldr	r3, [pc, #36]	; (80089f0 <_vfiprintf_r+0x258>)
 80089cc:	a904      	add	r1, sp, #16
 80089ce:	4630      	mov	r0, r6
 80089d0:	f000 f880 	bl	8008ad4 <_printf_i>
 80089d4:	e7e4      	b.n	80089a0 <_vfiprintf_r+0x208>
 80089d6:	bf00      	nop
 80089d8:	08009ac8 	.word	0x08009ac8
 80089dc:	08009ae8 	.word	0x08009ae8
 80089e0:	08009aa8 	.word	0x08009aa8
 80089e4:	08009974 	.word	0x08009974
 80089e8:	0800997e 	.word	0x0800997e
 80089ec:	00000000 	.word	0x00000000
 80089f0:	08008773 	.word	0x08008773
 80089f4:	0800997a 	.word	0x0800997a

080089f8 <_printf_common>:
 80089f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089fc:	4616      	mov	r6, r2
 80089fe:	4699      	mov	r9, r3
 8008a00:	688a      	ldr	r2, [r1, #8]
 8008a02:	690b      	ldr	r3, [r1, #16]
 8008a04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	bfb8      	it	lt
 8008a0c:	4613      	movlt	r3, r2
 8008a0e:	6033      	str	r3, [r6, #0]
 8008a10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a14:	4607      	mov	r7, r0
 8008a16:	460c      	mov	r4, r1
 8008a18:	b10a      	cbz	r2, 8008a1e <_printf_common+0x26>
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	6033      	str	r3, [r6, #0]
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	0699      	lsls	r1, r3, #26
 8008a22:	bf42      	ittt	mi
 8008a24:	6833      	ldrmi	r3, [r6, #0]
 8008a26:	3302      	addmi	r3, #2
 8008a28:	6033      	strmi	r3, [r6, #0]
 8008a2a:	6825      	ldr	r5, [r4, #0]
 8008a2c:	f015 0506 	ands.w	r5, r5, #6
 8008a30:	d106      	bne.n	8008a40 <_printf_common+0x48>
 8008a32:	f104 0a19 	add.w	sl, r4, #25
 8008a36:	68e3      	ldr	r3, [r4, #12]
 8008a38:	6832      	ldr	r2, [r6, #0]
 8008a3a:	1a9b      	subs	r3, r3, r2
 8008a3c:	42ab      	cmp	r3, r5
 8008a3e:	dc26      	bgt.n	8008a8e <_printf_common+0x96>
 8008a40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a44:	1e13      	subs	r3, r2, #0
 8008a46:	6822      	ldr	r2, [r4, #0]
 8008a48:	bf18      	it	ne
 8008a4a:	2301      	movne	r3, #1
 8008a4c:	0692      	lsls	r2, r2, #26
 8008a4e:	d42b      	bmi.n	8008aa8 <_printf_common+0xb0>
 8008a50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a54:	4649      	mov	r1, r9
 8008a56:	4638      	mov	r0, r7
 8008a58:	47c0      	blx	r8
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	d01e      	beq.n	8008a9c <_printf_common+0xa4>
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	68e5      	ldr	r5, [r4, #12]
 8008a62:	6832      	ldr	r2, [r6, #0]
 8008a64:	f003 0306 	and.w	r3, r3, #6
 8008a68:	2b04      	cmp	r3, #4
 8008a6a:	bf08      	it	eq
 8008a6c:	1aad      	subeq	r5, r5, r2
 8008a6e:	68a3      	ldr	r3, [r4, #8]
 8008a70:	6922      	ldr	r2, [r4, #16]
 8008a72:	bf0c      	ite	eq
 8008a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a78:	2500      	movne	r5, #0
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	bfc4      	itt	gt
 8008a7e:	1a9b      	subgt	r3, r3, r2
 8008a80:	18ed      	addgt	r5, r5, r3
 8008a82:	2600      	movs	r6, #0
 8008a84:	341a      	adds	r4, #26
 8008a86:	42b5      	cmp	r5, r6
 8008a88:	d11a      	bne.n	8008ac0 <_printf_common+0xc8>
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	e008      	b.n	8008aa0 <_printf_common+0xa8>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	4652      	mov	r2, sl
 8008a92:	4649      	mov	r1, r9
 8008a94:	4638      	mov	r0, r7
 8008a96:	47c0      	blx	r8
 8008a98:	3001      	adds	r0, #1
 8008a9a:	d103      	bne.n	8008aa4 <_printf_common+0xac>
 8008a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa4:	3501      	adds	r5, #1
 8008aa6:	e7c6      	b.n	8008a36 <_printf_common+0x3e>
 8008aa8:	18e1      	adds	r1, r4, r3
 8008aaa:	1c5a      	adds	r2, r3, #1
 8008aac:	2030      	movs	r0, #48	; 0x30
 8008aae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ab2:	4422      	add	r2, r4
 8008ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ab8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008abc:	3302      	adds	r3, #2
 8008abe:	e7c7      	b.n	8008a50 <_printf_common+0x58>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	4649      	mov	r1, r9
 8008ac6:	4638      	mov	r0, r7
 8008ac8:	47c0      	blx	r8
 8008aca:	3001      	adds	r0, #1
 8008acc:	d0e6      	beq.n	8008a9c <_printf_common+0xa4>
 8008ace:	3601      	adds	r6, #1
 8008ad0:	e7d9      	b.n	8008a86 <_printf_common+0x8e>
	...

08008ad4 <_printf_i>:
 8008ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad8:	7e0f      	ldrb	r7, [r1, #24]
 8008ada:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008adc:	2f78      	cmp	r7, #120	; 0x78
 8008ade:	4691      	mov	r9, r2
 8008ae0:	4680      	mov	r8, r0
 8008ae2:	460c      	mov	r4, r1
 8008ae4:	469a      	mov	sl, r3
 8008ae6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008aea:	d807      	bhi.n	8008afc <_printf_i+0x28>
 8008aec:	2f62      	cmp	r7, #98	; 0x62
 8008aee:	d80a      	bhi.n	8008b06 <_printf_i+0x32>
 8008af0:	2f00      	cmp	r7, #0
 8008af2:	f000 80d8 	beq.w	8008ca6 <_printf_i+0x1d2>
 8008af6:	2f58      	cmp	r7, #88	; 0x58
 8008af8:	f000 80a3 	beq.w	8008c42 <_printf_i+0x16e>
 8008afc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b04:	e03a      	b.n	8008b7c <_printf_i+0xa8>
 8008b06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b0a:	2b15      	cmp	r3, #21
 8008b0c:	d8f6      	bhi.n	8008afc <_printf_i+0x28>
 8008b0e:	a101      	add	r1, pc, #4	; (adr r1, 8008b14 <_printf_i+0x40>)
 8008b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b14:	08008b6d 	.word	0x08008b6d
 8008b18:	08008b81 	.word	0x08008b81
 8008b1c:	08008afd 	.word	0x08008afd
 8008b20:	08008afd 	.word	0x08008afd
 8008b24:	08008afd 	.word	0x08008afd
 8008b28:	08008afd 	.word	0x08008afd
 8008b2c:	08008b81 	.word	0x08008b81
 8008b30:	08008afd 	.word	0x08008afd
 8008b34:	08008afd 	.word	0x08008afd
 8008b38:	08008afd 	.word	0x08008afd
 8008b3c:	08008afd 	.word	0x08008afd
 8008b40:	08008c8d 	.word	0x08008c8d
 8008b44:	08008bb1 	.word	0x08008bb1
 8008b48:	08008c6f 	.word	0x08008c6f
 8008b4c:	08008afd 	.word	0x08008afd
 8008b50:	08008afd 	.word	0x08008afd
 8008b54:	08008caf 	.word	0x08008caf
 8008b58:	08008afd 	.word	0x08008afd
 8008b5c:	08008bb1 	.word	0x08008bb1
 8008b60:	08008afd 	.word	0x08008afd
 8008b64:	08008afd 	.word	0x08008afd
 8008b68:	08008c77 	.word	0x08008c77
 8008b6c:	682b      	ldr	r3, [r5, #0]
 8008b6e:	1d1a      	adds	r2, r3, #4
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	602a      	str	r2, [r5, #0]
 8008b74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	e0a3      	b.n	8008cc8 <_printf_i+0x1f4>
 8008b80:	6820      	ldr	r0, [r4, #0]
 8008b82:	6829      	ldr	r1, [r5, #0]
 8008b84:	0606      	lsls	r6, r0, #24
 8008b86:	f101 0304 	add.w	r3, r1, #4
 8008b8a:	d50a      	bpl.n	8008ba2 <_printf_i+0xce>
 8008b8c:	680e      	ldr	r6, [r1, #0]
 8008b8e:	602b      	str	r3, [r5, #0]
 8008b90:	2e00      	cmp	r6, #0
 8008b92:	da03      	bge.n	8008b9c <_printf_i+0xc8>
 8008b94:	232d      	movs	r3, #45	; 0x2d
 8008b96:	4276      	negs	r6, r6
 8008b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b9c:	485e      	ldr	r0, [pc, #376]	; (8008d18 <_printf_i+0x244>)
 8008b9e:	230a      	movs	r3, #10
 8008ba0:	e019      	b.n	8008bd6 <_printf_i+0x102>
 8008ba2:	680e      	ldr	r6, [r1, #0]
 8008ba4:	602b      	str	r3, [r5, #0]
 8008ba6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008baa:	bf18      	it	ne
 8008bac:	b236      	sxthne	r6, r6
 8008bae:	e7ef      	b.n	8008b90 <_printf_i+0xbc>
 8008bb0:	682b      	ldr	r3, [r5, #0]
 8008bb2:	6820      	ldr	r0, [r4, #0]
 8008bb4:	1d19      	adds	r1, r3, #4
 8008bb6:	6029      	str	r1, [r5, #0]
 8008bb8:	0601      	lsls	r1, r0, #24
 8008bba:	d501      	bpl.n	8008bc0 <_printf_i+0xec>
 8008bbc:	681e      	ldr	r6, [r3, #0]
 8008bbe:	e002      	b.n	8008bc6 <_printf_i+0xf2>
 8008bc0:	0646      	lsls	r6, r0, #25
 8008bc2:	d5fb      	bpl.n	8008bbc <_printf_i+0xe8>
 8008bc4:	881e      	ldrh	r6, [r3, #0]
 8008bc6:	4854      	ldr	r0, [pc, #336]	; (8008d18 <_printf_i+0x244>)
 8008bc8:	2f6f      	cmp	r7, #111	; 0x6f
 8008bca:	bf0c      	ite	eq
 8008bcc:	2308      	moveq	r3, #8
 8008bce:	230a      	movne	r3, #10
 8008bd0:	2100      	movs	r1, #0
 8008bd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bd6:	6865      	ldr	r5, [r4, #4]
 8008bd8:	60a5      	str	r5, [r4, #8]
 8008bda:	2d00      	cmp	r5, #0
 8008bdc:	bfa2      	ittt	ge
 8008bde:	6821      	ldrge	r1, [r4, #0]
 8008be0:	f021 0104 	bicge.w	r1, r1, #4
 8008be4:	6021      	strge	r1, [r4, #0]
 8008be6:	b90e      	cbnz	r6, 8008bec <_printf_i+0x118>
 8008be8:	2d00      	cmp	r5, #0
 8008bea:	d04d      	beq.n	8008c88 <_printf_i+0x1b4>
 8008bec:	4615      	mov	r5, r2
 8008bee:	fbb6 f1f3 	udiv	r1, r6, r3
 8008bf2:	fb03 6711 	mls	r7, r3, r1, r6
 8008bf6:	5dc7      	ldrb	r7, [r0, r7]
 8008bf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008bfc:	4637      	mov	r7, r6
 8008bfe:	42bb      	cmp	r3, r7
 8008c00:	460e      	mov	r6, r1
 8008c02:	d9f4      	bls.n	8008bee <_printf_i+0x11a>
 8008c04:	2b08      	cmp	r3, #8
 8008c06:	d10b      	bne.n	8008c20 <_printf_i+0x14c>
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	07de      	lsls	r6, r3, #31
 8008c0c:	d508      	bpl.n	8008c20 <_printf_i+0x14c>
 8008c0e:	6923      	ldr	r3, [r4, #16]
 8008c10:	6861      	ldr	r1, [r4, #4]
 8008c12:	4299      	cmp	r1, r3
 8008c14:	bfde      	ittt	le
 8008c16:	2330      	movle	r3, #48	; 0x30
 8008c18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c20:	1b52      	subs	r2, r2, r5
 8008c22:	6122      	str	r2, [r4, #16]
 8008c24:	f8cd a000 	str.w	sl, [sp]
 8008c28:	464b      	mov	r3, r9
 8008c2a:	aa03      	add	r2, sp, #12
 8008c2c:	4621      	mov	r1, r4
 8008c2e:	4640      	mov	r0, r8
 8008c30:	f7ff fee2 	bl	80089f8 <_printf_common>
 8008c34:	3001      	adds	r0, #1
 8008c36:	d14c      	bne.n	8008cd2 <_printf_i+0x1fe>
 8008c38:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3c:	b004      	add	sp, #16
 8008c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c42:	4835      	ldr	r0, [pc, #212]	; (8008d18 <_printf_i+0x244>)
 8008c44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008c48:	6829      	ldr	r1, [r5, #0]
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c50:	6029      	str	r1, [r5, #0]
 8008c52:	061d      	lsls	r5, r3, #24
 8008c54:	d514      	bpl.n	8008c80 <_printf_i+0x1ac>
 8008c56:	07df      	lsls	r7, r3, #31
 8008c58:	bf44      	itt	mi
 8008c5a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c5e:	6023      	strmi	r3, [r4, #0]
 8008c60:	b91e      	cbnz	r6, 8008c6a <_printf_i+0x196>
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	f023 0320 	bic.w	r3, r3, #32
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	2310      	movs	r3, #16
 8008c6c:	e7b0      	b.n	8008bd0 <_printf_i+0xfc>
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	f043 0320 	orr.w	r3, r3, #32
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	2378      	movs	r3, #120	; 0x78
 8008c78:	4828      	ldr	r0, [pc, #160]	; (8008d1c <_printf_i+0x248>)
 8008c7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c7e:	e7e3      	b.n	8008c48 <_printf_i+0x174>
 8008c80:	0659      	lsls	r1, r3, #25
 8008c82:	bf48      	it	mi
 8008c84:	b2b6      	uxthmi	r6, r6
 8008c86:	e7e6      	b.n	8008c56 <_printf_i+0x182>
 8008c88:	4615      	mov	r5, r2
 8008c8a:	e7bb      	b.n	8008c04 <_printf_i+0x130>
 8008c8c:	682b      	ldr	r3, [r5, #0]
 8008c8e:	6826      	ldr	r6, [r4, #0]
 8008c90:	6961      	ldr	r1, [r4, #20]
 8008c92:	1d18      	adds	r0, r3, #4
 8008c94:	6028      	str	r0, [r5, #0]
 8008c96:	0635      	lsls	r5, r6, #24
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	d501      	bpl.n	8008ca0 <_printf_i+0x1cc>
 8008c9c:	6019      	str	r1, [r3, #0]
 8008c9e:	e002      	b.n	8008ca6 <_printf_i+0x1d2>
 8008ca0:	0670      	lsls	r0, r6, #25
 8008ca2:	d5fb      	bpl.n	8008c9c <_printf_i+0x1c8>
 8008ca4:	8019      	strh	r1, [r3, #0]
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	6123      	str	r3, [r4, #16]
 8008caa:	4615      	mov	r5, r2
 8008cac:	e7ba      	b.n	8008c24 <_printf_i+0x150>
 8008cae:	682b      	ldr	r3, [r5, #0]
 8008cb0:	1d1a      	adds	r2, r3, #4
 8008cb2:	602a      	str	r2, [r5, #0]
 8008cb4:	681d      	ldr	r5, [r3, #0]
 8008cb6:	6862      	ldr	r2, [r4, #4]
 8008cb8:	2100      	movs	r1, #0
 8008cba:	4628      	mov	r0, r5
 8008cbc:	f7f7 faa0 	bl	8000200 <memchr>
 8008cc0:	b108      	cbz	r0, 8008cc6 <_printf_i+0x1f2>
 8008cc2:	1b40      	subs	r0, r0, r5
 8008cc4:	6060      	str	r0, [r4, #4]
 8008cc6:	6863      	ldr	r3, [r4, #4]
 8008cc8:	6123      	str	r3, [r4, #16]
 8008cca:	2300      	movs	r3, #0
 8008ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cd0:	e7a8      	b.n	8008c24 <_printf_i+0x150>
 8008cd2:	6923      	ldr	r3, [r4, #16]
 8008cd4:	462a      	mov	r2, r5
 8008cd6:	4649      	mov	r1, r9
 8008cd8:	4640      	mov	r0, r8
 8008cda:	47d0      	blx	sl
 8008cdc:	3001      	adds	r0, #1
 8008cde:	d0ab      	beq.n	8008c38 <_printf_i+0x164>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	079b      	lsls	r3, r3, #30
 8008ce4:	d413      	bmi.n	8008d0e <_printf_i+0x23a>
 8008ce6:	68e0      	ldr	r0, [r4, #12]
 8008ce8:	9b03      	ldr	r3, [sp, #12]
 8008cea:	4298      	cmp	r0, r3
 8008cec:	bfb8      	it	lt
 8008cee:	4618      	movlt	r0, r3
 8008cf0:	e7a4      	b.n	8008c3c <_printf_i+0x168>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	4632      	mov	r2, r6
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	4640      	mov	r0, r8
 8008cfa:	47d0      	blx	sl
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d09b      	beq.n	8008c38 <_printf_i+0x164>
 8008d00:	3501      	adds	r5, #1
 8008d02:	68e3      	ldr	r3, [r4, #12]
 8008d04:	9903      	ldr	r1, [sp, #12]
 8008d06:	1a5b      	subs	r3, r3, r1
 8008d08:	42ab      	cmp	r3, r5
 8008d0a:	dcf2      	bgt.n	8008cf2 <_printf_i+0x21e>
 8008d0c:	e7eb      	b.n	8008ce6 <_printf_i+0x212>
 8008d0e:	2500      	movs	r5, #0
 8008d10:	f104 0619 	add.w	r6, r4, #25
 8008d14:	e7f5      	b.n	8008d02 <_printf_i+0x22e>
 8008d16:	bf00      	nop
 8008d18:	08009985 	.word	0x08009985
 8008d1c:	08009996 	.word	0x08009996

08008d20 <nan>:
 8008d20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008d28 <nan+0x8>
 8008d24:	4770      	bx	lr
 8008d26:	bf00      	nop
 8008d28:	00000000 	.word	0x00000000
 8008d2c:	7ff80000 	.word	0x7ff80000

08008d30 <_sbrk_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4d06      	ldr	r5, [pc, #24]	; (8008d4c <_sbrk_r+0x1c>)
 8008d34:	2300      	movs	r3, #0
 8008d36:	4604      	mov	r4, r0
 8008d38:	4608      	mov	r0, r1
 8008d3a:	602b      	str	r3, [r5, #0]
 8008d3c:	f7f9 fc00 	bl	8002540 <_sbrk>
 8008d40:	1c43      	adds	r3, r0, #1
 8008d42:	d102      	bne.n	8008d4a <_sbrk_r+0x1a>
 8008d44:	682b      	ldr	r3, [r5, #0]
 8008d46:	b103      	cbz	r3, 8008d4a <_sbrk_r+0x1a>
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	bd38      	pop	{r3, r4, r5, pc}
 8008d4c:	200003f8 	.word	0x200003f8

08008d50 <strncmp>:
 8008d50:	b510      	push	{r4, lr}
 8008d52:	b17a      	cbz	r2, 8008d74 <strncmp+0x24>
 8008d54:	4603      	mov	r3, r0
 8008d56:	3901      	subs	r1, #1
 8008d58:	1884      	adds	r4, r0, r2
 8008d5a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008d5e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008d62:	4290      	cmp	r0, r2
 8008d64:	d101      	bne.n	8008d6a <strncmp+0x1a>
 8008d66:	42a3      	cmp	r3, r4
 8008d68:	d101      	bne.n	8008d6e <strncmp+0x1e>
 8008d6a:	1a80      	subs	r0, r0, r2
 8008d6c:	bd10      	pop	{r4, pc}
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d1f3      	bne.n	8008d5a <strncmp+0xa>
 8008d72:	e7fa      	b.n	8008d6a <strncmp+0x1a>
 8008d74:	4610      	mov	r0, r2
 8008d76:	e7f9      	b.n	8008d6c <strncmp+0x1c>

08008d78 <__swbuf_r>:
 8008d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d7a:	460e      	mov	r6, r1
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	4605      	mov	r5, r0
 8008d80:	b118      	cbz	r0, 8008d8a <__swbuf_r+0x12>
 8008d82:	6983      	ldr	r3, [r0, #24]
 8008d84:	b90b      	cbnz	r3, 8008d8a <__swbuf_r+0x12>
 8008d86:	f000 f9e7 	bl	8009158 <__sinit>
 8008d8a:	4b21      	ldr	r3, [pc, #132]	; (8008e10 <__swbuf_r+0x98>)
 8008d8c:	429c      	cmp	r4, r3
 8008d8e:	d12b      	bne.n	8008de8 <__swbuf_r+0x70>
 8008d90:	686c      	ldr	r4, [r5, #4]
 8008d92:	69a3      	ldr	r3, [r4, #24]
 8008d94:	60a3      	str	r3, [r4, #8]
 8008d96:	89a3      	ldrh	r3, [r4, #12]
 8008d98:	071a      	lsls	r2, r3, #28
 8008d9a:	d52f      	bpl.n	8008dfc <__swbuf_r+0x84>
 8008d9c:	6923      	ldr	r3, [r4, #16]
 8008d9e:	b36b      	cbz	r3, 8008dfc <__swbuf_r+0x84>
 8008da0:	6923      	ldr	r3, [r4, #16]
 8008da2:	6820      	ldr	r0, [r4, #0]
 8008da4:	1ac0      	subs	r0, r0, r3
 8008da6:	6963      	ldr	r3, [r4, #20]
 8008da8:	b2f6      	uxtb	r6, r6
 8008daa:	4283      	cmp	r3, r0
 8008dac:	4637      	mov	r7, r6
 8008dae:	dc04      	bgt.n	8008dba <__swbuf_r+0x42>
 8008db0:	4621      	mov	r1, r4
 8008db2:	4628      	mov	r0, r5
 8008db4:	f000 f93c 	bl	8009030 <_fflush_r>
 8008db8:	bb30      	cbnz	r0, 8008e08 <__swbuf_r+0x90>
 8008dba:	68a3      	ldr	r3, [r4, #8]
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	60a3      	str	r3, [r4, #8]
 8008dc0:	6823      	ldr	r3, [r4, #0]
 8008dc2:	1c5a      	adds	r2, r3, #1
 8008dc4:	6022      	str	r2, [r4, #0]
 8008dc6:	701e      	strb	r6, [r3, #0]
 8008dc8:	6963      	ldr	r3, [r4, #20]
 8008dca:	3001      	adds	r0, #1
 8008dcc:	4283      	cmp	r3, r0
 8008dce:	d004      	beq.n	8008dda <__swbuf_r+0x62>
 8008dd0:	89a3      	ldrh	r3, [r4, #12]
 8008dd2:	07db      	lsls	r3, r3, #31
 8008dd4:	d506      	bpl.n	8008de4 <__swbuf_r+0x6c>
 8008dd6:	2e0a      	cmp	r6, #10
 8008dd8:	d104      	bne.n	8008de4 <__swbuf_r+0x6c>
 8008dda:	4621      	mov	r1, r4
 8008ddc:	4628      	mov	r0, r5
 8008dde:	f000 f927 	bl	8009030 <_fflush_r>
 8008de2:	b988      	cbnz	r0, 8008e08 <__swbuf_r+0x90>
 8008de4:	4638      	mov	r0, r7
 8008de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008de8:	4b0a      	ldr	r3, [pc, #40]	; (8008e14 <__swbuf_r+0x9c>)
 8008dea:	429c      	cmp	r4, r3
 8008dec:	d101      	bne.n	8008df2 <__swbuf_r+0x7a>
 8008dee:	68ac      	ldr	r4, [r5, #8]
 8008df0:	e7cf      	b.n	8008d92 <__swbuf_r+0x1a>
 8008df2:	4b09      	ldr	r3, [pc, #36]	; (8008e18 <__swbuf_r+0xa0>)
 8008df4:	429c      	cmp	r4, r3
 8008df6:	bf08      	it	eq
 8008df8:	68ec      	ldreq	r4, [r5, #12]
 8008dfa:	e7ca      	b.n	8008d92 <__swbuf_r+0x1a>
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	4628      	mov	r0, r5
 8008e00:	f000 f81a 	bl	8008e38 <__swsetup_r>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d0cb      	beq.n	8008da0 <__swbuf_r+0x28>
 8008e08:	f04f 37ff 	mov.w	r7, #4294967295
 8008e0c:	e7ea      	b.n	8008de4 <__swbuf_r+0x6c>
 8008e0e:	bf00      	nop
 8008e10:	08009ac8 	.word	0x08009ac8
 8008e14:	08009ae8 	.word	0x08009ae8
 8008e18:	08009aa8 	.word	0x08009aa8

08008e1c <__ascii_wctomb>:
 8008e1c:	b149      	cbz	r1, 8008e32 <__ascii_wctomb+0x16>
 8008e1e:	2aff      	cmp	r2, #255	; 0xff
 8008e20:	bf85      	ittet	hi
 8008e22:	238a      	movhi	r3, #138	; 0x8a
 8008e24:	6003      	strhi	r3, [r0, #0]
 8008e26:	700a      	strbls	r2, [r1, #0]
 8008e28:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e2c:	bf98      	it	ls
 8008e2e:	2001      	movls	r0, #1
 8008e30:	4770      	bx	lr
 8008e32:	4608      	mov	r0, r1
 8008e34:	4770      	bx	lr
	...

08008e38 <__swsetup_r>:
 8008e38:	4b32      	ldr	r3, [pc, #200]	; (8008f04 <__swsetup_r+0xcc>)
 8008e3a:	b570      	push	{r4, r5, r6, lr}
 8008e3c:	681d      	ldr	r5, [r3, #0]
 8008e3e:	4606      	mov	r6, r0
 8008e40:	460c      	mov	r4, r1
 8008e42:	b125      	cbz	r5, 8008e4e <__swsetup_r+0x16>
 8008e44:	69ab      	ldr	r3, [r5, #24]
 8008e46:	b913      	cbnz	r3, 8008e4e <__swsetup_r+0x16>
 8008e48:	4628      	mov	r0, r5
 8008e4a:	f000 f985 	bl	8009158 <__sinit>
 8008e4e:	4b2e      	ldr	r3, [pc, #184]	; (8008f08 <__swsetup_r+0xd0>)
 8008e50:	429c      	cmp	r4, r3
 8008e52:	d10f      	bne.n	8008e74 <__swsetup_r+0x3c>
 8008e54:	686c      	ldr	r4, [r5, #4]
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e5c:	0719      	lsls	r1, r3, #28
 8008e5e:	d42c      	bmi.n	8008eba <__swsetup_r+0x82>
 8008e60:	06dd      	lsls	r5, r3, #27
 8008e62:	d411      	bmi.n	8008e88 <__swsetup_r+0x50>
 8008e64:	2309      	movs	r3, #9
 8008e66:	6033      	str	r3, [r6, #0]
 8008e68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e6c:	81a3      	strh	r3, [r4, #12]
 8008e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e72:	e03e      	b.n	8008ef2 <__swsetup_r+0xba>
 8008e74:	4b25      	ldr	r3, [pc, #148]	; (8008f0c <__swsetup_r+0xd4>)
 8008e76:	429c      	cmp	r4, r3
 8008e78:	d101      	bne.n	8008e7e <__swsetup_r+0x46>
 8008e7a:	68ac      	ldr	r4, [r5, #8]
 8008e7c:	e7eb      	b.n	8008e56 <__swsetup_r+0x1e>
 8008e7e:	4b24      	ldr	r3, [pc, #144]	; (8008f10 <__swsetup_r+0xd8>)
 8008e80:	429c      	cmp	r4, r3
 8008e82:	bf08      	it	eq
 8008e84:	68ec      	ldreq	r4, [r5, #12]
 8008e86:	e7e6      	b.n	8008e56 <__swsetup_r+0x1e>
 8008e88:	0758      	lsls	r0, r3, #29
 8008e8a:	d512      	bpl.n	8008eb2 <__swsetup_r+0x7a>
 8008e8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e8e:	b141      	cbz	r1, 8008ea2 <__swsetup_r+0x6a>
 8008e90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e94:	4299      	cmp	r1, r3
 8008e96:	d002      	beq.n	8008e9e <__swsetup_r+0x66>
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f7ff fa17 	bl	80082cc <_free_r>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	6363      	str	r3, [r4, #52]	; 0x34
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ea8:	81a3      	strh	r3, [r4, #12]
 8008eaa:	2300      	movs	r3, #0
 8008eac:	6063      	str	r3, [r4, #4]
 8008eae:	6923      	ldr	r3, [r4, #16]
 8008eb0:	6023      	str	r3, [r4, #0]
 8008eb2:	89a3      	ldrh	r3, [r4, #12]
 8008eb4:	f043 0308 	orr.w	r3, r3, #8
 8008eb8:	81a3      	strh	r3, [r4, #12]
 8008eba:	6923      	ldr	r3, [r4, #16]
 8008ebc:	b94b      	cbnz	r3, 8008ed2 <__swsetup_r+0x9a>
 8008ebe:	89a3      	ldrh	r3, [r4, #12]
 8008ec0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ec8:	d003      	beq.n	8008ed2 <__swsetup_r+0x9a>
 8008eca:	4621      	mov	r1, r4
 8008ecc:	4630      	mov	r0, r6
 8008ece:	f000 fa09 	bl	80092e4 <__smakebuf_r>
 8008ed2:	89a0      	ldrh	r0, [r4, #12]
 8008ed4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ed8:	f010 0301 	ands.w	r3, r0, #1
 8008edc:	d00a      	beq.n	8008ef4 <__swsetup_r+0xbc>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	60a3      	str	r3, [r4, #8]
 8008ee2:	6963      	ldr	r3, [r4, #20]
 8008ee4:	425b      	negs	r3, r3
 8008ee6:	61a3      	str	r3, [r4, #24]
 8008ee8:	6923      	ldr	r3, [r4, #16]
 8008eea:	b943      	cbnz	r3, 8008efe <__swsetup_r+0xc6>
 8008eec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ef0:	d1ba      	bne.n	8008e68 <__swsetup_r+0x30>
 8008ef2:	bd70      	pop	{r4, r5, r6, pc}
 8008ef4:	0781      	lsls	r1, r0, #30
 8008ef6:	bf58      	it	pl
 8008ef8:	6963      	ldrpl	r3, [r4, #20]
 8008efa:	60a3      	str	r3, [r4, #8]
 8008efc:	e7f4      	b.n	8008ee8 <__swsetup_r+0xb0>
 8008efe:	2000      	movs	r0, #0
 8008f00:	e7f7      	b.n	8008ef2 <__swsetup_r+0xba>
 8008f02:	bf00      	nop
 8008f04:	20000020 	.word	0x20000020
 8008f08:	08009ac8 	.word	0x08009ac8
 8008f0c:	08009ae8 	.word	0x08009ae8
 8008f10:	08009aa8 	.word	0x08009aa8

08008f14 <abort>:
 8008f14:	b508      	push	{r3, lr}
 8008f16:	2006      	movs	r0, #6
 8008f18:	f000 faa2 	bl	8009460 <raise>
 8008f1c:	2001      	movs	r0, #1
 8008f1e:	f7f9 fa97 	bl	8002450 <_exit>
	...

08008f24 <__sflush_r>:
 8008f24:	898a      	ldrh	r2, [r1, #12]
 8008f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2a:	4605      	mov	r5, r0
 8008f2c:	0710      	lsls	r0, r2, #28
 8008f2e:	460c      	mov	r4, r1
 8008f30:	d458      	bmi.n	8008fe4 <__sflush_r+0xc0>
 8008f32:	684b      	ldr	r3, [r1, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dc05      	bgt.n	8008f44 <__sflush_r+0x20>
 8008f38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	dc02      	bgt.n	8008f44 <__sflush_r+0x20>
 8008f3e:	2000      	movs	r0, #0
 8008f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f46:	2e00      	cmp	r6, #0
 8008f48:	d0f9      	beq.n	8008f3e <__sflush_r+0x1a>
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f50:	682f      	ldr	r7, [r5, #0]
 8008f52:	602b      	str	r3, [r5, #0]
 8008f54:	d032      	beq.n	8008fbc <__sflush_r+0x98>
 8008f56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f58:	89a3      	ldrh	r3, [r4, #12]
 8008f5a:	075a      	lsls	r2, r3, #29
 8008f5c:	d505      	bpl.n	8008f6a <__sflush_r+0x46>
 8008f5e:	6863      	ldr	r3, [r4, #4]
 8008f60:	1ac0      	subs	r0, r0, r3
 8008f62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f64:	b10b      	cbz	r3, 8008f6a <__sflush_r+0x46>
 8008f66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f68:	1ac0      	subs	r0, r0, r3
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f70:	6a21      	ldr	r1, [r4, #32]
 8008f72:	4628      	mov	r0, r5
 8008f74:	47b0      	blx	r6
 8008f76:	1c43      	adds	r3, r0, #1
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	d106      	bne.n	8008f8a <__sflush_r+0x66>
 8008f7c:	6829      	ldr	r1, [r5, #0]
 8008f7e:	291d      	cmp	r1, #29
 8008f80:	d82c      	bhi.n	8008fdc <__sflush_r+0xb8>
 8008f82:	4a2a      	ldr	r2, [pc, #168]	; (800902c <__sflush_r+0x108>)
 8008f84:	40ca      	lsrs	r2, r1
 8008f86:	07d6      	lsls	r6, r2, #31
 8008f88:	d528      	bpl.n	8008fdc <__sflush_r+0xb8>
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	6062      	str	r2, [r4, #4]
 8008f8e:	04d9      	lsls	r1, r3, #19
 8008f90:	6922      	ldr	r2, [r4, #16]
 8008f92:	6022      	str	r2, [r4, #0]
 8008f94:	d504      	bpl.n	8008fa0 <__sflush_r+0x7c>
 8008f96:	1c42      	adds	r2, r0, #1
 8008f98:	d101      	bne.n	8008f9e <__sflush_r+0x7a>
 8008f9a:	682b      	ldr	r3, [r5, #0]
 8008f9c:	b903      	cbnz	r3, 8008fa0 <__sflush_r+0x7c>
 8008f9e:	6560      	str	r0, [r4, #84]	; 0x54
 8008fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fa2:	602f      	str	r7, [r5, #0]
 8008fa4:	2900      	cmp	r1, #0
 8008fa6:	d0ca      	beq.n	8008f3e <__sflush_r+0x1a>
 8008fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fac:	4299      	cmp	r1, r3
 8008fae:	d002      	beq.n	8008fb6 <__sflush_r+0x92>
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	f7ff f98b 	bl	80082cc <_free_r>
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	6360      	str	r0, [r4, #52]	; 0x34
 8008fba:	e7c1      	b.n	8008f40 <__sflush_r+0x1c>
 8008fbc:	6a21      	ldr	r1, [r4, #32]
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	47b0      	blx	r6
 8008fc4:	1c41      	adds	r1, r0, #1
 8008fc6:	d1c7      	bne.n	8008f58 <__sflush_r+0x34>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0c4      	beq.n	8008f58 <__sflush_r+0x34>
 8008fce:	2b1d      	cmp	r3, #29
 8008fd0:	d001      	beq.n	8008fd6 <__sflush_r+0xb2>
 8008fd2:	2b16      	cmp	r3, #22
 8008fd4:	d101      	bne.n	8008fda <__sflush_r+0xb6>
 8008fd6:	602f      	str	r7, [r5, #0]
 8008fd8:	e7b1      	b.n	8008f3e <__sflush_r+0x1a>
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe0:	81a3      	strh	r3, [r4, #12]
 8008fe2:	e7ad      	b.n	8008f40 <__sflush_r+0x1c>
 8008fe4:	690f      	ldr	r7, [r1, #16]
 8008fe6:	2f00      	cmp	r7, #0
 8008fe8:	d0a9      	beq.n	8008f3e <__sflush_r+0x1a>
 8008fea:	0793      	lsls	r3, r2, #30
 8008fec:	680e      	ldr	r6, [r1, #0]
 8008fee:	bf08      	it	eq
 8008ff0:	694b      	ldreq	r3, [r1, #20]
 8008ff2:	600f      	str	r7, [r1, #0]
 8008ff4:	bf18      	it	ne
 8008ff6:	2300      	movne	r3, #0
 8008ff8:	eba6 0807 	sub.w	r8, r6, r7
 8008ffc:	608b      	str	r3, [r1, #8]
 8008ffe:	f1b8 0f00 	cmp.w	r8, #0
 8009002:	dd9c      	ble.n	8008f3e <__sflush_r+0x1a>
 8009004:	6a21      	ldr	r1, [r4, #32]
 8009006:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009008:	4643      	mov	r3, r8
 800900a:	463a      	mov	r2, r7
 800900c:	4628      	mov	r0, r5
 800900e:	47b0      	blx	r6
 8009010:	2800      	cmp	r0, #0
 8009012:	dc06      	bgt.n	8009022 <__sflush_r+0xfe>
 8009014:	89a3      	ldrh	r3, [r4, #12]
 8009016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800901a:	81a3      	strh	r3, [r4, #12]
 800901c:	f04f 30ff 	mov.w	r0, #4294967295
 8009020:	e78e      	b.n	8008f40 <__sflush_r+0x1c>
 8009022:	4407      	add	r7, r0
 8009024:	eba8 0800 	sub.w	r8, r8, r0
 8009028:	e7e9      	b.n	8008ffe <__sflush_r+0xda>
 800902a:	bf00      	nop
 800902c:	20400001 	.word	0x20400001

08009030 <_fflush_r>:
 8009030:	b538      	push	{r3, r4, r5, lr}
 8009032:	690b      	ldr	r3, [r1, #16]
 8009034:	4605      	mov	r5, r0
 8009036:	460c      	mov	r4, r1
 8009038:	b913      	cbnz	r3, 8009040 <_fflush_r+0x10>
 800903a:	2500      	movs	r5, #0
 800903c:	4628      	mov	r0, r5
 800903e:	bd38      	pop	{r3, r4, r5, pc}
 8009040:	b118      	cbz	r0, 800904a <_fflush_r+0x1a>
 8009042:	6983      	ldr	r3, [r0, #24]
 8009044:	b90b      	cbnz	r3, 800904a <_fflush_r+0x1a>
 8009046:	f000 f887 	bl	8009158 <__sinit>
 800904a:	4b14      	ldr	r3, [pc, #80]	; (800909c <_fflush_r+0x6c>)
 800904c:	429c      	cmp	r4, r3
 800904e:	d11b      	bne.n	8009088 <_fflush_r+0x58>
 8009050:	686c      	ldr	r4, [r5, #4]
 8009052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d0ef      	beq.n	800903a <_fflush_r+0xa>
 800905a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800905c:	07d0      	lsls	r0, r2, #31
 800905e:	d404      	bmi.n	800906a <_fflush_r+0x3a>
 8009060:	0599      	lsls	r1, r3, #22
 8009062:	d402      	bmi.n	800906a <_fflush_r+0x3a>
 8009064:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009066:	f000 f915 	bl	8009294 <__retarget_lock_acquire_recursive>
 800906a:	4628      	mov	r0, r5
 800906c:	4621      	mov	r1, r4
 800906e:	f7ff ff59 	bl	8008f24 <__sflush_r>
 8009072:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009074:	07da      	lsls	r2, r3, #31
 8009076:	4605      	mov	r5, r0
 8009078:	d4e0      	bmi.n	800903c <_fflush_r+0xc>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	059b      	lsls	r3, r3, #22
 800907e:	d4dd      	bmi.n	800903c <_fflush_r+0xc>
 8009080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009082:	f000 f908 	bl	8009296 <__retarget_lock_release_recursive>
 8009086:	e7d9      	b.n	800903c <_fflush_r+0xc>
 8009088:	4b05      	ldr	r3, [pc, #20]	; (80090a0 <_fflush_r+0x70>)
 800908a:	429c      	cmp	r4, r3
 800908c:	d101      	bne.n	8009092 <_fflush_r+0x62>
 800908e:	68ac      	ldr	r4, [r5, #8]
 8009090:	e7df      	b.n	8009052 <_fflush_r+0x22>
 8009092:	4b04      	ldr	r3, [pc, #16]	; (80090a4 <_fflush_r+0x74>)
 8009094:	429c      	cmp	r4, r3
 8009096:	bf08      	it	eq
 8009098:	68ec      	ldreq	r4, [r5, #12]
 800909a:	e7da      	b.n	8009052 <_fflush_r+0x22>
 800909c:	08009ac8 	.word	0x08009ac8
 80090a0:	08009ae8 	.word	0x08009ae8
 80090a4:	08009aa8 	.word	0x08009aa8

080090a8 <std>:
 80090a8:	2300      	movs	r3, #0
 80090aa:	b510      	push	{r4, lr}
 80090ac:	4604      	mov	r4, r0
 80090ae:	e9c0 3300 	strd	r3, r3, [r0]
 80090b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090b6:	6083      	str	r3, [r0, #8]
 80090b8:	8181      	strh	r1, [r0, #12]
 80090ba:	6643      	str	r3, [r0, #100]	; 0x64
 80090bc:	81c2      	strh	r2, [r0, #14]
 80090be:	6183      	str	r3, [r0, #24]
 80090c0:	4619      	mov	r1, r3
 80090c2:	2208      	movs	r2, #8
 80090c4:	305c      	adds	r0, #92	; 0x5c
 80090c6:	f7fd f9ad 	bl	8006424 <memset>
 80090ca:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <std+0x38>)
 80090cc:	6263      	str	r3, [r4, #36]	; 0x24
 80090ce:	4b05      	ldr	r3, [pc, #20]	; (80090e4 <std+0x3c>)
 80090d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80090d2:	4b05      	ldr	r3, [pc, #20]	; (80090e8 <std+0x40>)
 80090d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090d6:	4b05      	ldr	r3, [pc, #20]	; (80090ec <std+0x44>)
 80090d8:	6224      	str	r4, [r4, #32]
 80090da:	6323      	str	r3, [r4, #48]	; 0x30
 80090dc:	bd10      	pop	{r4, pc}
 80090de:	bf00      	nop
 80090e0:	08009499 	.word	0x08009499
 80090e4:	080094bb 	.word	0x080094bb
 80090e8:	080094f3 	.word	0x080094f3
 80090ec:	08009517 	.word	0x08009517

080090f0 <_cleanup_r>:
 80090f0:	4901      	ldr	r1, [pc, #4]	; (80090f8 <_cleanup_r+0x8>)
 80090f2:	f000 b8af 	b.w	8009254 <_fwalk_reent>
 80090f6:	bf00      	nop
 80090f8:	08009031 	.word	0x08009031

080090fc <__sfmoreglue>:
 80090fc:	b570      	push	{r4, r5, r6, lr}
 80090fe:	2268      	movs	r2, #104	; 0x68
 8009100:	1e4d      	subs	r5, r1, #1
 8009102:	4355      	muls	r5, r2
 8009104:	460e      	mov	r6, r1
 8009106:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800910a:	f7ff f94b 	bl	80083a4 <_malloc_r>
 800910e:	4604      	mov	r4, r0
 8009110:	b140      	cbz	r0, 8009124 <__sfmoreglue+0x28>
 8009112:	2100      	movs	r1, #0
 8009114:	e9c0 1600 	strd	r1, r6, [r0]
 8009118:	300c      	adds	r0, #12
 800911a:	60a0      	str	r0, [r4, #8]
 800911c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009120:	f7fd f980 	bl	8006424 <memset>
 8009124:	4620      	mov	r0, r4
 8009126:	bd70      	pop	{r4, r5, r6, pc}

08009128 <__sfp_lock_acquire>:
 8009128:	4801      	ldr	r0, [pc, #4]	; (8009130 <__sfp_lock_acquire+0x8>)
 800912a:	f000 b8b3 	b.w	8009294 <__retarget_lock_acquire_recursive>
 800912e:	bf00      	nop
 8009130:	200003f5 	.word	0x200003f5

08009134 <__sfp_lock_release>:
 8009134:	4801      	ldr	r0, [pc, #4]	; (800913c <__sfp_lock_release+0x8>)
 8009136:	f000 b8ae 	b.w	8009296 <__retarget_lock_release_recursive>
 800913a:	bf00      	nop
 800913c:	200003f5 	.word	0x200003f5

08009140 <__sinit_lock_acquire>:
 8009140:	4801      	ldr	r0, [pc, #4]	; (8009148 <__sinit_lock_acquire+0x8>)
 8009142:	f000 b8a7 	b.w	8009294 <__retarget_lock_acquire_recursive>
 8009146:	bf00      	nop
 8009148:	200003f6 	.word	0x200003f6

0800914c <__sinit_lock_release>:
 800914c:	4801      	ldr	r0, [pc, #4]	; (8009154 <__sinit_lock_release+0x8>)
 800914e:	f000 b8a2 	b.w	8009296 <__retarget_lock_release_recursive>
 8009152:	bf00      	nop
 8009154:	200003f6 	.word	0x200003f6

08009158 <__sinit>:
 8009158:	b510      	push	{r4, lr}
 800915a:	4604      	mov	r4, r0
 800915c:	f7ff fff0 	bl	8009140 <__sinit_lock_acquire>
 8009160:	69a3      	ldr	r3, [r4, #24]
 8009162:	b11b      	cbz	r3, 800916c <__sinit+0x14>
 8009164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009168:	f7ff bff0 	b.w	800914c <__sinit_lock_release>
 800916c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009170:	6523      	str	r3, [r4, #80]	; 0x50
 8009172:	4b13      	ldr	r3, [pc, #76]	; (80091c0 <__sinit+0x68>)
 8009174:	4a13      	ldr	r2, [pc, #76]	; (80091c4 <__sinit+0x6c>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	62a2      	str	r2, [r4, #40]	; 0x28
 800917a:	42a3      	cmp	r3, r4
 800917c:	bf04      	itt	eq
 800917e:	2301      	moveq	r3, #1
 8009180:	61a3      	streq	r3, [r4, #24]
 8009182:	4620      	mov	r0, r4
 8009184:	f000 f820 	bl	80091c8 <__sfp>
 8009188:	6060      	str	r0, [r4, #4]
 800918a:	4620      	mov	r0, r4
 800918c:	f000 f81c 	bl	80091c8 <__sfp>
 8009190:	60a0      	str	r0, [r4, #8]
 8009192:	4620      	mov	r0, r4
 8009194:	f000 f818 	bl	80091c8 <__sfp>
 8009198:	2200      	movs	r2, #0
 800919a:	60e0      	str	r0, [r4, #12]
 800919c:	2104      	movs	r1, #4
 800919e:	6860      	ldr	r0, [r4, #4]
 80091a0:	f7ff ff82 	bl	80090a8 <std>
 80091a4:	68a0      	ldr	r0, [r4, #8]
 80091a6:	2201      	movs	r2, #1
 80091a8:	2109      	movs	r1, #9
 80091aa:	f7ff ff7d 	bl	80090a8 <std>
 80091ae:	68e0      	ldr	r0, [r4, #12]
 80091b0:	2202      	movs	r2, #2
 80091b2:	2112      	movs	r1, #18
 80091b4:	f7ff ff78 	bl	80090a8 <std>
 80091b8:	2301      	movs	r3, #1
 80091ba:	61a3      	str	r3, [r4, #24]
 80091bc:	e7d2      	b.n	8009164 <__sinit+0xc>
 80091be:	bf00      	nop
 80091c0:	0800967c 	.word	0x0800967c
 80091c4:	080090f1 	.word	0x080090f1

080091c8 <__sfp>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	4607      	mov	r7, r0
 80091cc:	f7ff ffac 	bl	8009128 <__sfp_lock_acquire>
 80091d0:	4b1e      	ldr	r3, [pc, #120]	; (800924c <__sfp+0x84>)
 80091d2:	681e      	ldr	r6, [r3, #0]
 80091d4:	69b3      	ldr	r3, [r6, #24]
 80091d6:	b913      	cbnz	r3, 80091de <__sfp+0x16>
 80091d8:	4630      	mov	r0, r6
 80091da:	f7ff ffbd 	bl	8009158 <__sinit>
 80091de:	3648      	adds	r6, #72	; 0x48
 80091e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091e4:	3b01      	subs	r3, #1
 80091e6:	d503      	bpl.n	80091f0 <__sfp+0x28>
 80091e8:	6833      	ldr	r3, [r6, #0]
 80091ea:	b30b      	cbz	r3, 8009230 <__sfp+0x68>
 80091ec:	6836      	ldr	r6, [r6, #0]
 80091ee:	e7f7      	b.n	80091e0 <__sfp+0x18>
 80091f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80091f4:	b9d5      	cbnz	r5, 800922c <__sfp+0x64>
 80091f6:	4b16      	ldr	r3, [pc, #88]	; (8009250 <__sfp+0x88>)
 80091f8:	60e3      	str	r3, [r4, #12]
 80091fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091fe:	6665      	str	r5, [r4, #100]	; 0x64
 8009200:	f000 f847 	bl	8009292 <__retarget_lock_init_recursive>
 8009204:	f7ff ff96 	bl	8009134 <__sfp_lock_release>
 8009208:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800920c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009210:	6025      	str	r5, [r4, #0]
 8009212:	61a5      	str	r5, [r4, #24]
 8009214:	2208      	movs	r2, #8
 8009216:	4629      	mov	r1, r5
 8009218:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800921c:	f7fd f902 	bl	8006424 <memset>
 8009220:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009224:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009228:	4620      	mov	r0, r4
 800922a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922c:	3468      	adds	r4, #104	; 0x68
 800922e:	e7d9      	b.n	80091e4 <__sfp+0x1c>
 8009230:	2104      	movs	r1, #4
 8009232:	4638      	mov	r0, r7
 8009234:	f7ff ff62 	bl	80090fc <__sfmoreglue>
 8009238:	4604      	mov	r4, r0
 800923a:	6030      	str	r0, [r6, #0]
 800923c:	2800      	cmp	r0, #0
 800923e:	d1d5      	bne.n	80091ec <__sfp+0x24>
 8009240:	f7ff ff78 	bl	8009134 <__sfp_lock_release>
 8009244:	230c      	movs	r3, #12
 8009246:	603b      	str	r3, [r7, #0]
 8009248:	e7ee      	b.n	8009228 <__sfp+0x60>
 800924a:	bf00      	nop
 800924c:	0800967c 	.word	0x0800967c
 8009250:	ffff0001 	.word	0xffff0001

08009254 <_fwalk_reent>:
 8009254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009258:	4606      	mov	r6, r0
 800925a:	4688      	mov	r8, r1
 800925c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009260:	2700      	movs	r7, #0
 8009262:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009266:	f1b9 0901 	subs.w	r9, r9, #1
 800926a:	d505      	bpl.n	8009278 <_fwalk_reent+0x24>
 800926c:	6824      	ldr	r4, [r4, #0]
 800926e:	2c00      	cmp	r4, #0
 8009270:	d1f7      	bne.n	8009262 <_fwalk_reent+0xe>
 8009272:	4638      	mov	r0, r7
 8009274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009278:	89ab      	ldrh	r3, [r5, #12]
 800927a:	2b01      	cmp	r3, #1
 800927c:	d907      	bls.n	800928e <_fwalk_reent+0x3a>
 800927e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009282:	3301      	adds	r3, #1
 8009284:	d003      	beq.n	800928e <_fwalk_reent+0x3a>
 8009286:	4629      	mov	r1, r5
 8009288:	4630      	mov	r0, r6
 800928a:	47c0      	blx	r8
 800928c:	4307      	orrs	r7, r0
 800928e:	3568      	adds	r5, #104	; 0x68
 8009290:	e7e9      	b.n	8009266 <_fwalk_reent+0x12>

08009292 <__retarget_lock_init_recursive>:
 8009292:	4770      	bx	lr

08009294 <__retarget_lock_acquire_recursive>:
 8009294:	4770      	bx	lr

08009296 <__retarget_lock_release_recursive>:
 8009296:	4770      	bx	lr

08009298 <__swhatbuf_r>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	460e      	mov	r6, r1
 800929c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a0:	2900      	cmp	r1, #0
 80092a2:	b096      	sub	sp, #88	; 0x58
 80092a4:	4614      	mov	r4, r2
 80092a6:	461d      	mov	r5, r3
 80092a8:	da08      	bge.n	80092bc <__swhatbuf_r+0x24>
 80092aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	602a      	str	r2, [r5, #0]
 80092b2:	061a      	lsls	r2, r3, #24
 80092b4:	d410      	bmi.n	80092d8 <__swhatbuf_r+0x40>
 80092b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092ba:	e00e      	b.n	80092da <__swhatbuf_r+0x42>
 80092bc:	466a      	mov	r2, sp
 80092be:	f000 f951 	bl	8009564 <_fstat_r>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	dbf1      	blt.n	80092aa <__swhatbuf_r+0x12>
 80092c6:	9a01      	ldr	r2, [sp, #4]
 80092c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80092cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80092d0:	425a      	negs	r2, r3
 80092d2:	415a      	adcs	r2, r3
 80092d4:	602a      	str	r2, [r5, #0]
 80092d6:	e7ee      	b.n	80092b6 <__swhatbuf_r+0x1e>
 80092d8:	2340      	movs	r3, #64	; 0x40
 80092da:	2000      	movs	r0, #0
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	b016      	add	sp, #88	; 0x58
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080092e4 <__smakebuf_r>:
 80092e4:	898b      	ldrh	r3, [r1, #12]
 80092e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092e8:	079d      	lsls	r5, r3, #30
 80092ea:	4606      	mov	r6, r0
 80092ec:	460c      	mov	r4, r1
 80092ee:	d507      	bpl.n	8009300 <__smakebuf_r+0x1c>
 80092f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092f4:	6023      	str	r3, [r4, #0]
 80092f6:	6123      	str	r3, [r4, #16]
 80092f8:	2301      	movs	r3, #1
 80092fa:	6163      	str	r3, [r4, #20]
 80092fc:	b002      	add	sp, #8
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
 8009300:	ab01      	add	r3, sp, #4
 8009302:	466a      	mov	r2, sp
 8009304:	f7ff ffc8 	bl	8009298 <__swhatbuf_r>
 8009308:	9900      	ldr	r1, [sp, #0]
 800930a:	4605      	mov	r5, r0
 800930c:	4630      	mov	r0, r6
 800930e:	f7ff f849 	bl	80083a4 <_malloc_r>
 8009312:	b948      	cbnz	r0, 8009328 <__smakebuf_r+0x44>
 8009314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009318:	059a      	lsls	r2, r3, #22
 800931a:	d4ef      	bmi.n	80092fc <__smakebuf_r+0x18>
 800931c:	f023 0303 	bic.w	r3, r3, #3
 8009320:	f043 0302 	orr.w	r3, r3, #2
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e7e3      	b.n	80092f0 <__smakebuf_r+0xc>
 8009328:	4b0d      	ldr	r3, [pc, #52]	; (8009360 <__smakebuf_r+0x7c>)
 800932a:	62b3      	str	r3, [r6, #40]	; 0x28
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	6020      	str	r0, [r4, #0]
 8009330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	9b00      	ldr	r3, [sp, #0]
 8009338:	6163      	str	r3, [r4, #20]
 800933a:	9b01      	ldr	r3, [sp, #4]
 800933c:	6120      	str	r0, [r4, #16]
 800933e:	b15b      	cbz	r3, 8009358 <__smakebuf_r+0x74>
 8009340:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009344:	4630      	mov	r0, r6
 8009346:	f000 f91f 	bl	8009588 <_isatty_r>
 800934a:	b128      	cbz	r0, 8009358 <__smakebuf_r+0x74>
 800934c:	89a3      	ldrh	r3, [r4, #12]
 800934e:	f023 0303 	bic.w	r3, r3, #3
 8009352:	f043 0301 	orr.w	r3, r3, #1
 8009356:	81a3      	strh	r3, [r4, #12]
 8009358:	89a0      	ldrh	r0, [r4, #12]
 800935a:	4305      	orrs	r5, r0
 800935c:	81a5      	strh	r5, [r4, #12]
 800935e:	e7cd      	b.n	80092fc <__smakebuf_r+0x18>
 8009360:	080090f1 	.word	0x080090f1

08009364 <memmove>:
 8009364:	4288      	cmp	r0, r1
 8009366:	b510      	push	{r4, lr}
 8009368:	eb01 0402 	add.w	r4, r1, r2
 800936c:	d902      	bls.n	8009374 <memmove+0x10>
 800936e:	4284      	cmp	r4, r0
 8009370:	4623      	mov	r3, r4
 8009372:	d807      	bhi.n	8009384 <memmove+0x20>
 8009374:	1e43      	subs	r3, r0, #1
 8009376:	42a1      	cmp	r1, r4
 8009378:	d008      	beq.n	800938c <memmove+0x28>
 800937a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800937e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009382:	e7f8      	b.n	8009376 <memmove+0x12>
 8009384:	4402      	add	r2, r0
 8009386:	4601      	mov	r1, r0
 8009388:	428a      	cmp	r2, r1
 800938a:	d100      	bne.n	800938e <memmove+0x2a>
 800938c:	bd10      	pop	{r4, pc}
 800938e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009392:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009396:	e7f7      	b.n	8009388 <memmove+0x24>

08009398 <__malloc_lock>:
 8009398:	4801      	ldr	r0, [pc, #4]	; (80093a0 <__malloc_lock+0x8>)
 800939a:	f7ff bf7b 	b.w	8009294 <__retarget_lock_acquire_recursive>
 800939e:	bf00      	nop
 80093a0:	200003f4 	.word	0x200003f4

080093a4 <__malloc_unlock>:
 80093a4:	4801      	ldr	r0, [pc, #4]	; (80093ac <__malloc_unlock+0x8>)
 80093a6:	f7ff bf76 	b.w	8009296 <__retarget_lock_release_recursive>
 80093aa:	bf00      	nop
 80093ac:	200003f4 	.word	0x200003f4

080093b0 <_realloc_r>:
 80093b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b4:	4680      	mov	r8, r0
 80093b6:	4614      	mov	r4, r2
 80093b8:	460e      	mov	r6, r1
 80093ba:	b921      	cbnz	r1, 80093c6 <_realloc_r+0x16>
 80093bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093c0:	4611      	mov	r1, r2
 80093c2:	f7fe bfef 	b.w	80083a4 <_malloc_r>
 80093c6:	b92a      	cbnz	r2, 80093d4 <_realloc_r+0x24>
 80093c8:	f7fe ff80 	bl	80082cc <_free_r>
 80093cc:	4625      	mov	r5, r4
 80093ce:	4628      	mov	r0, r5
 80093d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d4:	f000 f8fa 	bl	80095cc <_malloc_usable_size_r>
 80093d8:	4284      	cmp	r4, r0
 80093da:	4607      	mov	r7, r0
 80093dc:	d802      	bhi.n	80093e4 <_realloc_r+0x34>
 80093de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093e2:	d812      	bhi.n	800940a <_realloc_r+0x5a>
 80093e4:	4621      	mov	r1, r4
 80093e6:	4640      	mov	r0, r8
 80093e8:	f7fe ffdc 	bl	80083a4 <_malloc_r>
 80093ec:	4605      	mov	r5, r0
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d0ed      	beq.n	80093ce <_realloc_r+0x1e>
 80093f2:	42bc      	cmp	r4, r7
 80093f4:	4622      	mov	r2, r4
 80093f6:	4631      	mov	r1, r6
 80093f8:	bf28      	it	cs
 80093fa:	463a      	movcs	r2, r7
 80093fc:	f7fe fa80 	bl	8007900 <memcpy>
 8009400:	4631      	mov	r1, r6
 8009402:	4640      	mov	r0, r8
 8009404:	f7fe ff62 	bl	80082cc <_free_r>
 8009408:	e7e1      	b.n	80093ce <_realloc_r+0x1e>
 800940a:	4635      	mov	r5, r6
 800940c:	e7df      	b.n	80093ce <_realloc_r+0x1e>

0800940e <_raise_r>:
 800940e:	291f      	cmp	r1, #31
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	4604      	mov	r4, r0
 8009414:	460d      	mov	r5, r1
 8009416:	d904      	bls.n	8009422 <_raise_r+0x14>
 8009418:	2316      	movs	r3, #22
 800941a:	6003      	str	r3, [r0, #0]
 800941c:	f04f 30ff 	mov.w	r0, #4294967295
 8009420:	bd38      	pop	{r3, r4, r5, pc}
 8009422:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009424:	b112      	cbz	r2, 800942c <_raise_r+0x1e>
 8009426:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800942a:	b94b      	cbnz	r3, 8009440 <_raise_r+0x32>
 800942c:	4620      	mov	r0, r4
 800942e:	f000 f831 	bl	8009494 <_getpid_r>
 8009432:	462a      	mov	r2, r5
 8009434:	4601      	mov	r1, r0
 8009436:	4620      	mov	r0, r4
 8009438:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800943c:	f000 b818 	b.w	8009470 <_kill_r>
 8009440:	2b01      	cmp	r3, #1
 8009442:	d00a      	beq.n	800945a <_raise_r+0x4c>
 8009444:	1c59      	adds	r1, r3, #1
 8009446:	d103      	bne.n	8009450 <_raise_r+0x42>
 8009448:	2316      	movs	r3, #22
 800944a:	6003      	str	r3, [r0, #0]
 800944c:	2001      	movs	r0, #1
 800944e:	e7e7      	b.n	8009420 <_raise_r+0x12>
 8009450:	2400      	movs	r4, #0
 8009452:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009456:	4628      	mov	r0, r5
 8009458:	4798      	blx	r3
 800945a:	2000      	movs	r0, #0
 800945c:	e7e0      	b.n	8009420 <_raise_r+0x12>
	...

08009460 <raise>:
 8009460:	4b02      	ldr	r3, [pc, #8]	; (800946c <raise+0xc>)
 8009462:	4601      	mov	r1, r0
 8009464:	6818      	ldr	r0, [r3, #0]
 8009466:	f7ff bfd2 	b.w	800940e <_raise_r>
 800946a:	bf00      	nop
 800946c:	20000020 	.word	0x20000020

08009470 <_kill_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4d07      	ldr	r5, [pc, #28]	; (8009490 <_kill_r+0x20>)
 8009474:	2300      	movs	r3, #0
 8009476:	4604      	mov	r4, r0
 8009478:	4608      	mov	r0, r1
 800947a:	4611      	mov	r1, r2
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	f7f8 ffd7 	bl	8002430 <_kill>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d102      	bne.n	800948c <_kill_r+0x1c>
 8009486:	682b      	ldr	r3, [r5, #0]
 8009488:	b103      	cbz	r3, 800948c <_kill_r+0x1c>
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	bd38      	pop	{r3, r4, r5, pc}
 800948e:	bf00      	nop
 8009490:	200003f8 	.word	0x200003f8

08009494 <_getpid_r>:
 8009494:	f7f8 bfc4 	b.w	8002420 <_getpid>

08009498 <__sread>:
 8009498:	b510      	push	{r4, lr}
 800949a:	460c      	mov	r4, r1
 800949c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094a0:	f000 f89c 	bl	80095dc <_read_r>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	bfab      	itete	ge
 80094a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094aa:	89a3      	ldrhlt	r3, [r4, #12]
 80094ac:	181b      	addge	r3, r3, r0
 80094ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094b2:	bfac      	ite	ge
 80094b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80094b6:	81a3      	strhlt	r3, [r4, #12]
 80094b8:	bd10      	pop	{r4, pc}

080094ba <__swrite>:
 80094ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094be:	461f      	mov	r7, r3
 80094c0:	898b      	ldrh	r3, [r1, #12]
 80094c2:	05db      	lsls	r3, r3, #23
 80094c4:	4605      	mov	r5, r0
 80094c6:	460c      	mov	r4, r1
 80094c8:	4616      	mov	r6, r2
 80094ca:	d505      	bpl.n	80094d8 <__swrite+0x1e>
 80094cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d0:	2302      	movs	r3, #2
 80094d2:	2200      	movs	r2, #0
 80094d4:	f000 f868 	bl	80095a8 <_lseek_r>
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094e2:	81a3      	strh	r3, [r4, #12]
 80094e4:	4632      	mov	r2, r6
 80094e6:	463b      	mov	r3, r7
 80094e8:	4628      	mov	r0, r5
 80094ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ee:	f000 b817 	b.w	8009520 <_write_r>

080094f2 <__sseek>:
 80094f2:	b510      	push	{r4, lr}
 80094f4:	460c      	mov	r4, r1
 80094f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094fa:	f000 f855 	bl	80095a8 <_lseek_r>
 80094fe:	1c43      	adds	r3, r0, #1
 8009500:	89a3      	ldrh	r3, [r4, #12]
 8009502:	bf15      	itete	ne
 8009504:	6560      	strne	r0, [r4, #84]	; 0x54
 8009506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800950a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800950e:	81a3      	strheq	r3, [r4, #12]
 8009510:	bf18      	it	ne
 8009512:	81a3      	strhne	r3, [r4, #12]
 8009514:	bd10      	pop	{r4, pc}

08009516 <__sclose>:
 8009516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800951a:	f000 b813 	b.w	8009544 <_close_r>
	...

08009520 <_write_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	4d07      	ldr	r5, [pc, #28]	; (8009540 <_write_r+0x20>)
 8009524:	4604      	mov	r4, r0
 8009526:	4608      	mov	r0, r1
 8009528:	4611      	mov	r1, r2
 800952a:	2200      	movs	r2, #0
 800952c:	602a      	str	r2, [r5, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	f7f8 ffb5 	bl	800249e <_write>
 8009534:	1c43      	adds	r3, r0, #1
 8009536:	d102      	bne.n	800953e <_write_r+0x1e>
 8009538:	682b      	ldr	r3, [r5, #0]
 800953a:	b103      	cbz	r3, 800953e <_write_r+0x1e>
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	bd38      	pop	{r3, r4, r5, pc}
 8009540:	200003f8 	.word	0x200003f8

08009544 <_close_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4d06      	ldr	r5, [pc, #24]	; (8009560 <_close_r+0x1c>)
 8009548:	2300      	movs	r3, #0
 800954a:	4604      	mov	r4, r0
 800954c:	4608      	mov	r0, r1
 800954e:	602b      	str	r3, [r5, #0]
 8009550:	f7f8 ffc1 	bl	80024d6 <_close>
 8009554:	1c43      	adds	r3, r0, #1
 8009556:	d102      	bne.n	800955e <_close_r+0x1a>
 8009558:	682b      	ldr	r3, [r5, #0]
 800955a:	b103      	cbz	r3, 800955e <_close_r+0x1a>
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	bd38      	pop	{r3, r4, r5, pc}
 8009560:	200003f8 	.word	0x200003f8

08009564 <_fstat_r>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	4d07      	ldr	r5, [pc, #28]	; (8009584 <_fstat_r+0x20>)
 8009568:	2300      	movs	r3, #0
 800956a:	4604      	mov	r4, r0
 800956c:	4608      	mov	r0, r1
 800956e:	4611      	mov	r1, r2
 8009570:	602b      	str	r3, [r5, #0]
 8009572:	f7f8 ffbc 	bl	80024ee <_fstat>
 8009576:	1c43      	adds	r3, r0, #1
 8009578:	d102      	bne.n	8009580 <_fstat_r+0x1c>
 800957a:	682b      	ldr	r3, [r5, #0]
 800957c:	b103      	cbz	r3, 8009580 <_fstat_r+0x1c>
 800957e:	6023      	str	r3, [r4, #0]
 8009580:	bd38      	pop	{r3, r4, r5, pc}
 8009582:	bf00      	nop
 8009584:	200003f8 	.word	0x200003f8

08009588 <_isatty_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4d06      	ldr	r5, [pc, #24]	; (80095a4 <_isatty_r+0x1c>)
 800958c:	2300      	movs	r3, #0
 800958e:	4604      	mov	r4, r0
 8009590:	4608      	mov	r0, r1
 8009592:	602b      	str	r3, [r5, #0]
 8009594:	f7f8 ffbb 	bl	800250e <_isatty>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_isatty_r+0x1a>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_isatty_r+0x1a>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	200003f8 	.word	0x200003f8

080095a8 <_lseek_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4d07      	ldr	r5, [pc, #28]	; (80095c8 <_lseek_r+0x20>)
 80095ac:	4604      	mov	r4, r0
 80095ae:	4608      	mov	r0, r1
 80095b0:	4611      	mov	r1, r2
 80095b2:	2200      	movs	r2, #0
 80095b4:	602a      	str	r2, [r5, #0]
 80095b6:	461a      	mov	r2, r3
 80095b8:	f7f8 ffb4 	bl	8002524 <_lseek>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_lseek_r+0x1e>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_lseek_r+0x1e>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	200003f8 	.word	0x200003f8

080095cc <_malloc_usable_size_r>:
 80095cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095d0:	1f18      	subs	r0, r3, #4
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	bfbc      	itt	lt
 80095d6:	580b      	ldrlt	r3, [r1, r0]
 80095d8:	18c0      	addlt	r0, r0, r3
 80095da:	4770      	bx	lr

080095dc <_read_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d07      	ldr	r5, [pc, #28]	; (80095fc <_read_r+0x20>)
 80095e0:	4604      	mov	r4, r0
 80095e2:	4608      	mov	r0, r1
 80095e4:	4611      	mov	r1, r2
 80095e6:	2200      	movs	r2, #0
 80095e8:	602a      	str	r2, [r5, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	f7f8 ff3a 	bl	8002464 <_read>
 80095f0:	1c43      	adds	r3, r0, #1
 80095f2:	d102      	bne.n	80095fa <_read_r+0x1e>
 80095f4:	682b      	ldr	r3, [r5, #0]
 80095f6:	b103      	cbz	r3, 80095fa <_read_r+0x1e>
 80095f8:	6023      	str	r3, [r4, #0]
 80095fa:	bd38      	pop	{r3, r4, r5, pc}
 80095fc:	200003f8 	.word	0x200003f8

08009600 <_init>:
 8009600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009602:	bf00      	nop
 8009604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009606:	bc08      	pop	{r3}
 8009608:	469e      	mov	lr, r3
 800960a:	4770      	bx	lr

0800960c <_fini>:
 800960c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960e:	bf00      	nop
 8009610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009612:	bc08      	pop	{r3}
 8009614:	469e      	mov	lr, r3
 8009616:	4770      	bx	lr
