<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\impl\gwsynthesis\UART IP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 14:19:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>374</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>182</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>512.000</td>
<td>1.953
<td>0.000</td>
<td>256.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>1.953(MHz)</td>
<td>116.042(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>503.382</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.574</td>
</tr>
<tr>
<td>2</td>
<td>503.382</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.574</td>
</tr>
<tr>
<td>3</td>
<td>503.460</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.140</td>
</tr>
<tr>
<td>4</td>
<td>503.460</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_1_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.140</td>
</tr>
<tr>
<td>5</td>
<td>503.694</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.906</td>
</tr>
<tr>
<td>6</td>
<td>503.694</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.906</td>
</tr>
<tr>
<td>7</td>
<td>503.694</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.906</td>
</tr>
<tr>
<td>8</td>
<td>503.697</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.903</td>
</tr>
<tr>
<td>9</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>10</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_3_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>11</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>12</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>13</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>14</td>
<td>503.735</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.221</td>
</tr>
<tr>
<td>15</td>
<td>503.740</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>8.217</td>
</tr>
<tr>
<td>16</td>
<td>503.764</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/state_0_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.836</td>
</tr>
<tr>
<td>17</td>
<td>503.785</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>18</td>
<td>503.785</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>19</td>
<td>503.789</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.811</td>
</tr>
<tr>
<td>20</td>
<td>504.019</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.581</td>
</tr>
<tr>
<td>21</td>
<td>504.019</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.581</td>
</tr>
<tr>
<td>22</td>
<td>504.190</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.767</td>
</tr>
<tr>
<td>23</td>
<td>504.223</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_1_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.733</td>
</tr>
<tr>
<td>24</td>
<td>504.223</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_2_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.733</td>
</tr>
<tr>
<td>25</td>
<td>504.223</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_3_s0/CE</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>512.000</td>
<td>0.000</td>
<td>7.733</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_top_inst/uart_rx_inst/received_s2/Q</td>
<td>uart_top_inst/uart_rx_inst/received_s2/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4/Q</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/Q</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.712</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3/Q</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>15</td>
<td>0.892</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4/Q</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>16</td>
<td>0.893</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>17</td>
<td>0.894</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.940</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0/Q</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_6_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>22</td>
<td>0.942</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/Q</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.942</td>
</tr>
<tr>
<td>23</td>
<td>0.944</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_2_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>24</td>
<td>0.944</td>
<td>uart_top_inst/uart_tx_inst/clock_div_2_s1/Q</td>
<td>uart_top_inst/uart_tx_inst/clock_div_3_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>25</td>
<td>0.946</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/Q</td>
<td>uart_top_inst/uart_rx_inst/clock_div_9_s1/D</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_tx_inst/clock_div_10_s1</td>
</tr>
<tr>
<td>5</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_rx_inst/bit_count_2_s2</td>
</tr>
<tr>
<td>7</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_rx_inst/bit_count_3_s2</td>
</tr>
<tr>
<td>8</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td>9</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>253.720</td>
<td>254.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>10.016</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 42.080%; route: 4.508, 52.575%; tC2Q: 0.458, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>10.016</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 42.080%; route: 4.508, 52.575%; tC2Q: 0.458, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n195_s10/I1</td>
</tr>
<tr>
<td>9.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n195_s10/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 43.968%; route: 4.103, 50.402%; tC2Q: 0.458, 5.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>uart_top_inst/uart_tx_inst/n193_s10/I2</td>
</tr>
<tr>
<td>9.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n193_s10/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_1_s4/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 43.968%; route: 4.103, 50.402%; tC2Q: 0.458, 5.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/n179_s9/I1</td>
</tr>
<tr>
<td>9.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n179_s9/F</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 46.114%; route: 3.802, 48.089%; tC2Q: 0.458, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/n177_s9/I1</td>
</tr>
<tr>
<td>9.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n177_s9/F</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 46.114%; route: 3.802, 48.089%; tC2Q: 0.458, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/n175_s9/I1</td>
</tr>
<tr>
<td>9.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n175_s9/F</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 46.114%; route: 3.802, 48.089%; tC2Q: 0.458, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n191_s9/I3</td>
</tr>
<tr>
<td>9.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n191_s9/F</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 46.137%; route: 3.798, 48.063%; tC2Q: 0.458, 5.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s5/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s5/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.886%; route: 4.155, 50.539%; tC2Q: 0.458, 5.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s6/I0</td>
</tr>
<tr>
<td>8.871</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/bit_count_3_s6/F</td>
</tr>
<tr>
<td>9.659</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 38.603%; route: 4.587, 55.819%; tC2Q: 0.458, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n171_s15/I0</td>
</tr>
<tr>
<td>9.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n171_s15/F</td>
</tr>
<tr>
<td>9.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/state_0_s4/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.676%; route: 3.798, 48.474%; tC2Q: 0.458, 5.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>uart_top_inst/uart_tx_inst/n187_s9/I1</td>
</tr>
<tr>
<td>9.257</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n187_s9/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.795%; route: 3.778, 48.341%; tC2Q: 0.458, 5.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n185_s9/I1</td>
</tr>
<tr>
<td>9.257</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n185_s9/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.795%; route: 3.778, 48.341%; tC2Q: 0.458, 5.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>503.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.221</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n189_s8/I3</td>
</tr>
<tr>
<td>9.253</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n189_s8/F</td>
</tr>
<tr>
<td>9.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.822%; route: 3.773, 48.310%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>2.711</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>uart_top_inst/uart_rx_inst/n160_s20/I2</td>
</tr>
<tr>
<td>3.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s20/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n162_s16/I2</td>
</tr>
<tr>
<td>4.966</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n162_s16/F</td>
</tr>
<tr>
<td>5.782</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n164_s12/I0</td>
</tr>
<tr>
<td>6.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n164_s12/F</td>
</tr>
<tr>
<td>8.201</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>uart_top_inst/uart_rx_inst/n188_s9/I1</td>
</tr>
<tr>
<td>9.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n188_s9/F</td>
</tr>
<tr>
<td>9.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 49.532%; route: 3.368, 44.422%; tC2Q: 0.458, 6.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>2.711</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>uart_top_inst/uart_rx_inst/n160_s20/I2</td>
</tr>
<tr>
<td>3.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s20/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n162_s16/I2</td>
</tr>
<tr>
<td>4.966</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n162_s16/F</td>
</tr>
<tr>
<td>5.782</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n164_s12/I0</td>
</tr>
<tr>
<td>6.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n164_s12/F</td>
</tr>
<tr>
<td>8.201</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n178_s9/I0</td>
</tr>
<tr>
<td>9.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n178_s9/F</td>
</tr>
<tr>
<td>9.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/CLK</td>
</tr>
<tr>
<td>513.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 49.532%; route: 3.368, 44.422%; tC2Q: 0.458, 6.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s21/I1</td>
</tr>
<tr>
<td>3.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s21/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/n169_s17/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s17/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/shift_reg_7_s6/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_3_s6/I0</td>
</tr>
<tr>
<td>8.871</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/bit_count_3_s6/F</td>
</tr>
<tr>
<td>9.209</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 40.841%; route: 4.136, 53.258%; tC2Q: 0.458, 5.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>2.711</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>uart_top_inst/uart_rx_inst/n160_s20/I2</td>
</tr>
<tr>
<td>3.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s20/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n160_s17/I2</td>
</tr>
<tr>
<td>4.756</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s17/F</td>
</tr>
<tr>
<td>5.257</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n322_s2/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s2/F</td>
</tr>
<tr>
<td>6.486</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>uart_top_inst/uart_rx_inst/n322_s0/I1</td>
</tr>
<tr>
<td>7.547</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s0/F</td>
</tr>
<tr>
<td>9.175</td>
<td>1.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/shift_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.487, 45.090%; route: 3.788, 48.983%; tC2Q: 0.458, 5.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>2.711</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>uart_top_inst/uart_rx_inst/n160_s20/I2</td>
</tr>
<tr>
<td>3.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s20/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n160_s17/I2</td>
</tr>
<tr>
<td>4.756</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s17/F</td>
</tr>
<tr>
<td>5.257</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n322_s2/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s2/F</td>
</tr>
<tr>
<td>6.486</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>uart_top_inst/uart_rx_inst/n322_s0/I1</td>
</tr>
<tr>
<td>7.547</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s0/F</td>
</tr>
<tr>
<td>9.175</td>
<td>1.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/shift_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.487, 45.090%; route: 3.788, 48.983%; tC2Q: 0.458, 5.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>504.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>513.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>2.711</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>uart_top_inst/uart_rx_inst/n160_s20/I2</td>
</tr>
<tr>
<td>3.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s20/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n160_s17/I2</td>
</tr>
<tr>
<td>4.756</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n160_s17/F</td>
</tr>
<tr>
<td>5.257</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>uart_top_inst/uart_rx_inst/n322_s2/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s2/F</td>
</tr>
<tr>
<td>6.486</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>uart_top_inst/uart_rx_inst/n322_s0/I1</td>
</tr>
<tr>
<td>7.547</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n322_s0/F</td>
</tr>
<tr>
<td>9.175</td>
<td>1.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/shift_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>512.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>513.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>512.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.487, 45.090%; route: 3.788, 48.983%; tC2Q: 0.458, 5.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/received_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/received_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>uart_top_inst/uart_rx_inst/received_s2/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/received_s2/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n153_s3/I3</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n153_s3/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/received_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>uart_top_inst/uart_rx_inst/received_s2/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>uart_top_inst/uart_rx_inst/received_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_10_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>uart_top_inst/uart_rx_inst/n168_s9/I3</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n168_s9/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_12_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n164_s10/I3</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n164_s10/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n48_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n48_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_12_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n47_s2/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n47_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/bit_count_0_s4/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n196_s10/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n196_s10/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/bit_count_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_3_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_top_inst/uart_rx_inst/n182_s9/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n182_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_5_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n178_s9/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n178_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n166_s9/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n166_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_1_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n58_s2/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n58_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/n52_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n52_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_8_s1/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/n172_s9/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n172_s9/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_0_s4/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n195_s10/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n195_s10/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/bit_count_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/state_2_s3/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/n169_s24/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n169_s24/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/state_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/bit_count_1_s4/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n194_s10/I0</td>
</tr>
<tr>
<td>1.905</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n194_s10/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/bit_count_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>uart_top_inst/uart_rx_inst/bit_count_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_1_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>uart_top_inst/uart_rx_inst/n186_s9/I2</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n186_s9/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_9_s1/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>uart_top_inst/uart_tx_inst/n50_s3/I3</td>
</tr>
<tr>
<td>1.908</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n50_s3/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/n185_s9/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n185_s9/F</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/n179_s9/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n179_s9/F</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_7_s0/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/n175_s9/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n175_s9/F</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/shift_reg_7_s0/Q</td>
</tr>
<tr>
<td>1.953</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/shift_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.583</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/n177_s9/I0</td>
</tr>
<tr>
<td>1.955</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n177_s9/F</td>
</tr>
<tr>
<td>1.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/shift_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_1_s1/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>uart_top_inst/uart_rx_inst/n184_s10/I3</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n184_s10/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_2_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_tx_inst/clock_div_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_tx_inst/clock_div_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_2_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C14[2][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_2_s1/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>uart_top_inst/uart_tx_inst/n56_s2/I0</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_tx_inst/n56_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_tx_inst/clock_div_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_3_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>uart_top_inst/uart_tx_inst/clock_div_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top_inst/uart_rx_inst/clock_div_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_8_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_8_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>uart_top_inst/uart_rx_inst/n170_s9/I0</td>
</tr>
<tr>
<td>1.960</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">uart_top_inst/uart_rx_inst/n170_s9/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">uart_top_inst/uart_rx_inst/clock_div_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R30C0</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_9_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>uart_top_inst/uart_rx_inst/clock_div_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_tx_inst/shift_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_tx_inst/clock_div_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_tx_inst/clock_div_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_tx_inst/clock_div_10_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_rx_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_rx_inst/bit_count_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_rx_inst/bit_count_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_rx_inst/bit_count_2_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_rx_inst/bit_count_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_rx_inst/bit_count_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_rx_inst/bit_count_3_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_tx_inst/bit_count_0_s4/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_rx_inst/clock_div_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>253.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>254.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>256.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>258.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>512.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>513.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top_inst/uart_rx_inst/clock_div_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>68</td>
<td>oscout_o</td>
<td>503.382</td>
<td>2.044</td>
</tr>
<tr>
<td>14</td>
<td>shift_reg_7_10</td>
<td>503.382</td>
<td>1.161</td>
</tr>
<tr>
<td>13</td>
<td>n197_14</td>
<td>508.831</td>
<td>1.303</td>
</tr>
<tr>
<td>13</td>
<td>n164_23</td>
<td>509.209</td>
<td>0.830</td>
</tr>
<tr>
<td>13</td>
<td>shift_reg_7_11</td>
<td>505.037</td>
<td>1.358</td>
</tr>
<tr>
<td>13</td>
<td>n164_18</td>
<td>504.019</td>
<td>1.320</td>
</tr>
<tr>
<td>11</td>
<td>state[0]</td>
<td>506.456</td>
<td>0.865</td>
</tr>
<tr>
<td>11</td>
<td>state[2]</td>
<td>506.699</td>
<td>0.839</td>
</tr>
<tr>
<td>10</td>
<td>state[2]</td>
<td>506.750</td>
<td>0.862</td>
</tr>
<tr>
<td>10</td>
<td>state[1]</td>
<td>506.022</td>
<td>0.840</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C15</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R14C14</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C21</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C14</td>
<td>50.00%</td>
</tr>
<tr>
<td>R15C23</td>
<td>50.00%</td>
</tr>
<tr>
<td>R14C17</td>
<td>48.61%</td>
</tr>
<tr>
<td>R14C21</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
