// Seed: 1613389451
module module_0 (
    output logic id_0,
    input id_1
);
  type_8(
      id_0, id_1, ~id_0
  );
  assign id_0 = id_1;
  logic id_2;
  integer id_3;
  reg id_4;
  logic id_5;
  logic id_6;
  always @(1) begin
    id_4 <= 1;
  end
endmodule
