$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Wed Aug 14 08:18:29 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_a $end
$var wire 1 0 ww_b $end
$var wire 1 1 ww_cin $end
$var wire 1 2 ww_s $end
$var wire 1 3 ww_cout $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \cin~input_o\ $end
$var wire 1 6 \a~input_o\ $end
$var wire 1 7 \b~input_o\ $end
$var wire 1 8 \s~0_combout\ $end
$var wire 1 9 \cout~0_combout\ $end
$var wire 1 : \ALT_INV_a~input_o\ $end
$var wire 1 ; \ALT_INV_b~input_o\ $end
$var wire 1 < \ALT_INV_cin~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
00
11
02
13
x4
15
16
07
08
19
0:
1;
0<
$end
#10000
0!
1"
0#
0/
10
01
05
17
06
1:
0;
1<
18
09
03
12
0$
1%
#20000
