INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
ERROR: [VRFC 10-1412] syntax error near range [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:49]
ERROR: [VRFC 10-1412] syntax error near ; [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:56]
ERROR: [VRFC 10-2666] formal port a has no actual or default value [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:50]
ERROR: [VRFC 10-1504] unit ldd1 ignored due to previous errors [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:28]
INFO: [VRFC 10-240] VHDL file /home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/processor_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA1B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sim_1/imports/sources/ADD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA1B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/processor_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sim_1/imports/sources/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
