m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Efulladder
Z0 w1695922338
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder
Z4 8C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder.vhd
Z5 FC:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder.vhd
l0
L4
VI@^5mC9eY37Ki=ZHFP@R20
!s100 PNTH11ae9@FHLI5c4RzGh3
Z6 OV;C;10.5b;63
32
Z7 !s110 1695924544
!i10b 1
Z8 !s108 1695924544.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder.vhd|
Z10 !s107 C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Acomportamental
R1
R2
Z13 DEx4 work 9 fulladder 0 22 I@^5mC9eY37Ki=ZHFP@R20
l13
L12
Z14 VA2G[lCfI<OoK44F_0TOS83
Z15 !s100 KEA]d_K<dB=BeZh05n>gL0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Efulladder_tb
Z16 w1695924535
Z17 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z18 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R1
R2
R3
Z19 8C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder_tb.vhd
Z20 FC:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder_tb.vhd
l0
L6
V3hd8VIdA92g6YcPRz>Z742
!s100 MS9Vbl64ma0AJgig;A7=Y3
R6
32
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder_tb.vhd|
Z22 !s107 C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder/fulladder_tb.vhd|
!i113 1
R11
R12
Ateste
R17
R18
R1
R2
DEx4 work 12 fulladder_tb 0 22 3hd8VIdA92g6YcPRz>Z742
l23
L9
VQlzh1cDL=g4dB[eaIKb<j3
!s100 ?DYUS7^LR6`L8cbR=1BNM2
R6
32
R7
!i10b 1
R8
R21
R22
!i113 1
R11
R12
