module outputModule(a, b, c, z, x);
	input Clk, Rst;
	input [15:0] a;
	input [15:0] b;
	input [15:0] c;
	output [7:0] z;
	output [15:0] x;
	wire [7:0] d;
	wire [7:0] e;
	wire [7:0] f;
	wire [7:0] g;
endmodule
