# Systemverilog-Test-Bench-Environment-Half-Adder

## Testbench Architecture
![image](https://github.com/srsapireddy/Systemverilog-Test-Bench-Environment-Half-Adder/assets/32967087/3e323f63-807f-44b2-9333-0512323ca2d2)
