{
    "Function": "cxl_pci_alloc_irq_ranges",
    "astEdges": [
        [
            6,
            8
        ],
        [
            6,
            7
        ],
        [
            4,
            14
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ],
        [
            9,
            13
        ],
        [
            9,
            10
        ],
        [
            15,
            18
        ],
        [
            15,
            16
        ],
        [
            15,
            17
        ],
        [
            14,
            15
        ],
        [
            0,
            19
        ],
        [
            0,
            2
        ],
        [
            0,
            4
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            8,
            9
        ],
        [
            10,
            11
        ],
        [
            10,
            12
        ]
    ],
    "candidateNodeList": [
        7,
        11,
        16,
        17,
        18
    ],
    "cfgEdges": [
        [
            6,
            15
        ],
        [
            9,
            8
        ],
        [
            15,
            14
        ],
        [
            12,
            10
        ],
        [
            14,
            19
        ],
        [
            13,
            9
        ],
        [
            0,
            12
        ],
        [
            8,
            6
        ],
        [
            10,
            13
        ]
    ],
    "ddgEdges": [
        [
            6,
            15
        ],
        [
            6,
            19
        ],
        [
            15,
            14
        ],
        [
            15,
            19
        ],
        [
            15,
            19
        ],
        [
            15,
            19
        ],
        [
            15,
            19
        ],
        [
            14,
            19
        ],
        [
            0,
            15
        ],
        [
            0,
            6
        ],
        [
            8,
            6
        ],
        [
            8,
            19
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            11
        ],
        [
            11,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            18
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "PARAM",
        "4": "BLOCK",
        "5": "LOCAL",
        "6": "<operator>.assignment",
        "7": "dev",
        "8": "to_pci_dev",
        "9": "<operator>.fieldAccess",
        "10": "<operator>.indirectFieldAccess",
        "11": "adapter",
        "12": "FIELD_IDENTIFIER",
        "13": "FIELD_IDENTIFIER",
        "14": "RETURN",
        "15": "pnv_cxl_alloc_hwirq_ranges",
        "16": "irqs",
        "17": "dev",
        "18": "num",
        "19": "METHOD_RETURN"
    }
}