
reflow_oven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058d8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  080059e8  080059e8  000069e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d98  08005d98  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005d98  08005d98  00006d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005da0  08005da0  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da0  08005da0  00006da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005da4  08005da4  00006da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005da8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200001d4  08005f7c  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08005f7c  00007404  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008cca  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001963  00000000  00000000  0000fec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  00011830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ae  00000000  00000000  000120f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017fe2  00000000  00000000  000127a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a40d  00000000  00000000  0002a788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085e36  00000000  00000000  00034b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba9cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003494  00000000  00000000  000baa10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000bdea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080059d0 	.word	0x080059d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080059d0 	.word	0x080059d0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	bf28      	it	cs
 8000cac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb0:	d2ed      	bcs.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e12:	f000 fb53 	bl	80014bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e16:	f000 f82b 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1a:	f000 f8cd 	bl	8000fb8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000e1e:	f000 f869 	bl	8000ef4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000e22:	f000 f89f 	bl	8000f64 <MX_USART1_UART_Init>
//	  temp=Max6675_Read_Temp();
//	  sprintf(data_print,"T=%0.2fC  ",temp);
//	  HAL_UART_Transmit(&huart1, data_print, sizeof(data_print), 100);
//	  HAL_Delay(1000);

	  float t = Max6675_Read_Temp();
 8000e26:	f000 f92d 	bl	8001084 <Max6675_Read_Temp>
 8000e2a:	6078      	str	r0, [r7, #4]
	  int len = snprintf((char*)data_print, sizeof(data_print), "T=%0.2f Â°C\r\n", t);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff fbaf 	bl	8000590 <__aeabi_f2d>
 8000e32:	4602      	mov	r2, r0
 8000e34:	460b      	mov	r3, r1
 8000e36:	e9cd 2300 	strd	r2, r3, [sp]
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <main+0x58>)
 8000e3c:	211e      	movs	r1, #30
 8000e3e:	480a      	ldr	r0, [pc, #40]	@ (8000e68 <main+0x5c>)
 8000e40:	f002 fbba 	bl	80035b8 <sniprintf>
 8000e44:	6038      	str	r0, [r7, #0]
	  HAL_UART_Transmit(&huart1, data_print, len, HAL_MAX_DELAY);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e4e:	4906      	ldr	r1, [pc, #24]	@ (8000e68 <main+0x5c>)
 8000e50:	4806      	ldr	r0, [pc, #24]	@ (8000e6c <main+0x60>)
 8000e52:	f001 fd80 	bl	8002956 <HAL_UART_Transmit>

	  HAL_Delay(1000);  // >220 ms to let the chip convert again
 8000e56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e5a:	f000 fb91 	bl	8001580 <HAL_Delay>
  {
 8000e5e:	bf00      	nop
 8000e60:	e7e1      	b.n	8000e26 <main+0x1a>
 8000e62:	bf00      	nop
 8000e64:	080059e8 	.word	0x080059e8
 8000e68:	20000290 	.word	0x20000290
 8000e6c:	20000248 	.word	0x20000248

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b090      	sub	sp, #64	@ 0x40
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0318 	add.w	r3, r7, #24
 8000e7a:	2228      	movs	r2, #40	@ 0x28
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f002 fc90 	bl	80037a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	2301      	movs	r3, #1
 8000e98:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000ea6:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 8000eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eac:	f107 0318 	add.w	r3, r7, #24
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f000 fe09 	bl	8001ac8 <HAL_RCC_OscConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ebc:	f000 f8dc 	bl	8001078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2101      	movs	r1, #1
 8000eda:	4618      	mov	r0, r3
 8000edc:	f001 f876 	bl	8001fcc <HAL_RCC_ClockConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000ee6:	f000 f8c7 	bl	8001078 <Error_Handler>
  }
}
 8000eea:	bf00      	nop
 8000eec:	3740      	adds	r7, #64	@ 0x40
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000efa:	4a19      	ldr	r2, [pc, #100]	@ (8000f60 <MX_SPI1_Init+0x6c>)
 8000efc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f12:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f26:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f2a:	2238      	movs	r2, #56	@ 0x38
 8000f2c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f42:	220a      	movs	r2, #10
 8000f44:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f48:	f001 f9ce 	bl	80022e8 <HAL_SPI_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000f52:	f000 f891 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200001f0 	.word	0x200001f0
 8000f60:	40013000 	.word	0x40013000

08000f64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <MX_USART1_UART_Init+0x50>)
 8000f6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f88:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f9a:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <MX_USART1_UART_Init+0x4c>)
 8000f9c:	f001 fc8b 	bl	80028b6 <HAL_UART_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000fa6:	f000 f867 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000248 	.word	0x20000248
 8000fb4:	40013800 	.word	0x40013800

08000fb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	4b27      	ldr	r3, [pc, #156]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a26      	ldr	r2, [pc, #152]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6193      	str	r3, [r2, #24]
 8000fd8:	4b24      	ldr	r3, [pc, #144]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe4:	4b21      	ldr	r3, [pc, #132]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a20      	ldr	r2, [pc, #128]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000fea:	f043 0320 	orr.w	r3, r3, #32
 8000fee:	6193      	str	r3, [r2, #24]
 8000ff0:	4b1e      	ldr	r3, [pc, #120]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	f003 0320 	and.w	r3, r3, #32
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800106c <MX_GPIO_Init+0xb4>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a1a      	ldr	r2, [pc, #104]	@ (800106c <MX_GPIO_Init+0xb4>)
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b18      	ldr	r3, [pc, #96]	@ (800106c <MX_GPIO_Init+0xb4>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800101a:	4815      	ldr	r0, [pc, #84]	@ (8001070 <MX_GPIO_Init+0xb8>)
 800101c:	f000 fd3c 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2110      	movs	r1, #16
 8001024:	4813      	ldr	r0, [pc, #76]	@ (8001074 <MX_GPIO_Init+0xbc>)
 8001026:	f000 fd37 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800102a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800102e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2302      	movs	r3, #2
 800103a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	4619      	mov	r1, r3
 8001042:	480b      	ldr	r0, [pc, #44]	@ (8001070 <MX_GPIO_Init+0xb8>)
 8001044:	f000 fba4 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001048:	2310      	movs	r3, #16
 800104a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2302      	movs	r3, #2
 8001056:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	4619      	mov	r1, r3
 800105e:	4805      	ldr	r0, [pc, #20]	@ (8001074 <MX_GPIO_Init+0xbc>)
 8001060:	f000 fb96 	bl	8001790 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001064:	bf00      	nop
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40021000 	.word	0x40021000
 8001070:	40011000 	.word	0x40011000
 8001074:	40010800 	.word	0x40010800

08001078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107c:	b672      	cpsid	i
}
 800107e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <Error_Handler+0x8>

08001084 <Max6675_Read_Temp>:
//	Temp=((((DATARX[0]|DATARX[1]<<8)))>>3);               // Temperature Data Extraction
//	Temp*=0.25;                                           // Data to Centigrade Conversation
//return Temp;
//}

float Max6675_Read_Temp(void) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af02      	add	r7, sp, #8
    uint16_t raw;

    // Ensure the previous conversion (triggered by the last CSâ) has finished:
    HAL_Delay(250);
 800108a:	20fa      	movs	r0, #250	@ 0xfa
 800108c:	f000 fa78 	bl	8001580 <HAL_Delay>

    // Pull CS low to start the read:
    HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2110      	movs	r1, #16
 8001094:	4815      	ldr	r0, [pc, #84]	@ (80010ec <Max6675_Read_Temp+0x68>)
 8001096:	f000 fcff 	bl	8001a98 <HAL_GPIO_WritePin>

    // Full-duplex: clock out 0x0000 while you clock in the 16-bit result
    HAL_SPI_TransmitReceive(
 800109a:	1dba      	adds	r2, r7, #6
 800109c:	1db9      	adds	r1, r7, #6
 800109e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2301      	movs	r3, #1
 80010a6:	4812      	ldr	r0, [pc, #72]	@ (80010f0 <Max6675_Read_Temp+0x6c>)
 80010a8:	f001 f9a2 	bl	80023f0 <HAL_SPI_TransmitReceive>
      1,                 // transfer 1 word of 16 bits
      HAL_MAX_DELAY
    );

    // De-select the chip (and start the next conversion)
    HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2110      	movs	r1, #16
 80010b0:	480e      	ldr	r0, [pc, #56]	@ (80010ec <Max6675_Read_Temp+0x68>)
 80010b2:	f000 fcf1 	bl	8001a98 <HAL_GPIO_WritePin>

    // Check for open-thermocouple fault (bit D2):
    if (raw & 0x0004) return NAN;
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	f003 0304 	and.w	r3, r3, #4
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <Max6675_Read_Temp+0x40>
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <Max6675_Read_Temp+0x70>)
 80010c2:	e00e      	b.n	80010e2 <Max6675_Read_Temp+0x5e>

    // Strip off the 3 status bits and convert to Â°C
    raw >>= 3;
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	08db      	lsrs	r3, r3, #3
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	80fb      	strh	r3, [r7, #6]
    return raw * 0.25f;  // each LSB = 0.25 Â°C :contentReference[oaicite:0]{index=0}&#8203;:contentReference[oaicite:1]{index=1}
 80010cc:	88fb      	ldrh	r3, [r7, #6]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fe48 	bl	8000d64 <__aeabi_i2f>
 80010d4:	4603      	mov	r3, r0
 80010d6:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff f840 	bl	8000160 <__aeabi_fmul>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40010800 	.word	0x40010800
 80010f0:	200001f0 	.word	0x200001f0
 80010f4:	7fc00000 	.word	0x7fc00000

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_MspInit+0x5c>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <HAL_MspInit+0x5c>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6193      	str	r3, [r2, #24]
 800110a:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_MspInit+0x5c>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <HAL_MspInit+0x5c>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <HAL_MspInit+0x5c>)
 800111c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001120:	61d3      	str	r3, [r2, #28]
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <HAL_MspInit+0x5c>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800112e:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <HAL_MspInit+0x60>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <HAL_MspInit+0x60>)
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114a:	bf00      	nop
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr
 8001154:	40021000 	.word	0x40021000
 8001158:	40010000 	.word	0x40010000

0800115c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a1b      	ldr	r2, [pc, #108]	@ (80011e4 <HAL_SPI_MspInit+0x88>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d12f      	bne.n	80011dc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800117c:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a19      	ldr	r2, [pc, #100]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 8001182:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a13      	ldr	r2, [pc, #76]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 800119a:	f043 0304 	orr.w	r3, r3, #4
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <HAL_SPI_MspInit+0x8c>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0304 	and.w	r3, r3, #4
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80011ac:	23a0      	movs	r3, #160	@ 0xa0
 80011ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	4619      	mov	r1, r3
 80011be:	480b      	ldr	r0, [pc, #44]	@ (80011ec <HAL_SPI_MspInit+0x90>)
 80011c0:	f000 fae6 	bl	8001790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011c4:	2340      	movs	r3, #64	@ 0x40
 80011c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4619      	mov	r1, r3
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <HAL_SPI_MspInit+0x90>)
 80011d8:	f000 fada 	bl	8001790 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80011dc:	bf00      	nop
 80011de:	3720      	adds	r7, #32
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40013000 	.word	0x40013000
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010800 	.word	0x40010800

080011f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a1c      	ldr	r2, [pc, #112]	@ (800127c <HAL_UART_MspInit+0x8c>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d131      	bne.n	8001274 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001210:	4b1b      	ldr	r3, [pc, #108]	@ (8001280 <HAL_UART_MspInit+0x90>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a1a      	ldr	r2, [pc, #104]	@ (8001280 <HAL_UART_MspInit+0x90>)
 8001216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800121a:	6193      	str	r3, [r2, #24]
 800121c:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <HAL_UART_MspInit+0x90>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001228:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_UART_MspInit+0x90>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a14      	ldr	r2, [pc, #80]	@ (8001280 <HAL_UART_MspInit+0x90>)
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_UART_MspInit+0x90>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001240:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001244:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124a:	2303      	movs	r3, #3
 800124c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	4619      	mov	r1, r3
 8001254:	480b      	ldr	r0, [pc, #44]	@ (8001284 <HAL_UART_MspInit+0x94>)
 8001256:	f000 fa9b 	bl	8001790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800125a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800125e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	4619      	mov	r1, r3
 800126e:	4805      	ldr	r0, [pc, #20]	@ (8001284 <HAL_UART_MspInit+0x94>)
 8001270:	f000 fa8e 	bl	8001790 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40013800 	.word	0x40013800
 8001280:	40021000 	.word	0x40021000
 8001284:	40010800 	.word	0x40010800

08001288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <NMI_Handler+0x4>

08001290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <HardFault_Handler+0x4>

08001298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <MemManage_Handler+0x4>

080012a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <UsageFault_Handler+0x4>

080012b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d8:	f000 f936 	bl	8001548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return 1;
 80012e4:	2301      	movs	r3, #1
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr

080012ee <_kill>:

int _kill(int pid, int sig)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
 80012f6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012f8:	f002 fa60 	bl	80037bc <__errno>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2216      	movs	r2, #22
 8001300:	601a      	str	r2, [r3, #0]
  return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <_exit>:

void _exit (int status)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001316:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ffe7 	bl	80012ee <_kill>
  while (1) {}    /* Make sure we hang here */
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <_exit+0x12>

08001324 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	e00a      	b.n	800134c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001336:	f3af 8000 	nop.w
 800133a:	4601      	mov	r1, r0
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	1c5a      	adds	r2, r3, #1
 8001340:	60ba      	str	r2, [r7, #8]
 8001342:	b2ca      	uxtb	r2, r1
 8001344:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	3301      	adds	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	429a      	cmp	r2, r3
 8001352:	dbf0      	blt.n	8001336 <_read+0x12>
  }

  return len;
 8001354:	687b      	ldr	r3, [r7, #4]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	e009      	b.n	8001384 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	60ba      	str	r2, [r7, #8]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbf1      	blt.n	8001370 <_write+0x12>
  }
  return len;
 800138c:	687b      	ldr	r3, [r7, #4]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <_close>:

int _close(int file)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013bc:	605a      	str	r2, [r3, #4]
  return 0;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <_isatty>:

int _isatty(int file)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013d2:	2301      	movs	r3, #1
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013de:	b480      	push	{r7}
 80013e0:	b085      	sub	sp, #20
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
	...

080013f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001400:	4a14      	ldr	r2, [pc, #80]	@ (8001454 <_sbrk+0x5c>)
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <_sbrk+0x60>)
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <_sbrk+0x64>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <_sbrk+0x68>)
 8001418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	429a      	cmp	r2, r3
 8001426:	d207      	bcs.n	8001438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001428:	f002 f9c8 	bl	80037bc <__errno>
 800142c:	4603      	mov	r3, r0
 800142e:	220c      	movs	r2, #12
 8001430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001436:	e009      	b.n	800144c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001438:	4b08      	ldr	r3, [pc, #32]	@ (800145c <_sbrk+0x64>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	4a05      	ldr	r2, [pc, #20]	@ (800145c <_sbrk+0x64>)
 8001448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144a:	68fb      	ldr	r3, [r7, #12]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20005000 	.word	0x20005000
 8001458:	00000400 	.word	0x00000400
 800145c:	200002b0 	.word	0x200002b0
 8001460:	20000408 	.word	0x20000408

08001464 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001470:	f7ff fff8 	bl	8001464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001474:	480b      	ldr	r0, [pc, #44]	@ (80014a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001476:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001478:	4a0c      	ldr	r2, [pc, #48]	@ (80014ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800147c:	e002      	b.n	8001484 <LoopCopyDataInit>

0800147e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001482:	3304      	adds	r3, #4

08001484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001488:	d3f9      	bcc.n	800147e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148a:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800148c:	4c09      	ldr	r4, [pc, #36]	@ (80014b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001490:	e001      	b.n	8001496 <LoopFillZerobss>

08001492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001494:	3204      	adds	r2, #4

08001496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001498:	d3fb      	bcc.n	8001492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149a:	f002 f995 	bl	80037c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800149e:	f7ff fcb5 	bl	8000e0c <main>
  bx lr
 80014a2:	4770      	bx	lr
  ldr r0, =_sdata
 80014a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80014ac:	08005da8 	.word	0x08005da8
  ldr r2, =_sbss
 80014b0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80014b4:	20000404 	.word	0x20000404

080014b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC1_2_IRQHandler>
	...

080014bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <HAL_Init+0x28>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a07      	ldr	r2, [pc, #28]	@ (80014e4 <HAL_Init+0x28>)
 80014c6:	f043 0310 	orr.w	r3, r3, #16
 80014ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f92b 	bl	8001728 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d2:	200f      	movs	r0, #15
 80014d4:	f000 f808 	bl	80014e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d8:	f7ff fe0e 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40022000 	.word	0x40022000

080014e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014f0:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_InitTick+0x54>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <HAL_InitTick+0x58>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001502:	fbb2 f3f3 	udiv	r3, r2, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f935 	bl	8001776 <HAL_SYSTICK_Config>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e00e      	b.n	8001534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d80a      	bhi.n	8001532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800151c:	2200      	movs	r2, #0
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001524:	f000 f90b 	bl	800173e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001528:	4a06      	ldr	r2, [pc, #24]	@ (8001544 <HAL_InitTick+0x5c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000000 	.word	0x20000000
 8001540:	20000008 	.word	0x20000008
 8001544:	20000004 	.word	0x20000004

08001548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <HAL_IncTick+0x1c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <HAL_IncTick+0x20>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4413      	add	r3, r2
 8001558:	4a03      	ldr	r2, [pc, #12]	@ (8001568 <HAL_IncTick+0x20>)
 800155a:	6013      	str	r3, [r2, #0]
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000008 	.word	0x20000008
 8001568:	200002b4 	.word	0x200002b4

0800156c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return uwTick;
 8001570:	4b02      	ldr	r3, [pc, #8]	@ (800157c <HAL_GetTick+0x10>)
 8001572:	681b      	ldr	r3, [r3, #0]
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	200002b4 	.word	0x200002b4

08001580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001588:	f7ff fff0 	bl	800156c <HAL_GetTick>
 800158c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001598:	d005      	beq.n	80015a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800159a:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <HAL_Delay+0x44>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015a6:	bf00      	nop
 80015a8:	f7ff ffe0 	bl	800156c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d8f7      	bhi.n	80015a8 <HAL_Delay+0x28>
  {
  }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000008 	.word	0x20000008

080015c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <__NVIC_SetPriorityGrouping+0x44>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015e4:	4013      	ands	r3, r2
 80015e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015fa:	4a04      	ldr	r2, [pc, #16]	@ (800160c <__NVIC_SetPriorityGrouping+0x44>)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	60d3      	str	r3, [r2, #12]
}
 8001600:	bf00      	nop
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001614:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <__NVIC_GetPriorityGrouping+0x18>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	f003 0307 	and.w	r3, r3, #7
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	2b00      	cmp	r3, #0
 800163e:	db0a      	blt.n	8001656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2da      	uxtb	r2, r3
 8001644:	490c      	ldr	r1, [pc, #48]	@ (8001678 <__NVIC_SetPriority+0x4c>)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	0112      	lsls	r2, r2, #4
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	440b      	add	r3, r1
 8001650:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001654:	e00a      	b.n	800166c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4908      	ldr	r1, [pc, #32]	@ (800167c <__NVIC_SetPriority+0x50>)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	3b04      	subs	r3, #4
 8001664:	0112      	lsls	r2, r2, #4
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	440b      	add	r3, r1
 800166a:	761a      	strb	r2, [r3, #24]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000e100 	.word	0xe000e100
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f1c3 0307 	rsb	r3, r3, #7
 800169a:	2b04      	cmp	r3, #4
 800169c:	bf28      	it	cs
 800169e:	2304      	movcs	r3, #4
 80016a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3304      	adds	r3, #4
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d902      	bls.n	80016b0 <NVIC_EncodePriority+0x30>
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3b03      	subs	r3, #3
 80016ae:	e000      	b.n	80016b2 <NVIC_EncodePriority+0x32>
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43da      	mvns	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	401a      	ands	r2, r3
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	43d9      	mvns	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	4313      	orrs	r3, r2
         );
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3724      	adds	r7, #36	@ 0x24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016f4:	d301      	bcc.n	80016fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00f      	b.n	800171a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001724 <SysTick_Config+0x40>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001702:	210f      	movs	r1, #15
 8001704:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001708:	f7ff ff90 	bl	800162c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <SysTick_Config+0x40>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001712:	4b04      	ldr	r3, [pc, #16]	@ (8001724 <SysTick_Config+0x40>)
 8001714:	2207      	movs	r2, #7
 8001716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010

08001728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ff49 	bl	80015c8 <__NVIC_SetPriorityGrouping>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001750:	f7ff ff5e 	bl	8001610 <__NVIC_GetPriorityGrouping>
 8001754:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	6978      	ldr	r0, [r7, #20]
 800175c:	f7ff ff90 	bl	8001680 <NVIC_EncodePriority>
 8001760:	4602      	mov	r2, r0
 8001762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff5f 	bl	800162c <__NVIC_SetPriority>
}
 800176e:	bf00      	nop
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff ffb0 	bl	80016e4 <SysTick_Config>
 8001784:	4603      	mov	r3, r0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b08b      	sub	sp, #44	@ 0x2c
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a2:	e169      	b.n	8001a78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017a4:	2201      	movs	r2, #1
 80017a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	69fa      	ldr	r2, [r7, #28]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	429a      	cmp	r2, r3
 80017be:	f040 8158 	bne.w	8001a72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4a9a      	ldr	r2, [pc, #616]	@ (8001a30 <HAL_GPIO_Init+0x2a0>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d05e      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017cc:	4a98      	ldr	r2, [pc, #608]	@ (8001a30 <HAL_GPIO_Init+0x2a0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d875      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017d2:	4a98      	ldr	r2, [pc, #608]	@ (8001a34 <HAL_GPIO_Init+0x2a4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d058      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017d8:	4a96      	ldr	r2, [pc, #600]	@ (8001a34 <HAL_GPIO_Init+0x2a4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d86f      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017de:	4a96      	ldr	r2, [pc, #600]	@ (8001a38 <HAL_GPIO_Init+0x2a8>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d052      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017e4:	4a94      	ldr	r2, [pc, #592]	@ (8001a38 <HAL_GPIO_Init+0x2a8>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d869      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017ea:	4a94      	ldr	r2, [pc, #592]	@ (8001a3c <HAL_GPIO_Init+0x2ac>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d04c      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017f0:	4a92      	ldr	r2, [pc, #584]	@ (8001a3c <HAL_GPIO_Init+0x2ac>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d863      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017f6:	4a92      	ldr	r2, [pc, #584]	@ (8001a40 <HAL_GPIO_Init+0x2b0>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d046      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017fc:	4a90      	ldr	r2, [pc, #576]	@ (8001a40 <HAL_GPIO_Init+0x2b0>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d85d      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 8001802:	2b12      	cmp	r3, #18
 8001804:	d82a      	bhi.n	800185c <HAL_GPIO_Init+0xcc>
 8001806:	2b12      	cmp	r3, #18
 8001808:	d859      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 800180a:	a201      	add	r2, pc, #4	@ (adr r2, 8001810 <HAL_GPIO_Init+0x80>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	0800188b 	.word	0x0800188b
 8001814:	08001865 	.word	0x08001865
 8001818:	08001877 	.word	0x08001877
 800181c:	080018b9 	.word	0x080018b9
 8001820:	080018bf 	.word	0x080018bf
 8001824:	080018bf 	.word	0x080018bf
 8001828:	080018bf 	.word	0x080018bf
 800182c:	080018bf 	.word	0x080018bf
 8001830:	080018bf 	.word	0x080018bf
 8001834:	080018bf 	.word	0x080018bf
 8001838:	080018bf 	.word	0x080018bf
 800183c:	080018bf 	.word	0x080018bf
 8001840:	080018bf 	.word	0x080018bf
 8001844:	080018bf 	.word	0x080018bf
 8001848:	080018bf 	.word	0x080018bf
 800184c:	080018bf 	.word	0x080018bf
 8001850:	080018bf 	.word	0x080018bf
 8001854:	0800186d 	.word	0x0800186d
 8001858:	08001881 	.word	0x08001881
 800185c:	4a79      	ldr	r2, [pc, #484]	@ (8001a44 <HAL_GPIO_Init+0x2b4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001862:	e02c      	b.n	80018be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	623b      	str	r3, [r7, #32]
          break;
 800186a:	e029      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	3304      	adds	r3, #4
 8001872:	623b      	str	r3, [r7, #32]
          break;
 8001874:	e024      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	3308      	adds	r3, #8
 800187c:	623b      	str	r3, [r7, #32]
          break;
 800187e:	e01f      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	330c      	adds	r3, #12
 8001886:	623b      	str	r3, [r7, #32]
          break;
 8001888:	e01a      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d102      	bne.n	8001898 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001892:	2304      	movs	r3, #4
 8001894:	623b      	str	r3, [r7, #32]
          break;
 8001896:	e013      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d105      	bne.n	80018ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a0:	2308      	movs	r3, #8
 80018a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	611a      	str	r2, [r3, #16]
          break;
 80018aa:	e009      	b.n	80018c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ac:	2308      	movs	r3, #8
 80018ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	615a      	str	r2, [r3, #20]
          break;
 80018b6:	e003      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018b8:	2300      	movs	r3, #0
 80018ba:	623b      	str	r3, [r7, #32]
          break;
 80018bc:	e000      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          break;
 80018be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2bff      	cmp	r3, #255	@ 0xff
 80018c4:	d801      	bhi.n	80018ca <HAL_GPIO_Init+0x13a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	e001      	b.n	80018ce <HAL_GPIO_Init+0x13e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3304      	adds	r3, #4
 80018ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	2bff      	cmp	r3, #255	@ 0xff
 80018d4:	d802      	bhi.n	80018dc <HAL_GPIO_Init+0x14c>
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	e002      	b.n	80018e2 <HAL_GPIO_Init+0x152>
 80018dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018de:	3b08      	subs	r3, #8
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	210f      	movs	r1, #15
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	401a      	ands	r2, r3
 80018f4:	6a39      	ldr	r1, [r7, #32]
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	fa01 f303 	lsl.w	r3, r1, r3
 80018fc:	431a      	orrs	r2, r3
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 80b1 	beq.w	8001a72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001910:	4b4d      	ldr	r3, [pc, #308]	@ (8001a48 <HAL_GPIO_Init+0x2b8>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	4a4c      	ldr	r2, [pc, #304]	@ (8001a48 <HAL_GPIO_Init+0x2b8>)
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	6193      	str	r3, [r2, #24]
 800191c:	4b4a      	ldr	r3, [pc, #296]	@ (8001a48 <HAL_GPIO_Init+0x2b8>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001928:	4a48      	ldr	r2, [pc, #288]	@ (8001a4c <HAL_GPIO_Init+0x2bc>)
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	089b      	lsrs	r3, r3, #2
 800192e:	3302      	adds	r3, #2
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	220f      	movs	r2, #15
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a40      	ldr	r2, [pc, #256]	@ (8001a50 <HAL_GPIO_Init+0x2c0>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d013      	beq.n	800197c <HAL_GPIO_Init+0x1ec>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a3f      	ldr	r2, [pc, #252]	@ (8001a54 <HAL_GPIO_Init+0x2c4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d00d      	beq.n	8001978 <HAL_GPIO_Init+0x1e8>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a58 <HAL_GPIO_Init+0x2c8>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d007      	beq.n	8001974 <HAL_GPIO_Init+0x1e4>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a3d      	ldr	r2, [pc, #244]	@ (8001a5c <HAL_GPIO_Init+0x2cc>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d101      	bne.n	8001970 <HAL_GPIO_Init+0x1e0>
 800196c:	2303      	movs	r3, #3
 800196e:	e006      	b.n	800197e <HAL_GPIO_Init+0x1ee>
 8001970:	2304      	movs	r3, #4
 8001972:	e004      	b.n	800197e <HAL_GPIO_Init+0x1ee>
 8001974:	2302      	movs	r3, #2
 8001976:	e002      	b.n	800197e <HAL_GPIO_Init+0x1ee>
 8001978:	2301      	movs	r3, #1
 800197a:	e000      	b.n	800197e <HAL_GPIO_Init+0x1ee>
 800197c:	2300      	movs	r3, #0
 800197e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001980:	f002 0203 	and.w	r2, r2, #3
 8001984:	0092      	lsls	r2, r2, #2
 8001986:	4093      	lsls	r3, r2
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800198e:	492f      	ldr	r1, [pc, #188]	@ (8001a4c <HAL_GPIO_Init+0x2bc>)
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d006      	beq.n	80019b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	492c      	ldr	r1, [pc, #176]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	608b      	str	r3, [r1, #8]
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	43db      	mvns	r3, r3
 80019be:	4928      	ldr	r1, [pc, #160]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d006      	beq.n	80019de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019d0:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	4922      	ldr	r1, [pc, #136]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	60cb      	str	r3, [r1, #12]
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	491e      	ldr	r1, [pc, #120]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	4918      	ldr	r1, [pc, #96]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a06:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4914      	ldr	r1, [pc, #80]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d021      	beq.n	8001a64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a20:	4b0f      	ldr	r3, [pc, #60]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	490e      	ldr	r1, [pc, #56]	@ (8001a60 <HAL_GPIO_Init+0x2d0>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e021      	b.n	8001a72 <HAL_GPIO_Init+0x2e2>
 8001a2e:	bf00      	nop
 8001a30:	10320000 	.word	0x10320000
 8001a34:	10310000 	.word	0x10310000
 8001a38:	10220000 	.word	0x10220000
 8001a3c:	10210000 	.word	0x10210000
 8001a40:	10120000 	.word	0x10120000
 8001a44:	10110000 	.word	0x10110000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010000 	.word	0x40010000
 8001a50:	40010800 	.word	0x40010800
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40011000 	.word	0x40011000
 8001a5c:	40011400 	.word	0x40011400
 8001a60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_GPIO_Init+0x304>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	4909      	ldr	r1, [pc, #36]	@ (8001a94 <HAL_GPIO_Init+0x304>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a74:	3301      	adds	r3, #1
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f47f ae8e 	bne.w	80017a4 <HAL_GPIO_Init+0x14>
  }
}
 8001a88:	bf00      	nop
 8001a8a:	bf00      	nop
 8001a8c:	372c      	adds	r7, #44	@ 0x2c
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40010400 	.word	0x40010400

08001a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	807b      	strh	r3, [r7, #2]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aa8:	787b      	ldrb	r3, [r7, #1]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aae:	887a      	ldrh	r2, [r7, #2]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ab4:	e003      	b.n	8001abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ab6:	887b      	ldrh	r3, [r7, #2]
 8001ab8:	041a      	lsls	r2, r3, #16
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	611a      	str	r2, [r3, #16]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e272      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f000 8087 	beq.w	8001bf6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ae8:	4b92      	ldr	r3, [pc, #584]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 030c 	and.w	r3, r3, #12
 8001af0:	2b04      	cmp	r3, #4
 8001af2:	d00c      	beq.n	8001b0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001af4:	4b8f      	ldr	r3, [pc, #572]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d112      	bne.n	8001b26 <HAL_RCC_OscConfig+0x5e>
 8001b00:	4b8c      	ldr	r3, [pc, #560]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b0c:	d10b      	bne.n	8001b26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b0e:	4b89      	ldr	r3, [pc, #548]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d06c      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x12c>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d168      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e24c      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b2e:	d106      	bne.n	8001b3e <HAL_RCC_OscConfig+0x76>
 8001b30:	4b80      	ldr	r3, [pc, #512]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a7f      	ldr	r2, [pc, #508]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	e02e      	b.n	8001b9c <HAL_RCC_OscConfig+0xd4>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x98>
 8001b46:	4b7b      	ldr	r3, [pc, #492]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a7a      	ldr	r2, [pc, #488]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b78      	ldr	r3, [pc, #480]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a77      	ldr	r2, [pc, #476]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e01d      	b.n	8001b9c <HAL_RCC_OscConfig+0xd4>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0xbc>
 8001b6a:	4b72      	ldr	r3, [pc, #456]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a71      	ldr	r2, [pc, #452]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	4b6f      	ldr	r3, [pc, #444]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a6e      	ldr	r2, [pc, #440]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e00b      	b.n	8001b9c <HAL_RCC_OscConfig+0xd4>
 8001b84:	4b6b      	ldr	r3, [pc, #428]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a6a      	ldr	r2, [pc, #424]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b68      	ldr	r3, [pc, #416]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a67      	ldr	r2, [pc, #412]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d013      	beq.n	8001bcc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba4:	f7ff fce2 	bl	800156c <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bac:	f7ff fcde 	bl	800156c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b64      	cmp	r3, #100	@ 0x64
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e200      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bbe:	4b5d      	ldr	r3, [pc, #372]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0f0      	beq.n	8001bac <HAL_RCC_OscConfig+0xe4>
 8001bca:	e014      	b.n	8001bf6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fcce 	bl	800156c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fcca 	bl	800156c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	@ 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e1ec      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be6:	4b53      	ldr	r3, [pc, #332]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f0      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x10c>
 8001bf2:	e000      	b.n	8001bf6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d063      	beq.n	8001cca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c02:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d00b      	beq.n	8001c26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c0e:	4b49      	ldr	r3, [pc, #292]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d11c      	bne.n	8001c54 <HAL_RCC_OscConfig+0x18c>
 8001c1a:	4b46      	ldr	r3, [pc, #280]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d116      	bne.n	8001c54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c26:	4b43      	ldr	r3, [pc, #268]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d005      	beq.n	8001c3e <HAL_RCC_OscConfig+0x176>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d001      	beq.n	8001c3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e1c0      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4939      	ldr	r1, [pc, #228]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c52:	e03a      	b.n	8001cca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d020      	beq.n	8001c9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c5c:	4b36      	ldr	r3, [pc, #216]	@ (8001d38 <HAL_RCC_OscConfig+0x270>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c62:	f7ff fc83 	bl	800156c <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c6a:	f7ff fc7f 	bl	800156c <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e1a1      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f0      	beq.n	8001c6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c88:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	4927      	ldr	r1, [pc, #156]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	600b      	str	r3, [r1, #0]
 8001c9c:	e015      	b.n	8001cca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c9e:	4b26      	ldr	r3, [pc, #152]	@ (8001d38 <HAL_RCC_OscConfig+0x270>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca4:	f7ff fc62 	bl	800156c <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001caa:	e008      	b.n	8001cbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cac:	f7ff fc5e 	bl	800156c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e180      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f0      	bne.n	8001cac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d03a      	beq.n	8001d4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d019      	beq.n	8001d12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cde:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <HAL_RCC_OscConfig+0x274>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce4:	f7ff fc42 	bl	800156c <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cec:	f7ff fc3e 	bl	800156c <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e160      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <HAL_RCC_OscConfig+0x26c>)
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d0a:	2001      	movs	r0, #1
 8001d0c:	f000 face 	bl	80022ac <RCC_Delay>
 8001d10:	e01c      	b.n	8001d4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d12:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <HAL_RCC_OscConfig+0x274>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d18:	f7ff fc28 	bl	800156c <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d1e:	e00f      	b.n	8001d40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d20:	f7ff fc24 	bl	800156c <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d908      	bls.n	8001d40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e146      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000
 8001d38:	42420000 	.word	0x42420000
 8001d3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d40:	4b92      	ldr	r3, [pc, #584]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1e9      	bne.n	8001d20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 80a6 	beq.w	8001ea6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d5e:	4b8b      	ldr	r3, [pc, #556]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10d      	bne.n	8001d86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d6a:	4b88      	ldr	r3, [pc, #544]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	4a87      	ldr	r2, [pc, #540]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d74:	61d3      	str	r3, [r2, #28]
 8001d76:	4b85      	ldr	r3, [pc, #532]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d82:	2301      	movs	r3, #1
 8001d84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d86:	4b82      	ldr	r3, [pc, #520]	@ (8001f90 <HAL_RCC_OscConfig+0x4c8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d118      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d92:	4b7f      	ldr	r3, [pc, #508]	@ (8001f90 <HAL_RCC_OscConfig+0x4c8>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a7e      	ldr	r2, [pc, #504]	@ (8001f90 <HAL_RCC_OscConfig+0x4c8>)
 8001d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fbe5 	bl	800156c <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001da6:	f7ff fbe1 	bl	800156c <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b64      	cmp	r3, #100	@ 0x64
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e103      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db8:	4b75      	ldr	r3, [pc, #468]	@ (8001f90 <HAL_RCC_OscConfig+0x4c8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0f0      	beq.n	8001da6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d106      	bne.n	8001dda <HAL_RCC_OscConfig+0x312>
 8001dcc:	4b6f      	ldr	r3, [pc, #444]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	4a6e      	ldr	r2, [pc, #440]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	f043 0301 	orr.w	r3, r3, #1
 8001dd6:	6213      	str	r3, [r2, #32]
 8001dd8:	e02d      	b.n	8001e36 <HAL_RCC_OscConfig+0x36e>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10c      	bne.n	8001dfc <HAL_RCC_OscConfig+0x334>
 8001de2:	4b6a      	ldr	r3, [pc, #424]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001de4:	6a1b      	ldr	r3, [r3, #32]
 8001de6:	4a69      	ldr	r2, [pc, #420]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	6213      	str	r3, [r2, #32]
 8001dee:	4b67      	ldr	r3, [pc, #412]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	4a66      	ldr	r2, [pc, #408]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001df4:	f023 0304 	bic.w	r3, r3, #4
 8001df8:	6213      	str	r3, [r2, #32]
 8001dfa:	e01c      	b.n	8001e36 <HAL_RCC_OscConfig+0x36e>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	2b05      	cmp	r3, #5
 8001e02:	d10c      	bne.n	8001e1e <HAL_RCC_OscConfig+0x356>
 8001e04:	4b61      	ldr	r3, [pc, #388]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	4a60      	ldr	r2, [pc, #384]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e0a:	f043 0304 	orr.w	r3, r3, #4
 8001e0e:	6213      	str	r3, [r2, #32]
 8001e10:	4b5e      	ldr	r3, [pc, #376]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	4a5d      	ldr	r2, [pc, #372]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6213      	str	r3, [r2, #32]
 8001e1c:	e00b      	b.n	8001e36 <HAL_RCC_OscConfig+0x36e>
 8001e1e:	4b5b      	ldr	r3, [pc, #364]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a5a      	ldr	r2, [pc, #360]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	f023 0301 	bic.w	r3, r3, #1
 8001e28:	6213      	str	r3, [r2, #32]
 8001e2a:	4b58      	ldr	r3, [pc, #352]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	4a57      	ldr	r2, [pc, #348]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e30:	f023 0304 	bic.w	r3, r3, #4
 8001e34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d015      	beq.n	8001e6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3e:	f7ff fb95 	bl	800156c <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e44:	e00a      	b.n	8001e5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e46:	f7ff fb91 	bl	800156c <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e0b1      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5c:	4b4b      	ldr	r3, [pc, #300]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0ee      	beq.n	8001e46 <HAL_RCC_OscConfig+0x37e>
 8001e68:	e014      	b.n	8001e94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6a:	f7ff fb7f 	bl	800156c <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e70:	e00a      	b.n	8001e88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e72:	f7ff fb7b 	bl	800156c <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e09b      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e88:	4b40      	ldr	r3, [pc, #256]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1ee      	bne.n	8001e72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e94:	7dfb      	ldrb	r3, [r7, #23]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d105      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a3b      	ldr	r2, [pc, #236]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ea4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 8087 	beq.w	8001fbe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eb0:	4b36      	ldr	r3, [pc, #216]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 030c 	and.w	r3, r3, #12
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d061      	beq.n	8001f80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	69db      	ldr	r3, [r3, #28]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d146      	bne.n	8001f52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec4:	4b33      	ldr	r3, [pc, #204]	@ (8001f94 <HAL_RCC_OscConfig+0x4cc>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eca:	f7ff fb4f 	bl	800156c <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed2:	f7ff fb4b 	bl	800156c <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e06d      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee4:	4b29      	ldr	r3, [pc, #164]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1f0      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ef8:	d108      	bne.n	8001f0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	4921      	ldr	r1, [pc, #132]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a19      	ldr	r1, [r3, #32]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	491b      	ldr	r1, [pc, #108]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f24:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x4cc>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2a:	f7ff fb1f 	bl	800156c <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f32:	f7ff fb1b 	bl	800156c <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e03d      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x46a>
 8001f50:	e035      	b.n	8001fbe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f52:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <HAL_RCC_OscConfig+0x4cc>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f58:	f7ff fb08 	bl	800156c <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f60:	f7ff fb04 	bl	800156c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e026      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f72:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x498>
 8001f7e:	e01e      	b.n	8001fbe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d107      	bne.n	8001f98 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e019      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40007000 	.word	0x40007000
 8001f94:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f98:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc8 <HAL_RCC_OscConfig+0x500>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d106      	bne.n	8001fba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000

08001fcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0d0      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b6a      	ldr	r3, [pc, #424]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d910      	bls.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b67      	ldr	r3, [pc, #412]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 0207 	bic.w	r2, r3, #7
 8001ff6:	4965      	ldr	r1, [pc, #404]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b63      	ldr	r3, [pc, #396]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0b8      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002028:	4b59      	ldr	r3, [pc, #356]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4a58      	ldr	r2, [pc, #352]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800202e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002032:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002040:	4b53      	ldr	r3, [pc, #332]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a52      	ldr	r2, [pc, #328]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002046:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800204a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204c:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	494d      	ldr	r1, [pc, #308]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d040      	beq.n	80020ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b47      	ldr	r3, [pc, #284]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d115      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e07f      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208a:	4b41      	ldr	r3, [pc, #260]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e073      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209a:	4b3d      	ldr	r3, [pc, #244]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e06b      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020aa:	4b39      	ldr	r3, [pc, #228]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f023 0203 	bic.w	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	4936      	ldr	r1, [pc, #216]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020bc:	f7ff fa56 	bl	800156c <HAL_GetTick>
 80020c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c2:	e00a      	b.n	80020da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c4:	f7ff fa52 	bl	800156c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e053      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	4b2d      	ldr	r3, [pc, #180]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 020c 	and.w	r2, r3, #12
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d1eb      	bne.n	80020c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020ec:	4b27      	ldr	r3, [pc, #156]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0307 	and.w	r3, r3, #7
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d210      	bcs.n	800211c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b24      	ldr	r3, [pc, #144]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f023 0207 	bic.w	r2, r3, #7
 8002102:	4922      	ldr	r1, [pc, #136]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b20      	ldr	r3, [pc, #128]	@ (800218c <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e032      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4916      	ldr	r1, [pc, #88]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002136:	4313      	orrs	r3, r2
 8002138:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d009      	beq.n	800215a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002146:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	490e      	ldr	r1, [pc, #56]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800215a:	f000 f821 	bl	80021a0 <HAL_RCC_GetSysClockFreq>
 800215e:	4602      	mov	r2, r0
 8002160:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	490a      	ldr	r1, [pc, #40]	@ (8002194 <HAL_RCC_ClockConfig+0x1c8>)
 800216c:	5ccb      	ldrb	r3, [r1, r3]
 800216e:	fa22 f303 	lsr.w	r3, r2, r3
 8002172:	4a09      	ldr	r2, [pc, #36]	@ (8002198 <HAL_RCC_ClockConfig+0x1cc>)
 8002174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002176:	4b09      	ldr	r3, [pc, #36]	@ (800219c <HAL_RCC_ClockConfig+0x1d0>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff f9b4 	bl	80014e8 <HAL_InitTick>

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40022000 	.word	0x40022000
 8002190:	40021000 	.word	0x40021000
 8002194:	080059f8 	.word	0x080059f8
 8002198:	20000000 	.word	0x20000000
 800219c:	20000004 	.word	0x20000004

080021a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b087      	sub	sp, #28
 80021a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002234 <HAL_RCC_GetSysClockFreq+0x94>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d002      	beq.n	80021d0 <HAL_RCC_GetSysClockFreq+0x30>
 80021ca:	2b08      	cmp	r3, #8
 80021cc:	d003      	beq.n	80021d6 <HAL_RCC_GetSysClockFreq+0x36>
 80021ce:	e027      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021d0:	4b19      	ldr	r3, [pc, #100]	@ (8002238 <HAL_RCC_GetSysClockFreq+0x98>)
 80021d2:	613b      	str	r3, [r7, #16]
      break;
 80021d4:	e027      	b.n	8002226 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	0c9b      	lsrs	r3, r3, #18
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	4a17      	ldr	r2, [pc, #92]	@ (800223c <HAL_RCC_GetSysClockFreq+0x9c>)
 80021e0:	5cd3      	ldrb	r3, [r2, r3]
 80021e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d010      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_RCC_GetSysClockFreq+0x94>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	0c5b      	lsrs	r3, r3, #17
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	4a11      	ldr	r2, [pc, #68]	@ (8002240 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a0d      	ldr	r2, [pc, #52]	@ (8002238 <HAL_RCC_GetSysClockFreq+0x98>)
 8002202:	fb03 f202 	mul.w	r2, r3, r2
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	e004      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a0c      	ldr	r2, [pc, #48]	@ (8002244 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002214:	fb02 f303 	mul.w	r3, r2, r3
 8002218:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	613b      	str	r3, [r7, #16]
      break;
 800221e:	e002      	b.n	8002226 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002220:	4b05      	ldr	r3, [pc, #20]	@ (8002238 <HAL_RCC_GetSysClockFreq+0x98>)
 8002222:	613b      	str	r3, [r7, #16]
      break;
 8002224:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002226:	693b      	ldr	r3, [r7, #16]
}
 8002228:	4618      	mov	r0, r3
 800222a:	371c      	adds	r7, #28
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000
 8002238:	007a1200 	.word	0x007a1200
 800223c:	08005a10 	.word	0x08005a10
 8002240:	08005a20 	.word	0x08005a20
 8002244:	003d0900 	.word	0x003d0900

08002248 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800224c:	4b02      	ldr	r3, [pc, #8]	@ (8002258 <HAL_RCC_GetHCLKFreq+0x10>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	20000000 	.word	0x20000000

0800225c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002260:	f7ff fff2 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 8002264:	4602      	mov	r2, r0
 8002266:	4b05      	ldr	r3, [pc, #20]	@ (800227c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	0a1b      	lsrs	r3, r3, #8
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	4903      	ldr	r1, [pc, #12]	@ (8002280 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002272:	5ccb      	ldrb	r3, [r1, r3]
 8002274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002278:	4618      	mov	r0, r3
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000
 8002280:	08005a08 	.word	0x08005a08

08002284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002288:	f7ff ffde 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 800228c:	4602      	mov	r2, r0
 800228e:	4b05      	ldr	r3, [pc, #20]	@ (80022a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	0adb      	lsrs	r3, r3, #11
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	4903      	ldr	r1, [pc, #12]	@ (80022a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800229a:	5ccb      	ldrb	r3, [r1, r3]
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000
 80022a8:	08005a08 	.word	0x08005a08

080022ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022b4:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <RCC_Delay+0x34>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <RCC_Delay+0x38>)
 80022ba:	fba2 2303 	umull	r2, r3, r2, r3
 80022be:	0a5b      	lsrs	r3, r3, #9
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	fb02 f303 	mul.w	r3, r2, r3
 80022c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022c8:	bf00      	nop
  }
  while (Delay --);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	1e5a      	subs	r2, r3, #1
 80022ce:	60fa      	str	r2, [r7, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f9      	bne.n	80022c8 <RCC_Delay+0x1c>
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	20000000 	.word	0x20000000
 80022e4:	10624dd3 	.word	0x10624dd3

080022e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e076      	b.n	80023e8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d108      	bne.n	8002314 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800230a:	d009      	beq.n	8002320 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	61da      	str	r2, [r3, #28]
 8002312:	e005      	b.n	8002320 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d106      	bne.n	8002340 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7fe ff0e 	bl	800115c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002356:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002368:	431a      	orrs	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002372:	431a      	orrs	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002390:	431a      	orrs	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023a4:	ea42 0103 	orr.w	r1, r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	0c1a      	lsrs	r2, r3, #16
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f002 0204 	and.w	r2, r2, #4
 80023c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	69da      	ldr	r2, [r3, #28]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
 80023fc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80023fe:	2301      	movs	r3, #1
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002402:	f7ff f8b3 	bl	800156c <HAL_GetTick>
 8002406:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800240e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002416:	887b      	ldrh	r3, [r7, #2]
 8002418:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800241a:	7ffb      	ldrb	r3, [r7, #31]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d00c      	beq.n	800243a <HAL_SPI_TransmitReceive+0x4a>
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002426:	d106      	bne.n	8002436 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d102      	bne.n	8002436 <HAL_SPI_TransmitReceive+0x46>
 8002430:	7ffb      	ldrb	r3, [r7, #31]
 8002432:	2b04      	cmp	r3, #4
 8002434:	d001      	beq.n	800243a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002436:	2302      	movs	r3, #2
 8002438:	e17f      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_SPI_TransmitReceive+0x5c>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <HAL_SPI_TransmitReceive+0x5c>
 8002446:	887b      	ldrh	r3, [r7, #2]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e174      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_SPI_TransmitReceive+0x6e>
 800245a:	2302      	movs	r3, #2
 800245c:	e16d      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b04      	cmp	r3, #4
 8002470:	d003      	beq.n	800247a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2205      	movs	r2, #5
 8002476:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	887a      	ldrh	r2, [r7, #2]
 800248a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	887a      	ldrh	r2, [r7, #2]
 8002490:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	887a      	ldrh	r2, [r7, #2]
 80024a2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ba:	2b40      	cmp	r3, #64	@ 0x40
 80024bc:	d007      	beq.n	80024ce <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024d6:	d17e      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d002      	beq.n	80024e6 <HAL_SPI_TransmitReceive+0xf6>
 80024e0:	8afb      	ldrh	r3, [r7, #22]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d16c      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	881a      	ldrh	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	1c9a      	adds	r2, r3, #2
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002500:	b29b      	uxth	r3, r3
 8002502:	3b01      	subs	r3, #1
 8002504:	b29a      	uxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800250a:	e059      	b.n	80025c0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b02      	cmp	r3, #2
 8002518:	d11b      	bne.n	8002552 <HAL_SPI_TransmitReceive+0x162>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800251e:	b29b      	uxth	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d016      	beq.n	8002552 <HAL_SPI_TransmitReceive+0x162>
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	2b01      	cmp	r3, #1
 8002528:	d113      	bne.n	8002552 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	881a      	ldrh	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	1c9a      	adds	r2, r3, #2
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b01      	cmp	r3, #1
 800255e:	d119      	bne.n	8002594 <HAL_SPI_TransmitReceive+0x1a4>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002564:	b29b      	uxth	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d014      	beq.n	8002594 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002574:	b292      	uxth	r2, r2
 8002576:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257c:	1c9a      	adds	r2, r3, #2
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002586:	b29b      	uxth	r3, r3
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002590:	2301      	movs	r3, #1
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002594:	f7fe ffea 	bl	800156c <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d80d      	bhi.n	80025c0 <HAL_SPI_TransmitReceive+0x1d0>
 80025a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025aa:	d009      	beq.n	80025c0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0bc      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1a0      	bne.n	800250c <HAL_SPI_TransmitReceive+0x11c>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d19b      	bne.n	800250c <HAL_SPI_TransmitReceive+0x11c>
 80025d4:	e082      	b.n	80026dc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <HAL_SPI_TransmitReceive+0x1f4>
 80025de:	8afb      	ldrh	r3, [r7, #22]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d171      	bne.n	80026c8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	330c      	adds	r3, #12
 80025ee:	7812      	ldrb	r2, [r2, #0]
 80025f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002600:	b29b      	uxth	r3, r3
 8002602:	3b01      	subs	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800260a:	e05d      	b.n	80026c8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b02      	cmp	r3, #2
 8002618:	d11c      	bne.n	8002654 <HAL_SPI_TransmitReceive+0x264>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800261e:	b29b      	uxth	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	d017      	beq.n	8002654 <HAL_SPI_TransmitReceive+0x264>
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002626:	2b01      	cmp	r3, #1
 8002628:	d114      	bne.n	8002654 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	330c      	adds	r3, #12
 8002634:	7812      	ldrb	r2, [r2, #0]
 8002636:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b01      	cmp	r3, #1
 8002660:	d119      	bne.n	8002696 <HAL_SPI_TransmitReceive+0x2a6>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002666:	b29b      	uxth	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d014      	beq.n	8002696 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68da      	ldr	r2, [r3, #12]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002692:	2301      	movs	r3, #1
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002696:	f7fe ff69 	bl	800156c <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d803      	bhi.n	80026ae <HAL_SPI_TransmitReceive+0x2be>
 80026a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026ac:	d102      	bne.n	80026b4 <HAL_SPI_TransmitReceive+0x2c4>
 80026ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d109      	bne.n	80026c8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e038      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d19c      	bne.n	800260c <HAL_SPI_TransmitReceive+0x21c>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d197      	bne.n	800260c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026dc:	6a3a      	ldr	r2, [r7, #32]
 80026de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 f8b7 	bl	8002854 <SPI_EndRxTxTransaction>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d008      	beq.n	80026fe <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e01d      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10a      	bne.n	800271c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	613b      	str	r3, [r7, #16]
 800271a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002738:	2300      	movs	r3, #0
  }
}
 800273a:	4618      	mov	r0, r3
 800273c:	3728      	adds	r7, #40	@ 0x28
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	4613      	mov	r3, r2
 8002752:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002754:	f7fe ff0a 	bl	800156c <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275c:	1a9b      	subs	r3, r3, r2
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	4413      	add	r3, r2
 8002762:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002764:	f7fe ff02 	bl	800156c <HAL_GetTick>
 8002768:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800276a:	4b39      	ldr	r3, [pc, #228]	@ (8002850 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	015b      	lsls	r3, r3, #5
 8002770:	0d1b      	lsrs	r3, r3, #20
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	fb02 f303 	mul.w	r3, r2, r3
 8002778:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800277a:	e054      	b.n	8002826 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002782:	d050      	beq.n	8002826 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002784:	f7fe fef2 	bl	800156c <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	69fa      	ldr	r2, [r7, #28]
 8002790:	429a      	cmp	r2, r3
 8002792:	d902      	bls.n	800279a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d13d      	bne.n	8002816 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80027a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027b2:	d111      	bne.n	80027d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027bc:	d004      	beq.n	80027c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027c6:	d107      	bne.n	80027d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027e0:	d10f      	bne.n	8002802 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002800:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e017      	b.n	8002846 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	3b01      	subs	r3, #1
 8002824:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	4013      	ands	r3, r2
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	429a      	cmp	r2, r3
 8002834:	bf0c      	ite	eq
 8002836:	2301      	moveq	r3, #1
 8002838:	2300      	movne	r3, #0
 800283a:	b2db      	uxtb	r3, r3
 800283c:	461a      	mov	r2, r3
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	429a      	cmp	r2, r3
 8002842:	d19b      	bne.n	800277c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3720      	adds	r7, #32
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000000 	.word	0x20000000

08002854 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af02      	add	r7, sp, #8
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2201      	movs	r2, #1
 8002868:	2102      	movs	r1, #2
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f7ff ff6a 	bl	8002744 <SPI_WaitFlagStateUntilTimeout>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287a:	f043 0220 	orr.w	r2, r3, #32
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e013      	b.n	80028ae <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	2200      	movs	r2, #0
 800288e:	2180      	movs	r1, #128	@ 0x80
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7ff ff57 	bl	8002744 <SPI_WaitFlagStateUntilTimeout>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d007      	beq.n	80028ac <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a0:	f043 0220 	orr.w	r2, r3, #32
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e000      	b.n	80028ae <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b082      	sub	sp, #8
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e042      	b.n	800294e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d106      	bne.n	80028e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f7fe fc87 	bl	80011f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2224      	movs	r2, #36	@ 0x24
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f972 	bl	8002be4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800290e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800291e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800292e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2220      	movs	r2, #32
 800293a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2220      	movs	r2, #32
 8002942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b08a      	sub	sp, #40	@ 0x28
 800295a:	af02      	add	r7, sp, #8
 800295c:	60f8      	str	r0, [r7, #12]
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	4613      	mov	r3, r2
 8002964:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b20      	cmp	r3, #32
 8002974:	d175      	bne.n	8002a62 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <HAL_UART_Transmit+0x2c>
 800297c:	88fb      	ldrh	r3, [r7, #6]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e06e      	b.n	8002a64 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2221      	movs	r2, #33	@ 0x21
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002994:	f7fe fdea 	bl	800156c <HAL_GetTick>
 8002998:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	88fa      	ldrh	r2, [r7, #6]
 800299e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	88fa      	ldrh	r2, [r7, #6]
 80029a4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029ae:	d108      	bne.n	80029c2 <HAL_UART_Transmit+0x6c>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d104      	bne.n	80029c2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	61bb      	str	r3, [r7, #24]
 80029c0:	e003      	b.n	80029ca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029ca:	e02e      	b.n	8002a2a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2200      	movs	r2, #0
 80029d4:	2180      	movs	r1, #128	@ 0x80
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 f848 	bl	8002a6c <UART_WaitOnFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2220      	movs	r2, #32
 80029e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e03a      	b.n	8002a64 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10b      	bne.n	8002a0c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a02:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	3302      	adds	r3, #2
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	e007      	b.n	8002a1c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	781a      	ldrb	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	3b01      	subs	r3, #1
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1cb      	bne.n	80029cc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2140      	movs	r1, #64	@ 0x40
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 f814 	bl	8002a6c <UART_WaitOnFlagUntilTimeout>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e006      	b.n	8002a64 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	e000      	b.n	8002a64 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a62:	2302      	movs	r3, #2
  }
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3720      	adds	r7, #32
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	603b      	str	r3, [r7, #0]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7c:	e03b      	b.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a7e:	6a3b      	ldr	r3, [r7, #32]
 8002a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a84:	d037      	beq.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a86:	f7fe fd71 	bl	800156c <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	6a3a      	ldr	r2, [r7, #32]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d302      	bcc.n	8002a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8002a96:	6a3b      	ldr	r3, [r7, #32]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e03a      	b.n	8002b16 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d023      	beq.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b80      	cmp	r3, #128	@ 0x80
 8002ab2:	d020      	beq.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b40      	cmp	r3, #64	@ 0x40
 8002ab8:	d01d      	beq.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d116      	bne.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 f81d 	bl	8002b1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00f      	b.n	8002b16 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4013      	ands	r3, r2
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	bf0c      	ite	eq
 8002b06:	2301      	moveq	r3, #1
 8002b08:	2300      	movne	r3, #0
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d0b4      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b095      	sub	sp, #84	@ 0x54
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	330c      	adds	r3, #12
 8002b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b30:	e853 3f00 	ldrex	r3, [r3]
 8002b34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	330c      	adds	r3, #12
 8002b44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b46:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b4e:	e841 2300 	strex	r3, r2, [r1]
 8002b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1e5      	bne.n	8002b26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	3314      	adds	r3, #20
 8002b60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	e853 3f00 	ldrex	r3, [r3]
 8002b68:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3314      	adds	r3, #20
 8002b78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b82:	e841 2300 	strex	r3, r2, [r1]
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1e5      	bne.n	8002b5a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d119      	bne.n	8002bca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	330c      	adds	r3, #12
 8002b9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	e853 3f00 	ldrex	r3, [r3]
 8002ba4:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f023 0310 	bic.w	r3, r3, #16
 8002bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bb6:	61ba      	str	r2, [r7, #24]
 8002bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bba:	6979      	ldr	r1, [r7, #20]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	e841 2300 	strex	r3, r2, [r1]
 8002bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1e5      	bne.n	8002b96 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002bd8:	bf00      	nop
 8002bda:	3754      	adds	r7, #84	@ 0x54
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
	...

08002be4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002c1e:	f023 030c 	bic.w	r3, r3, #12
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	68b9      	ldr	r1, [r7, #8]
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699a      	ldr	r2, [r3, #24]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf8 <UART_SetConfig+0x114>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d103      	bne.n	8002c54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c4c:	f7ff fb1a 	bl	8002284 <HAL_RCC_GetPCLK2Freq>
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	e002      	b.n	8002c5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c54:	f7ff fb02 	bl	800225c <HAL_RCC_GetPCLK1Freq>
 8002c58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	009a      	lsls	r2, r3, #2
 8002c64:	441a      	add	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	4a22      	ldr	r2, [pc, #136]	@ (8002cfc <UART_SetConfig+0x118>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	0119      	lsls	r1, r3, #4
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	009a      	lsls	r2, r3, #2
 8002c84:	441a      	add	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c90:	4b1a      	ldr	r3, [pc, #104]	@ (8002cfc <UART_SetConfig+0x118>)
 8002c92:	fba3 0302 	umull	r0, r3, r3, r2
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	2064      	movs	r0, #100	@ 0x64
 8002c9a:	fb00 f303 	mul.w	r3, r0, r3
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	3332      	adds	r3, #50	@ 0x32
 8002ca4:	4a15      	ldr	r2, [pc, #84]	@ (8002cfc <UART_SetConfig+0x118>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cb0:	4419      	add	r1, r3
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	009a      	lsls	r2, r3, #2
 8002cbc:	441a      	add	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <UART_SetConfig+0x118>)
 8002cca:	fba3 0302 	umull	r0, r3, r3, r2
 8002cce:	095b      	lsrs	r3, r3, #5
 8002cd0:	2064      	movs	r0, #100	@ 0x64
 8002cd2:	fb00 f303 	mul.w	r3, r0, r3
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	011b      	lsls	r3, r3, #4
 8002cda:	3332      	adds	r3, #50	@ 0x32
 8002cdc:	4a07      	ldr	r2, [pc, #28]	@ (8002cfc <UART_SetConfig+0x118>)
 8002cde:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce2:	095b      	lsrs	r3, r3, #5
 8002ce4:	f003 020f 	and.w	r2, r3, #15
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	440a      	add	r2, r1
 8002cee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002cf0:	bf00      	nop
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40013800 	.word	0x40013800
 8002cfc:	51eb851f 	.word	0x51eb851f

08002d00 <__cvt>:
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d06:	461d      	mov	r5, r3
 8002d08:	bfbb      	ittet	lt
 8002d0a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002d0e:	461d      	movlt	r5, r3
 8002d10:	2300      	movge	r3, #0
 8002d12:	232d      	movlt	r3, #45	@ 0x2d
 8002d14:	b088      	sub	sp, #32
 8002d16:	4614      	mov	r4, r2
 8002d18:	bfb8      	it	lt
 8002d1a:	4614      	movlt	r4, r2
 8002d1c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002d1e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002d20:	7013      	strb	r3, [r2, #0]
 8002d22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002d24:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002d28:	f023 0820 	bic.w	r8, r3, #32
 8002d2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d30:	d005      	beq.n	8002d3e <__cvt+0x3e>
 8002d32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002d36:	d100      	bne.n	8002d3a <__cvt+0x3a>
 8002d38:	3601      	adds	r6, #1
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e000      	b.n	8002d40 <__cvt+0x40>
 8002d3e:	2303      	movs	r3, #3
 8002d40:	aa07      	add	r2, sp, #28
 8002d42:	9204      	str	r2, [sp, #16]
 8002d44:	aa06      	add	r2, sp, #24
 8002d46:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d4a:	e9cd 3600 	strd	r3, r6, [sp]
 8002d4e:	4622      	mov	r2, r4
 8002d50:	462b      	mov	r3, r5
 8002d52:	f000 fdf9 	bl	8003948 <_dtoa_r>
 8002d56:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002d5a:	4607      	mov	r7, r0
 8002d5c:	d119      	bne.n	8002d92 <__cvt+0x92>
 8002d5e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002d60:	07db      	lsls	r3, r3, #31
 8002d62:	d50e      	bpl.n	8002d82 <__cvt+0x82>
 8002d64:	eb00 0906 	add.w	r9, r0, r6
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	4629      	mov	r1, r5
 8002d70:	f7fd fece 	bl	8000b10 <__aeabi_dcmpeq>
 8002d74:	b108      	cbz	r0, 8002d7a <__cvt+0x7a>
 8002d76:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d7a:	2230      	movs	r2, #48	@ 0x30
 8002d7c:	9b07      	ldr	r3, [sp, #28]
 8002d7e:	454b      	cmp	r3, r9
 8002d80:	d31e      	bcc.n	8002dc0 <__cvt+0xc0>
 8002d82:	4638      	mov	r0, r7
 8002d84:	9b07      	ldr	r3, [sp, #28]
 8002d86:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002d88:	1bdb      	subs	r3, r3, r7
 8002d8a:	6013      	str	r3, [r2, #0]
 8002d8c:	b008      	add	sp, #32
 8002d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d92:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d96:	eb00 0906 	add.w	r9, r0, r6
 8002d9a:	d1e5      	bne.n	8002d68 <__cvt+0x68>
 8002d9c:	7803      	ldrb	r3, [r0, #0]
 8002d9e:	2b30      	cmp	r3, #48	@ 0x30
 8002da0:	d10a      	bne.n	8002db8 <__cvt+0xb8>
 8002da2:	2200      	movs	r2, #0
 8002da4:	2300      	movs	r3, #0
 8002da6:	4620      	mov	r0, r4
 8002da8:	4629      	mov	r1, r5
 8002daa:	f7fd feb1 	bl	8000b10 <__aeabi_dcmpeq>
 8002dae:	b918      	cbnz	r0, 8002db8 <__cvt+0xb8>
 8002db0:	f1c6 0601 	rsb	r6, r6, #1
 8002db4:	f8ca 6000 	str.w	r6, [sl]
 8002db8:	f8da 3000 	ldr.w	r3, [sl]
 8002dbc:	4499      	add	r9, r3
 8002dbe:	e7d3      	b.n	8002d68 <__cvt+0x68>
 8002dc0:	1c59      	adds	r1, r3, #1
 8002dc2:	9107      	str	r1, [sp, #28]
 8002dc4:	701a      	strb	r2, [r3, #0]
 8002dc6:	e7d9      	b.n	8002d7c <__cvt+0x7c>

08002dc8 <__exponent>:
 8002dc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dca:	2900      	cmp	r1, #0
 8002dcc:	bfb6      	itet	lt
 8002dce:	232d      	movlt	r3, #45	@ 0x2d
 8002dd0:	232b      	movge	r3, #43	@ 0x2b
 8002dd2:	4249      	neglt	r1, r1
 8002dd4:	2909      	cmp	r1, #9
 8002dd6:	7002      	strb	r2, [r0, #0]
 8002dd8:	7043      	strb	r3, [r0, #1]
 8002dda:	dd29      	ble.n	8002e30 <__exponent+0x68>
 8002ddc:	f10d 0307 	add.w	r3, sp, #7
 8002de0:	461d      	mov	r5, r3
 8002de2:	270a      	movs	r7, #10
 8002de4:	fbb1 f6f7 	udiv	r6, r1, r7
 8002de8:	461a      	mov	r2, r3
 8002dea:	fb07 1416 	mls	r4, r7, r6, r1
 8002dee:	3430      	adds	r4, #48	@ 0x30
 8002df0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002df4:	460c      	mov	r4, r1
 8002df6:	2c63      	cmp	r4, #99	@ 0x63
 8002df8:	4631      	mov	r1, r6
 8002dfa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8002dfe:	dcf1      	bgt.n	8002de4 <__exponent+0x1c>
 8002e00:	3130      	adds	r1, #48	@ 0x30
 8002e02:	1e94      	subs	r4, r2, #2
 8002e04:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002e08:	4623      	mov	r3, r4
 8002e0a:	1c41      	adds	r1, r0, #1
 8002e0c:	42ab      	cmp	r3, r5
 8002e0e:	d30a      	bcc.n	8002e26 <__exponent+0x5e>
 8002e10:	f10d 0309 	add.w	r3, sp, #9
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	42ac      	cmp	r4, r5
 8002e18:	bf88      	it	hi
 8002e1a:	2300      	movhi	r3, #0
 8002e1c:	3302      	adds	r3, #2
 8002e1e:	4403      	add	r3, r0
 8002e20:	1a18      	subs	r0, r3, r0
 8002e22:	b003      	add	sp, #12
 8002e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e26:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002e2a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002e2e:	e7ed      	b.n	8002e0c <__exponent+0x44>
 8002e30:	2330      	movs	r3, #48	@ 0x30
 8002e32:	3130      	adds	r1, #48	@ 0x30
 8002e34:	7083      	strb	r3, [r0, #2]
 8002e36:	70c1      	strb	r1, [r0, #3]
 8002e38:	1d03      	adds	r3, r0, #4
 8002e3a:	e7f1      	b.n	8002e20 <__exponent+0x58>

08002e3c <_printf_float>:
 8002e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e40:	b091      	sub	sp, #68	@ 0x44
 8002e42:	460c      	mov	r4, r1
 8002e44:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002e48:	4616      	mov	r6, r2
 8002e4a:	461f      	mov	r7, r3
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	f000 fcb1 	bl	80037b4 <_localeconv_r>
 8002e52:	6803      	ldr	r3, [r0, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	9308      	str	r3, [sp, #32]
 8002e58:	f7fd f97a 	bl	8000150 <strlen>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	930e      	str	r3, [sp, #56]	@ 0x38
 8002e60:	f8d8 3000 	ldr.w	r3, [r8]
 8002e64:	9009      	str	r0, [sp, #36]	@ 0x24
 8002e66:	3307      	adds	r3, #7
 8002e68:	f023 0307 	bic.w	r3, r3, #7
 8002e6c:	f103 0208 	add.w	r2, r3, #8
 8002e70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002e74:	f8d4 b000 	ldr.w	fp, [r4]
 8002e78:	f8c8 2000 	str.w	r2, [r8]
 8002e7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002e84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e86:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002e8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002e96:	4b9c      	ldr	r3, [pc, #624]	@ (8003108 <_printf_float+0x2cc>)
 8002e98:	f7fd fe6c 	bl	8000b74 <__aeabi_dcmpun>
 8002e9c:	bb70      	cbnz	r0, 8002efc <_printf_float+0xc0>
 8002e9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ea6:	4b98      	ldr	r3, [pc, #608]	@ (8003108 <_printf_float+0x2cc>)
 8002ea8:	f7fd fe46 	bl	8000b38 <__aeabi_dcmple>
 8002eac:	bb30      	cbnz	r0, 8002efc <_printf_float+0xc0>
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	4640      	mov	r0, r8
 8002eb4:	4649      	mov	r1, r9
 8002eb6:	f7fd fe35 	bl	8000b24 <__aeabi_dcmplt>
 8002eba:	b110      	cbz	r0, 8002ec2 <_printf_float+0x86>
 8002ebc:	232d      	movs	r3, #45	@ 0x2d
 8002ebe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ec2:	4a92      	ldr	r2, [pc, #584]	@ (800310c <_printf_float+0x2d0>)
 8002ec4:	4b92      	ldr	r3, [pc, #584]	@ (8003110 <_printf_float+0x2d4>)
 8002ec6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002eca:	bf94      	ite	ls
 8002ecc:	4690      	movls	r8, r2
 8002ece:	4698      	movhi	r8, r3
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	f04f 0900 	mov.w	r9, #0
 8002ed6:	6123      	str	r3, [r4, #16]
 8002ed8:	f02b 0304 	bic.w	r3, fp, #4
 8002edc:	6023      	str	r3, [r4, #0]
 8002ede:	4633      	mov	r3, r6
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	4628      	mov	r0, r5
 8002ee4:	9700      	str	r7, [sp, #0]
 8002ee6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002ee8:	f000 f9d4 	bl	8003294 <_printf_common>
 8002eec:	3001      	adds	r0, #1
 8002eee:	f040 8090 	bne.w	8003012 <_printf_float+0x1d6>
 8002ef2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ef6:	b011      	add	sp, #68	@ 0x44
 8002ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002efc:	4642      	mov	r2, r8
 8002efe:	464b      	mov	r3, r9
 8002f00:	4640      	mov	r0, r8
 8002f02:	4649      	mov	r1, r9
 8002f04:	f7fd fe36 	bl	8000b74 <__aeabi_dcmpun>
 8002f08:	b148      	cbz	r0, 8002f1e <_printf_float+0xe2>
 8002f0a:	464b      	mov	r3, r9
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	bfb8      	it	lt
 8002f10:	232d      	movlt	r3, #45	@ 0x2d
 8002f12:	4a80      	ldr	r2, [pc, #512]	@ (8003114 <_printf_float+0x2d8>)
 8002f14:	bfb8      	it	lt
 8002f16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002f1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003118 <_printf_float+0x2dc>)
 8002f1c:	e7d3      	b.n	8002ec6 <_printf_float+0x8a>
 8002f1e:	6863      	ldr	r3, [r4, #4]
 8002f20:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002f24:	1c5a      	adds	r2, r3, #1
 8002f26:	d13f      	bne.n	8002fa8 <_printf_float+0x16c>
 8002f28:	2306      	movs	r3, #6
 8002f2a:	6063      	str	r3, [r4, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002f32:	6023      	str	r3, [r4, #0]
 8002f34:	9206      	str	r2, [sp, #24]
 8002f36:	aa0e      	add	r2, sp, #56	@ 0x38
 8002f38:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002f3c:	aa0d      	add	r2, sp, #52	@ 0x34
 8002f3e:	9203      	str	r2, [sp, #12]
 8002f40:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002f44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f48:	6863      	ldr	r3, [r4, #4]
 8002f4a:	4642      	mov	r2, r8
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	4628      	mov	r0, r5
 8002f50:	464b      	mov	r3, r9
 8002f52:	910a      	str	r1, [sp, #40]	@ 0x28
 8002f54:	f7ff fed4 	bl	8002d00 <__cvt>
 8002f58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002f5a:	4680      	mov	r8, r0
 8002f5c:	2947      	cmp	r1, #71	@ 0x47
 8002f5e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002f60:	d128      	bne.n	8002fb4 <_printf_float+0x178>
 8002f62:	1cc8      	adds	r0, r1, #3
 8002f64:	db02      	blt.n	8002f6c <_printf_float+0x130>
 8002f66:	6863      	ldr	r3, [r4, #4]
 8002f68:	4299      	cmp	r1, r3
 8002f6a:	dd40      	ble.n	8002fee <_printf_float+0x1b2>
 8002f6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8002f70:	fa5f fa8a 	uxtb.w	sl, sl
 8002f74:	4652      	mov	r2, sl
 8002f76:	3901      	subs	r1, #1
 8002f78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002f7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8002f7e:	f7ff ff23 	bl	8002dc8 <__exponent>
 8002f82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002f84:	4681      	mov	r9, r0
 8002f86:	1813      	adds	r3, r2, r0
 8002f88:	2a01      	cmp	r2, #1
 8002f8a:	6123      	str	r3, [r4, #16]
 8002f8c:	dc02      	bgt.n	8002f94 <_printf_float+0x158>
 8002f8e:	6822      	ldr	r2, [r4, #0]
 8002f90:	07d2      	lsls	r2, r2, #31
 8002f92:	d501      	bpl.n	8002f98 <_printf_float+0x15c>
 8002f94:	3301      	adds	r3, #1
 8002f96:	6123      	str	r3, [r4, #16]
 8002f98:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d09e      	beq.n	8002ede <_printf_float+0xa2>
 8002fa0:	232d      	movs	r3, #45	@ 0x2d
 8002fa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fa6:	e79a      	b.n	8002ede <_printf_float+0xa2>
 8002fa8:	2947      	cmp	r1, #71	@ 0x47
 8002faa:	d1bf      	bne.n	8002f2c <_printf_float+0xf0>
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1bd      	bne.n	8002f2c <_printf_float+0xf0>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e7ba      	b.n	8002f2a <_printf_float+0xee>
 8002fb4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002fb8:	d9dc      	bls.n	8002f74 <_printf_float+0x138>
 8002fba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002fbe:	d118      	bne.n	8002ff2 <_printf_float+0x1b6>
 8002fc0:	2900      	cmp	r1, #0
 8002fc2:	6863      	ldr	r3, [r4, #4]
 8002fc4:	dd0b      	ble.n	8002fde <_printf_float+0x1a2>
 8002fc6:	6121      	str	r1, [r4, #16]
 8002fc8:	b913      	cbnz	r3, 8002fd0 <_printf_float+0x194>
 8002fca:	6822      	ldr	r2, [r4, #0]
 8002fcc:	07d0      	lsls	r0, r2, #31
 8002fce:	d502      	bpl.n	8002fd6 <_printf_float+0x19a>
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	440b      	add	r3, r1
 8002fd4:	6123      	str	r3, [r4, #16]
 8002fd6:	f04f 0900 	mov.w	r9, #0
 8002fda:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002fdc:	e7dc      	b.n	8002f98 <_printf_float+0x15c>
 8002fde:	b913      	cbnz	r3, 8002fe6 <_printf_float+0x1aa>
 8002fe0:	6822      	ldr	r2, [r4, #0]
 8002fe2:	07d2      	lsls	r2, r2, #31
 8002fe4:	d501      	bpl.n	8002fea <_printf_float+0x1ae>
 8002fe6:	3302      	adds	r3, #2
 8002fe8:	e7f4      	b.n	8002fd4 <_printf_float+0x198>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e7f2      	b.n	8002fd4 <_printf_float+0x198>
 8002fee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002ff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002ff4:	4299      	cmp	r1, r3
 8002ff6:	db05      	blt.n	8003004 <_printf_float+0x1c8>
 8002ff8:	6823      	ldr	r3, [r4, #0]
 8002ffa:	6121      	str	r1, [r4, #16]
 8002ffc:	07d8      	lsls	r0, r3, #31
 8002ffe:	d5ea      	bpl.n	8002fd6 <_printf_float+0x19a>
 8003000:	1c4b      	adds	r3, r1, #1
 8003002:	e7e7      	b.n	8002fd4 <_printf_float+0x198>
 8003004:	2900      	cmp	r1, #0
 8003006:	bfcc      	ite	gt
 8003008:	2201      	movgt	r2, #1
 800300a:	f1c1 0202 	rsble	r2, r1, #2
 800300e:	4413      	add	r3, r2
 8003010:	e7e0      	b.n	8002fd4 <_printf_float+0x198>
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	055a      	lsls	r2, r3, #21
 8003016:	d407      	bmi.n	8003028 <_printf_float+0x1ec>
 8003018:	6923      	ldr	r3, [r4, #16]
 800301a:	4642      	mov	r2, r8
 800301c:	4631      	mov	r1, r6
 800301e:	4628      	mov	r0, r5
 8003020:	47b8      	blx	r7
 8003022:	3001      	adds	r0, #1
 8003024:	d12b      	bne.n	800307e <_printf_float+0x242>
 8003026:	e764      	b.n	8002ef2 <_printf_float+0xb6>
 8003028:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800302c:	f240 80dc 	bls.w	80031e8 <_printf_float+0x3ac>
 8003030:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003034:	2200      	movs	r2, #0
 8003036:	2300      	movs	r3, #0
 8003038:	f7fd fd6a 	bl	8000b10 <__aeabi_dcmpeq>
 800303c:	2800      	cmp	r0, #0
 800303e:	d033      	beq.n	80030a8 <_printf_float+0x26c>
 8003040:	2301      	movs	r3, #1
 8003042:	4631      	mov	r1, r6
 8003044:	4628      	mov	r0, r5
 8003046:	4a35      	ldr	r2, [pc, #212]	@ (800311c <_printf_float+0x2e0>)
 8003048:	47b8      	blx	r7
 800304a:	3001      	adds	r0, #1
 800304c:	f43f af51 	beq.w	8002ef2 <_printf_float+0xb6>
 8003050:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003054:	4543      	cmp	r3, r8
 8003056:	db02      	blt.n	800305e <_printf_float+0x222>
 8003058:	6823      	ldr	r3, [r4, #0]
 800305a:	07d8      	lsls	r0, r3, #31
 800305c:	d50f      	bpl.n	800307e <_printf_float+0x242>
 800305e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003062:	4631      	mov	r1, r6
 8003064:	4628      	mov	r0, r5
 8003066:	47b8      	blx	r7
 8003068:	3001      	adds	r0, #1
 800306a:	f43f af42 	beq.w	8002ef2 <_printf_float+0xb6>
 800306e:	f04f 0900 	mov.w	r9, #0
 8003072:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003076:	f104 0a1a 	add.w	sl, r4, #26
 800307a:	45c8      	cmp	r8, r9
 800307c:	dc09      	bgt.n	8003092 <_printf_float+0x256>
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	079b      	lsls	r3, r3, #30
 8003082:	f100 8102 	bmi.w	800328a <_printf_float+0x44e>
 8003086:	68e0      	ldr	r0, [r4, #12]
 8003088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800308a:	4298      	cmp	r0, r3
 800308c:	bfb8      	it	lt
 800308e:	4618      	movlt	r0, r3
 8003090:	e731      	b.n	8002ef6 <_printf_float+0xba>
 8003092:	2301      	movs	r3, #1
 8003094:	4652      	mov	r2, sl
 8003096:	4631      	mov	r1, r6
 8003098:	4628      	mov	r0, r5
 800309a:	47b8      	blx	r7
 800309c:	3001      	adds	r0, #1
 800309e:	f43f af28 	beq.w	8002ef2 <_printf_float+0xb6>
 80030a2:	f109 0901 	add.w	r9, r9, #1
 80030a6:	e7e8      	b.n	800307a <_printf_float+0x23e>
 80030a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	dc38      	bgt.n	8003120 <_printf_float+0x2e4>
 80030ae:	2301      	movs	r3, #1
 80030b0:	4631      	mov	r1, r6
 80030b2:	4628      	mov	r0, r5
 80030b4:	4a19      	ldr	r2, [pc, #100]	@ (800311c <_printf_float+0x2e0>)
 80030b6:	47b8      	blx	r7
 80030b8:	3001      	adds	r0, #1
 80030ba:	f43f af1a 	beq.w	8002ef2 <_printf_float+0xb6>
 80030be:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80030c2:	ea59 0303 	orrs.w	r3, r9, r3
 80030c6:	d102      	bne.n	80030ce <_printf_float+0x292>
 80030c8:	6823      	ldr	r3, [r4, #0]
 80030ca:	07d9      	lsls	r1, r3, #31
 80030cc:	d5d7      	bpl.n	800307e <_printf_float+0x242>
 80030ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80030d2:	4631      	mov	r1, r6
 80030d4:	4628      	mov	r0, r5
 80030d6:	47b8      	blx	r7
 80030d8:	3001      	adds	r0, #1
 80030da:	f43f af0a 	beq.w	8002ef2 <_printf_float+0xb6>
 80030de:	f04f 0a00 	mov.w	sl, #0
 80030e2:	f104 0b1a 	add.w	fp, r4, #26
 80030e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030e8:	425b      	negs	r3, r3
 80030ea:	4553      	cmp	r3, sl
 80030ec:	dc01      	bgt.n	80030f2 <_printf_float+0x2b6>
 80030ee:	464b      	mov	r3, r9
 80030f0:	e793      	b.n	800301a <_printf_float+0x1de>
 80030f2:	2301      	movs	r3, #1
 80030f4:	465a      	mov	r2, fp
 80030f6:	4631      	mov	r1, r6
 80030f8:	4628      	mov	r0, r5
 80030fa:	47b8      	blx	r7
 80030fc:	3001      	adds	r0, #1
 80030fe:	f43f aef8 	beq.w	8002ef2 <_printf_float+0xb6>
 8003102:	f10a 0a01 	add.w	sl, sl, #1
 8003106:	e7ee      	b.n	80030e6 <_printf_float+0x2aa>
 8003108:	7fefffff 	.word	0x7fefffff
 800310c:	08005a22 	.word	0x08005a22
 8003110:	08005a26 	.word	0x08005a26
 8003114:	08005a2a 	.word	0x08005a2a
 8003118:	08005a2e 	.word	0x08005a2e
 800311c:	08005a32 	.word	0x08005a32
 8003120:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003122:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003126:	4553      	cmp	r3, sl
 8003128:	bfa8      	it	ge
 800312a:	4653      	movge	r3, sl
 800312c:	2b00      	cmp	r3, #0
 800312e:	4699      	mov	r9, r3
 8003130:	dc36      	bgt.n	80031a0 <_printf_float+0x364>
 8003132:	f04f 0b00 	mov.w	fp, #0
 8003136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800313a:	f104 021a 	add.w	r2, r4, #26
 800313e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003140:	930a      	str	r3, [sp, #40]	@ 0x28
 8003142:	eba3 0309 	sub.w	r3, r3, r9
 8003146:	455b      	cmp	r3, fp
 8003148:	dc31      	bgt.n	80031ae <_printf_float+0x372>
 800314a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800314c:	459a      	cmp	sl, r3
 800314e:	dc3a      	bgt.n	80031c6 <_printf_float+0x38a>
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	07da      	lsls	r2, r3, #31
 8003154:	d437      	bmi.n	80031c6 <_printf_float+0x38a>
 8003156:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003158:	ebaa 0903 	sub.w	r9, sl, r3
 800315c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800315e:	ebaa 0303 	sub.w	r3, sl, r3
 8003162:	4599      	cmp	r9, r3
 8003164:	bfa8      	it	ge
 8003166:	4699      	movge	r9, r3
 8003168:	f1b9 0f00 	cmp.w	r9, #0
 800316c:	dc33      	bgt.n	80031d6 <_printf_float+0x39a>
 800316e:	f04f 0800 	mov.w	r8, #0
 8003172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003176:	f104 0b1a 	add.w	fp, r4, #26
 800317a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800317c:	ebaa 0303 	sub.w	r3, sl, r3
 8003180:	eba3 0309 	sub.w	r3, r3, r9
 8003184:	4543      	cmp	r3, r8
 8003186:	f77f af7a 	ble.w	800307e <_printf_float+0x242>
 800318a:	2301      	movs	r3, #1
 800318c:	465a      	mov	r2, fp
 800318e:	4631      	mov	r1, r6
 8003190:	4628      	mov	r0, r5
 8003192:	47b8      	blx	r7
 8003194:	3001      	adds	r0, #1
 8003196:	f43f aeac 	beq.w	8002ef2 <_printf_float+0xb6>
 800319a:	f108 0801 	add.w	r8, r8, #1
 800319e:	e7ec      	b.n	800317a <_printf_float+0x33e>
 80031a0:	4642      	mov	r2, r8
 80031a2:	4631      	mov	r1, r6
 80031a4:	4628      	mov	r0, r5
 80031a6:	47b8      	blx	r7
 80031a8:	3001      	adds	r0, #1
 80031aa:	d1c2      	bne.n	8003132 <_printf_float+0x2f6>
 80031ac:	e6a1      	b.n	8002ef2 <_printf_float+0xb6>
 80031ae:	2301      	movs	r3, #1
 80031b0:	4631      	mov	r1, r6
 80031b2:	4628      	mov	r0, r5
 80031b4:	920a      	str	r2, [sp, #40]	@ 0x28
 80031b6:	47b8      	blx	r7
 80031b8:	3001      	adds	r0, #1
 80031ba:	f43f ae9a 	beq.w	8002ef2 <_printf_float+0xb6>
 80031be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80031c0:	f10b 0b01 	add.w	fp, fp, #1
 80031c4:	e7bb      	b.n	800313e <_printf_float+0x302>
 80031c6:	4631      	mov	r1, r6
 80031c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80031cc:	4628      	mov	r0, r5
 80031ce:	47b8      	blx	r7
 80031d0:	3001      	adds	r0, #1
 80031d2:	d1c0      	bne.n	8003156 <_printf_float+0x31a>
 80031d4:	e68d      	b.n	8002ef2 <_printf_float+0xb6>
 80031d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80031d8:	464b      	mov	r3, r9
 80031da:	4631      	mov	r1, r6
 80031dc:	4628      	mov	r0, r5
 80031de:	4442      	add	r2, r8
 80031e0:	47b8      	blx	r7
 80031e2:	3001      	adds	r0, #1
 80031e4:	d1c3      	bne.n	800316e <_printf_float+0x332>
 80031e6:	e684      	b.n	8002ef2 <_printf_float+0xb6>
 80031e8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80031ec:	f1ba 0f01 	cmp.w	sl, #1
 80031f0:	dc01      	bgt.n	80031f6 <_printf_float+0x3ba>
 80031f2:	07db      	lsls	r3, r3, #31
 80031f4:	d536      	bpl.n	8003264 <_printf_float+0x428>
 80031f6:	2301      	movs	r3, #1
 80031f8:	4642      	mov	r2, r8
 80031fa:	4631      	mov	r1, r6
 80031fc:	4628      	mov	r0, r5
 80031fe:	47b8      	blx	r7
 8003200:	3001      	adds	r0, #1
 8003202:	f43f ae76 	beq.w	8002ef2 <_printf_float+0xb6>
 8003206:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800320a:	4631      	mov	r1, r6
 800320c:	4628      	mov	r0, r5
 800320e:	47b8      	blx	r7
 8003210:	3001      	adds	r0, #1
 8003212:	f43f ae6e 	beq.w	8002ef2 <_printf_float+0xb6>
 8003216:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800321a:	2200      	movs	r2, #0
 800321c:	2300      	movs	r3, #0
 800321e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003222:	f7fd fc75 	bl	8000b10 <__aeabi_dcmpeq>
 8003226:	b9c0      	cbnz	r0, 800325a <_printf_float+0x41e>
 8003228:	4653      	mov	r3, sl
 800322a:	f108 0201 	add.w	r2, r8, #1
 800322e:	4631      	mov	r1, r6
 8003230:	4628      	mov	r0, r5
 8003232:	47b8      	blx	r7
 8003234:	3001      	adds	r0, #1
 8003236:	d10c      	bne.n	8003252 <_printf_float+0x416>
 8003238:	e65b      	b.n	8002ef2 <_printf_float+0xb6>
 800323a:	2301      	movs	r3, #1
 800323c:	465a      	mov	r2, fp
 800323e:	4631      	mov	r1, r6
 8003240:	4628      	mov	r0, r5
 8003242:	47b8      	blx	r7
 8003244:	3001      	adds	r0, #1
 8003246:	f43f ae54 	beq.w	8002ef2 <_printf_float+0xb6>
 800324a:	f108 0801 	add.w	r8, r8, #1
 800324e:	45d0      	cmp	r8, sl
 8003250:	dbf3      	blt.n	800323a <_printf_float+0x3fe>
 8003252:	464b      	mov	r3, r9
 8003254:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003258:	e6e0      	b.n	800301c <_printf_float+0x1e0>
 800325a:	f04f 0800 	mov.w	r8, #0
 800325e:	f104 0b1a 	add.w	fp, r4, #26
 8003262:	e7f4      	b.n	800324e <_printf_float+0x412>
 8003264:	2301      	movs	r3, #1
 8003266:	4642      	mov	r2, r8
 8003268:	e7e1      	b.n	800322e <_printf_float+0x3f2>
 800326a:	2301      	movs	r3, #1
 800326c:	464a      	mov	r2, r9
 800326e:	4631      	mov	r1, r6
 8003270:	4628      	mov	r0, r5
 8003272:	47b8      	blx	r7
 8003274:	3001      	adds	r0, #1
 8003276:	f43f ae3c 	beq.w	8002ef2 <_printf_float+0xb6>
 800327a:	f108 0801 	add.w	r8, r8, #1
 800327e:	68e3      	ldr	r3, [r4, #12]
 8003280:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003282:	1a5b      	subs	r3, r3, r1
 8003284:	4543      	cmp	r3, r8
 8003286:	dcf0      	bgt.n	800326a <_printf_float+0x42e>
 8003288:	e6fd      	b.n	8003086 <_printf_float+0x24a>
 800328a:	f04f 0800 	mov.w	r8, #0
 800328e:	f104 0919 	add.w	r9, r4, #25
 8003292:	e7f4      	b.n	800327e <_printf_float+0x442>

08003294 <_printf_common>:
 8003294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003298:	4616      	mov	r6, r2
 800329a:	4698      	mov	r8, r3
 800329c:	688a      	ldr	r2, [r1, #8]
 800329e:	690b      	ldr	r3, [r1, #16]
 80032a0:	4607      	mov	r7, r0
 80032a2:	4293      	cmp	r3, r2
 80032a4:	bfb8      	it	lt
 80032a6:	4613      	movlt	r3, r2
 80032a8:	6033      	str	r3, [r6, #0]
 80032aa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80032ae:	460c      	mov	r4, r1
 80032b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80032b4:	b10a      	cbz	r2, 80032ba <_printf_common+0x26>
 80032b6:	3301      	adds	r3, #1
 80032b8:	6033      	str	r3, [r6, #0]
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	0699      	lsls	r1, r3, #26
 80032be:	bf42      	ittt	mi
 80032c0:	6833      	ldrmi	r3, [r6, #0]
 80032c2:	3302      	addmi	r3, #2
 80032c4:	6033      	strmi	r3, [r6, #0]
 80032c6:	6825      	ldr	r5, [r4, #0]
 80032c8:	f015 0506 	ands.w	r5, r5, #6
 80032cc:	d106      	bne.n	80032dc <_printf_common+0x48>
 80032ce:	f104 0a19 	add.w	sl, r4, #25
 80032d2:	68e3      	ldr	r3, [r4, #12]
 80032d4:	6832      	ldr	r2, [r6, #0]
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	42ab      	cmp	r3, r5
 80032da:	dc2b      	bgt.n	8003334 <_printf_common+0xa0>
 80032dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80032e0:	6822      	ldr	r2, [r4, #0]
 80032e2:	3b00      	subs	r3, #0
 80032e4:	bf18      	it	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	0692      	lsls	r2, r2, #26
 80032ea:	d430      	bmi.n	800334e <_printf_common+0xba>
 80032ec:	4641      	mov	r1, r8
 80032ee:	4638      	mov	r0, r7
 80032f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032f4:	47c8      	blx	r9
 80032f6:	3001      	adds	r0, #1
 80032f8:	d023      	beq.n	8003342 <_printf_common+0xae>
 80032fa:	6823      	ldr	r3, [r4, #0]
 80032fc:	6922      	ldr	r2, [r4, #16]
 80032fe:	f003 0306 	and.w	r3, r3, #6
 8003302:	2b04      	cmp	r3, #4
 8003304:	bf14      	ite	ne
 8003306:	2500      	movne	r5, #0
 8003308:	6833      	ldreq	r3, [r6, #0]
 800330a:	f04f 0600 	mov.w	r6, #0
 800330e:	bf08      	it	eq
 8003310:	68e5      	ldreq	r5, [r4, #12]
 8003312:	f104 041a 	add.w	r4, r4, #26
 8003316:	bf08      	it	eq
 8003318:	1aed      	subeq	r5, r5, r3
 800331a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800331e:	bf08      	it	eq
 8003320:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003324:	4293      	cmp	r3, r2
 8003326:	bfc4      	itt	gt
 8003328:	1a9b      	subgt	r3, r3, r2
 800332a:	18ed      	addgt	r5, r5, r3
 800332c:	42b5      	cmp	r5, r6
 800332e:	d11a      	bne.n	8003366 <_printf_common+0xd2>
 8003330:	2000      	movs	r0, #0
 8003332:	e008      	b.n	8003346 <_printf_common+0xb2>
 8003334:	2301      	movs	r3, #1
 8003336:	4652      	mov	r2, sl
 8003338:	4641      	mov	r1, r8
 800333a:	4638      	mov	r0, r7
 800333c:	47c8      	blx	r9
 800333e:	3001      	adds	r0, #1
 8003340:	d103      	bne.n	800334a <_printf_common+0xb6>
 8003342:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800334a:	3501      	adds	r5, #1
 800334c:	e7c1      	b.n	80032d2 <_printf_common+0x3e>
 800334e:	2030      	movs	r0, #48	@ 0x30
 8003350:	18e1      	adds	r1, r4, r3
 8003352:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800335c:	4422      	add	r2, r4
 800335e:	3302      	adds	r3, #2
 8003360:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003364:	e7c2      	b.n	80032ec <_printf_common+0x58>
 8003366:	2301      	movs	r3, #1
 8003368:	4622      	mov	r2, r4
 800336a:	4641      	mov	r1, r8
 800336c:	4638      	mov	r0, r7
 800336e:	47c8      	blx	r9
 8003370:	3001      	adds	r0, #1
 8003372:	d0e6      	beq.n	8003342 <_printf_common+0xae>
 8003374:	3601      	adds	r6, #1
 8003376:	e7d9      	b.n	800332c <_printf_common+0x98>

08003378 <_printf_i>:
 8003378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800337c:	7e0f      	ldrb	r7, [r1, #24]
 800337e:	4691      	mov	r9, r2
 8003380:	2f78      	cmp	r7, #120	@ 0x78
 8003382:	4680      	mov	r8, r0
 8003384:	460c      	mov	r4, r1
 8003386:	469a      	mov	sl, r3
 8003388:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800338a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800338e:	d807      	bhi.n	80033a0 <_printf_i+0x28>
 8003390:	2f62      	cmp	r7, #98	@ 0x62
 8003392:	d80a      	bhi.n	80033aa <_printf_i+0x32>
 8003394:	2f00      	cmp	r7, #0
 8003396:	f000 80d3 	beq.w	8003540 <_printf_i+0x1c8>
 800339a:	2f58      	cmp	r7, #88	@ 0x58
 800339c:	f000 80ba 	beq.w	8003514 <_printf_i+0x19c>
 80033a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80033a8:	e03a      	b.n	8003420 <_printf_i+0xa8>
 80033aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80033ae:	2b15      	cmp	r3, #21
 80033b0:	d8f6      	bhi.n	80033a0 <_printf_i+0x28>
 80033b2:	a101      	add	r1, pc, #4	@ (adr r1, 80033b8 <_printf_i+0x40>)
 80033b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80033b8:	08003411 	.word	0x08003411
 80033bc:	08003425 	.word	0x08003425
 80033c0:	080033a1 	.word	0x080033a1
 80033c4:	080033a1 	.word	0x080033a1
 80033c8:	080033a1 	.word	0x080033a1
 80033cc:	080033a1 	.word	0x080033a1
 80033d0:	08003425 	.word	0x08003425
 80033d4:	080033a1 	.word	0x080033a1
 80033d8:	080033a1 	.word	0x080033a1
 80033dc:	080033a1 	.word	0x080033a1
 80033e0:	080033a1 	.word	0x080033a1
 80033e4:	08003527 	.word	0x08003527
 80033e8:	0800344f 	.word	0x0800344f
 80033ec:	080034e1 	.word	0x080034e1
 80033f0:	080033a1 	.word	0x080033a1
 80033f4:	080033a1 	.word	0x080033a1
 80033f8:	08003549 	.word	0x08003549
 80033fc:	080033a1 	.word	0x080033a1
 8003400:	0800344f 	.word	0x0800344f
 8003404:	080033a1 	.word	0x080033a1
 8003408:	080033a1 	.word	0x080033a1
 800340c:	080034e9 	.word	0x080034e9
 8003410:	6833      	ldr	r3, [r6, #0]
 8003412:	1d1a      	adds	r2, r3, #4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6032      	str	r2, [r6, #0]
 8003418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800341c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003420:	2301      	movs	r3, #1
 8003422:	e09e      	b.n	8003562 <_printf_i+0x1ea>
 8003424:	6833      	ldr	r3, [r6, #0]
 8003426:	6820      	ldr	r0, [r4, #0]
 8003428:	1d19      	adds	r1, r3, #4
 800342a:	6031      	str	r1, [r6, #0]
 800342c:	0606      	lsls	r6, r0, #24
 800342e:	d501      	bpl.n	8003434 <_printf_i+0xbc>
 8003430:	681d      	ldr	r5, [r3, #0]
 8003432:	e003      	b.n	800343c <_printf_i+0xc4>
 8003434:	0645      	lsls	r5, r0, #25
 8003436:	d5fb      	bpl.n	8003430 <_printf_i+0xb8>
 8003438:	f9b3 5000 	ldrsh.w	r5, [r3]
 800343c:	2d00      	cmp	r5, #0
 800343e:	da03      	bge.n	8003448 <_printf_i+0xd0>
 8003440:	232d      	movs	r3, #45	@ 0x2d
 8003442:	426d      	negs	r5, r5
 8003444:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003448:	230a      	movs	r3, #10
 800344a:	4859      	ldr	r0, [pc, #356]	@ (80035b0 <_printf_i+0x238>)
 800344c:	e011      	b.n	8003472 <_printf_i+0xfa>
 800344e:	6821      	ldr	r1, [r4, #0]
 8003450:	6833      	ldr	r3, [r6, #0]
 8003452:	0608      	lsls	r0, r1, #24
 8003454:	f853 5b04 	ldr.w	r5, [r3], #4
 8003458:	d402      	bmi.n	8003460 <_printf_i+0xe8>
 800345a:	0649      	lsls	r1, r1, #25
 800345c:	bf48      	it	mi
 800345e:	b2ad      	uxthmi	r5, r5
 8003460:	2f6f      	cmp	r7, #111	@ 0x6f
 8003462:	6033      	str	r3, [r6, #0]
 8003464:	bf14      	ite	ne
 8003466:	230a      	movne	r3, #10
 8003468:	2308      	moveq	r3, #8
 800346a:	4851      	ldr	r0, [pc, #324]	@ (80035b0 <_printf_i+0x238>)
 800346c:	2100      	movs	r1, #0
 800346e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003472:	6866      	ldr	r6, [r4, #4]
 8003474:	2e00      	cmp	r6, #0
 8003476:	bfa8      	it	ge
 8003478:	6821      	ldrge	r1, [r4, #0]
 800347a:	60a6      	str	r6, [r4, #8]
 800347c:	bfa4      	itt	ge
 800347e:	f021 0104 	bicge.w	r1, r1, #4
 8003482:	6021      	strge	r1, [r4, #0]
 8003484:	b90d      	cbnz	r5, 800348a <_printf_i+0x112>
 8003486:	2e00      	cmp	r6, #0
 8003488:	d04b      	beq.n	8003522 <_printf_i+0x1aa>
 800348a:	4616      	mov	r6, r2
 800348c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003490:	fb03 5711 	mls	r7, r3, r1, r5
 8003494:	5dc7      	ldrb	r7, [r0, r7]
 8003496:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800349a:	462f      	mov	r7, r5
 800349c:	42bb      	cmp	r3, r7
 800349e:	460d      	mov	r5, r1
 80034a0:	d9f4      	bls.n	800348c <_printf_i+0x114>
 80034a2:	2b08      	cmp	r3, #8
 80034a4:	d10b      	bne.n	80034be <_printf_i+0x146>
 80034a6:	6823      	ldr	r3, [r4, #0]
 80034a8:	07df      	lsls	r7, r3, #31
 80034aa:	d508      	bpl.n	80034be <_printf_i+0x146>
 80034ac:	6923      	ldr	r3, [r4, #16]
 80034ae:	6861      	ldr	r1, [r4, #4]
 80034b0:	4299      	cmp	r1, r3
 80034b2:	bfde      	ittt	le
 80034b4:	2330      	movle	r3, #48	@ 0x30
 80034b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80034ba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80034be:	1b92      	subs	r2, r2, r6
 80034c0:	6122      	str	r2, [r4, #16]
 80034c2:	464b      	mov	r3, r9
 80034c4:	4621      	mov	r1, r4
 80034c6:	4640      	mov	r0, r8
 80034c8:	f8cd a000 	str.w	sl, [sp]
 80034cc:	aa03      	add	r2, sp, #12
 80034ce:	f7ff fee1 	bl	8003294 <_printf_common>
 80034d2:	3001      	adds	r0, #1
 80034d4:	d14a      	bne.n	800356c <_printf_i+0x1f4>
 80034d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034da:	b004      	add	sp, #16
 80034dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034e0:	6823      	ldr	r3, [r4, #0]
 80034e2:	f043 0320 	orr.w	r3, r3, #32
 80034e6:	6023      	str	r3, [r4, #0]
 80034e8:	2778      	movs	r7, #120	@ 0x78
 80034ea:	4832      	ldr	r0, [pc, #200]	@ (80035b4 <_printf_i+0x23c>)
 80034ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80034f0:	6823      	ldr	r3, [r4, #0]
 80034f2:	6831      	ldr	r1, [r6, #0]
 80034f4:	061f      	lsls	r7, r3, #24
 80034f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80034fa:	d402      	bmi.n	8003502 <_printf_i+0x18a>
 80034fc:	065f      	lsls	r7, r3, #25
 80034fe:	bf48      	it	mi
 8003500:	b2ad      	uxthmi	r5, r5
 8003502:	6031      	str	r1, [r6, #0]
 8003504:	07d9      	lsls	r1, r3, #31
 8003506:	bf44      	itt	mi
 8003508:	f043 0320 	orrmi.w	r3, r3, #32
 800350c:	6023      	strmi	r3, [r4, #0]
 800350e:	b11d      	cbz	r5, 8003518 <_printf_i+0x1a0>
 8003510:	2310      	movs	r3, #16
 8003512:	e7ab      	b.n	800346c <_printf_i+0xf4>
 8003514:	4826      	ldr	r0, [pc, #152]	@ (80035b0 <_printf_i+0x238>)
 8003516:	e7e9      	b.n	80034ec <_printf_i+0x174>
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	f023 0320 	bic.w	r3, r3, #32
 800351e:	6023      	str	r3, [r4, #0]
 8003520:	e7f6      	b.n	8003510 <_printf_i+0x198>
 8003522:	4616      	mov	r6, r2
 8003524:	e7bd      	b.n	80034a2 <_printf_i+0x12a>
 8003526:	6833      	ldr	r3, [r6, #0]
 8003528:	6825      	ldr	r5, [r4, #0]
 800352a:	1d18      	adds	r0, r3, #4
 800352c:	6961      	ldr	r1, [r4, #20]
 800352e:	6030      	str	r0, [r6, #0]
 8003530:	062e      	lsls	r6, r5, #24
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	d501      	bpl.n	800353a <_printf_i+0x1c2>
 8003536:	6019      	str	r1, [r3, #0]
 8003538:	e002      	b.n	8003540 <_printf_i+0x1c8>
 800353a:	0668      	lsls	r0, r5, #25
 800353c:	d5fb      	bpl.n	8003536 <_printf_i+0x1be>
 800353e:	8019      	strh	r1, [r3, #0]
 8003540:	2300      	movs	r3, #0
 8003542:	4616      	mov	r6, r2
 8003544:	6123      	str	r3, [r4, #16]
 8003546:	e7bc      	b.n	80034c2 <_printf_i+0x14a>
 8003548:	6833      	ldr	r3, [r6, #0]
 800354a:	2100      	movs	r1, #0
 800354c:	1d1a      	adds	r2, r3, #4
 800354e:	6032      	str	r2, [r6, #0]
 8003550:	681e      	ldr	r6, [r3, #0]
 8003552:	6862      	ldr	r2, [r4, #4]
 8003554:	4630      	mov	r0, r6
 8003556:	f000 f95e 	bl	8003816 <memchr>
 800355a:	b108      	cbz	r0, 8003560 <_printf_i+0x1e8>
 800355c:	1b80      	subs	r0, r0, r6
 800355e:	6060      	str	r0, [r4, #4]
 8003560:	6863      	ldr	r3, [r4, #4]
 8003562:	6123      	str	r3, [r4, #16]
 8003564:	2300      	movs	r3, #0
 8003566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800356a:	e7aa      	b.n	80034c2 <_printf_i+0x14a>
 800356c:	4632      	mov	r2, r6
 800356e:	4649      	mov	r1, r9
 8003570:	4640      	mov	r0, r8
 8003572:	6923      	ldr	r3, [r4, #16]
 8003574:	47d0      	blx	sl
 8003576:	3001      	adds	r0, #1
 8003578:	d0ad      	beq.n	80034d6 <_printf_i+0x15e>
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	079b      	lsls	r3, r3, #30
 800357e:	d413      	bmi.n	80035a8 <_printf_i+0x230>
 8003580:	68e0      	ldr	r0, [r4, #12]
 8003582:	9b03      	ldr	r3, [sp, #12]
 8003584:	4298      	cmp	r0, r3
 8003586:	bfb8      	it	lt
 8003588:	4618      	movlt	r0, r3
 800358a:	e7a6      	b.n	80034da <_printf_i+0x162>
 800358c:	2301      	movs	r3, #1
 800358e:	4632      	mov	r2, r6
 8003590:	4649      	mov	r1, r9
 8003592:	4640      	mov	r0, r8
 8003594:	47d0      	blx	sl
 8003596:	3001      	adds	r0, #1
 8003598:	d09d      	beq.n	80034d6 <_printf_i+0x15e>
 800359a:	3501      	adds	r5, #1
 800359c:	68e3      	ldr	r3, [r4, #12]
 800359e:	9903      	ldr	r1, [sp, #12]
 80035a0:	1a5b      	subs	r3, r3, r1
 80035a2:	42ab      	cmp	r3, r5
 80035a4:	dcf2      	bgt.n	800358c <_printf_i+0x214>
 80035a6:	e7eb      	b.n	8003580 <_printf_i+0x208>
 80035a8:	2500      	movs	r5, #0
 80035aa:	f104 0619 	add.w	r6, r4, #25
 80035ae:	e7f5      	b.n	800359c <_printf_i+0x224>
 80035b0:	08005a34 	.word	0x08005a34
 80035b4:	08005a45 	.word	0x08005a45

080035b8 <sniprintf>:
 80035b8:	b40c      	push	{r2, r3}
 80035ba:	b530      	push	{r4, r5, lr}
 80035bc:	4b17      	ldr	r3, [pc, #92]	@ (800361c <sniprintf+0x64>)
 80035be:	1e0c      	subs	r4, r1, #0
 80035c0:	681d      	ldr	r5, [r3, #0]
 80035c2:	b09d      	sub	sp, #116	@ 0x74
 80035c4:	da08      	bge.n	80035d8 <sniprintf+0x20>
 80035c6:	238b      	movs	r3, #139	@ 0x8b
 80035c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035cc:	602b      	str	r3, [r5, #0]
 80035ce:	b01d      	add	sp, #116	@ 0x74
 80035d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80035d4:	b002      	add	sp, #8
 80035d6:	4770      	bx	lr
 80035d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80035dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80035e0:	bf0c      	ite	eq
 80035e2:	4623      	moveq	r3, r4
 80035e4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80035e8:	9304      	str	r3, [sp, #16]
 80035ea:	9307      	str	r3, [sp, #28]
 80035ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035f0:	9002      	str	r0, [sp, #8]
 80035f2:	9006      	str	r0, [sp, #24]
 80035f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80035f8:	4628      	mov	r0, r5
 80035fa:	ab21      	add	r3, sp, #132	@ 0x84
 80035fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80035fe:	a902      	add	r1, sp, #8
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	f000 ffc5 	bl	8004590 <_svfiprintf_r>
 8003606:	1c43      	adds	r3, r0, #1
 8003608:	bfbc      	itt	lt
 800360a:	238b      	movlt	r3, #139	@ 0x8b
 800360c:	602b      	strlt	r3, [r5, #0]
 800360e:	2c00      	cmp	r4, #0
 8003610:	d0dd      	beq.n	80035ce <sniprintf+0x16>
 8003612:	2200      	movs	r2, #0
 8003614:	9b02      	ldr	r3, [sp, #8]
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	e7d9      	b.n	80035ce <sniprintf+0x16>
 800361a:	bf00      	nop
 800361c:	20000018 	.word	0x20000018

08003620 <std>:
 8003620:	2300      	movs	r3, #0
 8003622:	b510      	push	{r4, lr}
 8003624:	4604      	mov	r4, r0
 8003626:	e9c0 3300 	strd	r3, r3, [r0]
 800362a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800362e:	6083      	str	r3, [r0, #8]
 8003630:	8181      	strh	r1, [r0, #12]
 8003632:	6643      	str	r3, [r0, #100]	@ 0x64
 8003634:	81c2      	strh	r2, [r0, #14]
 8003636:	6183      	str	r3, [r0, #24]
 8003638:	4619      	mov	r1, r3
 800363a:	2208      	movs	r2, #8
 800363c:	305c      	adds	r0, #92	@ 0x5c
 800363e:	f000 f8b1 	bl	80037a4 <memset>
 8003642:	4b0d      	ldr	r3, [pc, #52]	@ (8003678 <std+0x58>)
 8003644:	6224      	str	r4, [r4, #32]
 8003646:	6263      	str	r3, [r4, #36]	@ 0x24
 8003648:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <std+0x5c>)
 800364a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800364c:	4b0c      	ldr	r3, [pc, #48]	@ (8003680 <std+0x60>)
 800364e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003650:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <std+0x64>)
 8003652:	6323      	str	r3, [r4, #48]	@ 0x30
 8003654:	4b0c      	ldr	r3, [pc, #48]	@ (8003688 <std+0x68>)
 8003656:	429c      	cmp	r4, r3
 8003658:	d006      	beq.n	8003668 <std+0x48>
 800365a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800365e:	4294      	cmp	r4, r2
 8003660:	d002      	beq.n	8003668 <std+0x48>
 8003662:	33d0      	adds	r3, #208	@ 0xd0
 8003664:	429c      	cmp	r4, r3
 8003666:	d105      	bne.n	8003674 <std+0x54>
 8003668:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800366c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003670:	f000 b8ce 	b.w	8003810 <__retarget_lock_init_recursive>
 8003674:	bd10      	pop	{r4, pc}
 8003676:	bf00      	nop
 8003678:	08005145 	.word	0x08005145
 800367c:	08005167 	.word	0x08005167
 8003680:	0800519f 	.word	0x0800519f
 8003684:	080051c3 	.word	0x080051c3
 8003688:	200002b8 	.word	0x200002b8

0800368c <stdio_exit_handler>:
 800368c:	4a02      	ldr	r2, [pc, #8]	@ (8003698 <stdio_exit_handler+0xc>)
 800368e:	4903      	ldr	r1, [pc, #12]	@ (800369c <stdio_exit_handler+0x10>)
 8003690:	4803      	ldr	r0, [pc, #12]	@ (80036a0 <stdio_exit_handler+0x14>)
 8003692:	f000 b869 	b.w	8003768 <_fwalk_sglue>
 8003696:	bf00      	nop
 8003698:	2000000c 	.word	0x2000000c
 800369c:	080049dd 	.word	0x080049dd
 80036a0:	2000001c 	.word	0x2000001c

080036a4 <cleanup_stdio>:
 80036a4:	6841      	ldr	r1, [r0, #4]
 80036a6:	4b0c      	ldr	r3, [pc, #48]	@ (80036d8 <cleanup_stdio+0x34>)
 80036a8:	b510      	push	{r4, lr}
 80036aa:	4299      	cmp	r1, r3
 80036ac:	4604      	mov	r4, r0
 80036ae:	d001      	beq.n	80036b4 <cleanup_stdio+0x10>
 80036b0:	f001 f994 	bl	80049dc <_fflush_r>
 80036b4:	68a1      	ldr	r1, [r4, #8]
 80036b6:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <cleanup_stdio+0x38>)
 80036b8:	4299      	cmp	r1, r3
 80036ba:	d002      	beq.n	80036c2 <cleanup_stdio+0x1e>
 80036bc:	4620      	mov	r0, r4
 80036be:	f001 f98d 	bl	80049dc <_fflush_r>
 80036c2:	68e1      	ldr	r1, [r4, #12]
 80036c4:	4b06      	ldr	r3, [pc, #24]	@ (80036e0 <cleanup_stdio+0x3c>)
 80036c6:	4299      	cmp	r1, r3
 80036c8:	d004      	beq.n	80036d4 <cleanup_stdio+0x30>
 80036ca:	4620      	mov	r0, r4
 80036cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036d0:	f001 b984 	b.w	80049dc <_fflush_r>
 80036d4:	bd10      	pop	{r4, pc}
 80036d6:	bf00      	nop
 80036d8:	200002b8 	.word	0x200002b8
 80036dc:	20000320 	.word	0x20000320
 80036e0:	20000388 	.word	0x20000388

080036e4 <global_stdio_init.part.0>:
 80036e4:	b510      	push	{r4, lr}
 80036e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003714 <global_stdio_init.part.0+0x30>)
 80036e8:	4c0b      	ldr	r4, [pc, #44]	@ (8003718 <global_stdio_init.part.0+0x34>)
 80036ea:	4a0c      	ldr	r2, [pc, #48]	@ (800371c <global_stdio_init.part.0+0x38>)
 80036ec:	4620      	mov	r0, r4
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	2104      	movs	r1, #4
 80036f2:	2200      	movs	r2, #0
 80036f4:	f7ff ff94 	bl	8003620 <std>
 80036f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80036fc:	2201      	movs	r2, #1
 80036fe:	2109      	movs	r1, #9
 8003700:	f7ff ff8e 	bl	8003620 <std>
 8003704:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003708:	2202      	movs	r2, #2
 800370a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800370e:	2112      	movs	r1, #18
 8003710:	f7ff bf86 	b.w	8003620 <std>
 8003714:	200003f0 	.word	0x200003f0
 8003718:	200002b8 	.word	0x200002b8
 800371c:	0800368d 	.word	0x0800368d

08003720 <__sfp_lock_acquire>:
 8003720:	4801      	ldr	r0, [pc, #4]	@ (8003728 <__sfp_lock_acquire+0x8>)
 8003722:	f000 b876 	b.w	8003812 <__retarget_lock_acquire_recursive>
 8003726:	bf00      	nop
 8003728:	200003f5 	.word	0x200003f5

0800372c <__sfp_lock_release>:
 800372c:	4801      	ldr	r0, [pc, #4]	@ (8003734 <__sfp_lock_release+0x8>)
 800372e:	f000 b871 	b.w	8003814 <__retarget_lock_release_recursive>
 8003732:	bf00      	nop
 8003734:	200003f5 	.word	0x200003f5

08003738 <__sinit>:
 8003738:	b510      	push	{r4, lr}
 800373a:	4604      	mov	r4, r0
 800373c:	f7ff fff0 	bl	8003720 <__sfp_lock_acquire>
 8003740:	6a23      	ldr	r3, [r4, #32]
 8003742:	b11b      	cbz	r3, 800374c <__sinit+0x14>
 8003744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003748:	f7ff bff0 	b.w	800372c <__sfp_lock_release>
 800374c:	4b04      	ldr	r3, [pc, #16]	@ (8003760 <__sinit+0x28>)
 800374e:	6223      	str	r3, [r4, #32]
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <__sinit+0x2c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1f5      	bne.n	8003744 <__sinit+0xc>
 8003758:	f7ff ffc4 	bl	80036e4 <global_stdio_init.part.0>
 800375c:	e7f2      	b.n	8003744 <__sinit+0xc>
 800375e:	bf00      	nop
 8003760:	080036a5 	.word	0x080036a5
 8003764:	200003f0 	.word	0x200003f0

08003768 <_fwalk_sglue>:
 8003768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800376c:	4607      	mov	r7, r0
 800376e:	4688      	mov	r8, r1
 8003770:	4614      	mov	r4, r2
 8003772:	2600      	movs	r6, #0
 8003774:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003778:	f1b9 0901 	subs.w	r9, r9, #1
 800377c:	d505      	bpl.n	800378a <_fwalk_sglue+0x22>
 800377e:	6824      	ldr	r4, [r4, #0]
 8003780:	2c00      	cmp	r4, #0
 8003782:	d1f7      	bne.n	8003774 <_fwalk_sglue+0xc>
 8003784:	4630      	mov	r0, r6
 8003786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800378a:	89ab      	ldrh	r3, [r5, #12]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d907      	bls.n	80037a0 <_fwalk_sglue+0x38>
 8003790:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003794:	3301      	adds	r3, #1
 8003796:	d003      	beq.n	80037a0 <_fwalk_sglue+0x38>
 8003798:	4629      	mov	r1, r5
 800379a:	4638      	mov	r0, r7
 800379c:	47c0      	blx	r8
 800379e:	4306      	orrs	r6, r0
 80037a0:	3568      	adds	r5, #104	@ 0x68
 80037a2:	e7e9      	b.n	8003778 <_fwalk_sglue+0x10>

080037a4 <memset>:
 80037a4:	4603      	mov	r3, r0
 80037a6:	4402      	add	r2, r0
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d100      	bne.n	80037ae <memset+0xa>
 80037ac:	4770      	bx	lr
 80037ae:	f803 1b01 	strb.w	r1, [r3], #1
 80037b2:	e7f9      	b.n	80037a8 <memset+0x4>

080037b4 <_localeconv_r>:
 80037b4:	4800      	ldr	r0, [pc, #0]	@ (80037b8 <_localeconv_r+0x4>)
 80037b6:	4770      	bx	lr
 80037b8:	20000158 	.word	0x20000158

080037bc <__errno>:
 80037bc:	4b01      	ldr	r3, [pc, #4]	@ (80037c4 <__errno+0x8>)
 80037be:	6818      	ldr	r0, [r3, #0]
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	20000018 	.word	0x20000018

080037c8 <__libc_init_array>:
 80037c8:	b570      	push	{r4, r5, r6, lr}
 80037ca:	2600      	movs	r6, #0
 80037cc:	4d0c      	ldr	r5, [pc, #48]	@ (8003800 <__libc_init_array+0x38>)
 80037ce:	4c0d      	ldr	r4, [pc, #52]	@ (8003804 <__libc_init_array+0x3c>)
 80037d0:	1b64      	subs	r4, r4, r5
 80037d2:	10a4      	asrs	r4, r4, #2
 80037d4:	42a6      	cmp	r6, r4
 80037d6:	d109      	bne.n	80037ec <__libc_init_array+0x24>
 80037d8:	f002 f8fa 	bl	80059d0 <_init>
 80037dc:	2600      	movs	r6, #0
 80037de:	4d0a      	ldr	r5, [pc, #40]	@ (8003808 <__libc_init_array+0x40>)
 80037e0:	4c0a      	ldr	r4, [pc, #40]	@ (800380c <__libc_init_array+0x44>)
 80037e2:	1b64      	subs	r4, r4, r5
 80037e4:	10a4      	asrs	r4, r4, #2
 80037e6:	42a6      	cmp	r6, r4
 80037e8:	d105      	bne.n	80037f6 <__libc_init_array+0x2e>
 80037ea:	bd70      	pop	{r4, r5, r6, pc}
 80037ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80037f0:	4798      	blx	r3
 80037f2:	3601      	adds	r6, #1
 80037f4:	e7ee      	b.n	80037d4 <__libc_init_array+0xc>
 80037f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80037fa:	4798      	blx	r3
 80037fc:	3601      	adds	r6, #1
 80037fe:	e7f2      	b.n	80037e6 <__libc_init_array+0x1e>
 8003800:	08005da0 	.word	0x08005da0
 8003804:	08005da0 	.word	0x08005da0
 8003808:	08005da0 	.word	0x08005da0
 800380c:	08005da4 	.word	0x08005da4

08003810 <__retarget_lock_init_recursive>:
 8003810:	4770      	bx	lr

08003812 <__retarget_lock_acquire_recursive>:
 8003812:	4770      	bx	lr

08003814 <__retarget_lock_release_recursive>:
 8003814:	4770      	bx	lr

08003816 <memchr>:
 8003816:	4603      	mov	r3, r0
 8003818:	b510      	push	{r4, lr}
 800381a:	b2c9      	uxtb	r1, r1
 800381c:	4402      	add	r2, r0
 800381e:	4293      	cmp	r3, r2
 8003820:	4618      	mov	r0, r3
 8003822:	d101      	bne.n	8003828 <memchr+0x12>
 8003824:	2000      	movs	r0, #0
 8003826:	e003      	b.n	8003830 <memchr+0x1a>
 8003828:	7804      	ldrb	r4, [r0, #0]
 800382a:	3301      	adds	r3, #1
 800382c:	428c      	cmp	r4, r1
 800382e:	d1f6      	bne.n	800381e <memchr+0x8>
 8003830:	bd10      	pop	{r4, pc}

08003832 <quorem>:
 8003832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003836:	6903      	ldr	r3, [r0, #16]
 8003838:	690c      	ldr	r4, [r1, #16]
 800383a:	4607      	mov	r7, r0
 800383c:	42a3      	cmp	r3, r4
 800383e:	db7e      	blt.n	800393e <quorem+0x10c>
 8003840:	3c01      	subs	r4, #1
 8003842:	00a3      	lsls	r3, r4, #2
 8003844:	f100 0514 	add.w	r5, r0, #20
 8003848:	f101 0814 	add.w	r8, r1, #20
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003852:	9301      	str	r3, [sp, #4]
 8003854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800385c:	3301      	adds	r3, #1
 800385e:	429a      	cmp	r2, r3
 8003860:	fbb2 f6f3 	udiv	r6, r2, r3
 8003864:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003868:	d32e      	bcc.n	80038c8 <quorem+0x96>
 800386a:	f04f 0a00 	mov.w	sl, #0
 800386e:	46c4      	mov	ip, r8
 8003870:	46ae      	mov	lr, r5
 8003872:	46d3      	mov	fp, sl
 8003874:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003878:	b298      	uxth	r0, r3
 800387a:	fb06 a000 	mla	r0, r6, r0, sl
 800387e:	0c1b      	lsrs	r3, r3, #16
 8003880:	0c02      	lsrs	r2, r0, #16
 8003882:	fb06 2303 	mla	r3, r6, r3, r2
 8003886:	f8de 2000 	ldr.w	r2, [lr]
 800388a:	b280      	uxth	r0, r0
 800388c:	b292      	uxth	r2, r2
 800388e:	1a12      	subs	r2, r2, r0
 8003890:	445a      	add	r2, fp
 8003892:	f8de 0000 	ldr.w	r0, [lr]
 8003896:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800389a:	b29b      	uxth	r3, r3
 800389c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80038a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80038a4:	b292      	uxth	r2, r2
 80038a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80038aa:	45e1      	cmp	r9, ip
 80038ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80038b0:	f84e 2b04 	str.w	r2, [lr], #4
 80038b4:	d2de      	bcs.n	8003874 <quorem+0x42>
 80038b6:	9b00      	ldr	r3, [sp, #0]
 80038b8:	58eb      	ldr	r3, [r5, r3]
 80038ba:	b92b      	cbnz	r3, 80038c8 <quorem+0x96>
 80038bc:	9b01      	ldr	r3, [sp, #4]
 80038be:	3b04      	subs	r3, #4
 80038c0:	429d      	cmp	r5, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	d32f      	bcc.n	8003926 <quorem+0xf4>
 80038c6:	613c      	str	r4, [r7, #16]
 80038c8:	4638      	mov	r0, r7
 80038ca:	f001 fb33 	bl	8004f34 <__mcmp>
 80038ce:	2800      	cmp	r0, #0
 80038d0:	db25      	blt.n	800391e <quorem+0xec>
 80038d2:	4629      	mov	r1, r5
 80038d4:	2000      	movs	r0, #0
 80038d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80038da:	f8d1 c000 	ldr.w	ip, [r1]
 80038de:	fa1f fe82 	uxth.w	lr, r2
 80038e2:	fa1f f38c 	uxth.w	r3, ip
 80038e6:	eba3 030e 	sub.w	r3, r3, lr
 80038ea:	4403      	add	r3, r0
 80038ec:	0c12      	lsrs	r2, r2, #16
 80038ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80038f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038fc:	45c1      	cmp	r9, r8
 80038fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003902:	f841 3b04 	str.w	r3, [r1], #4
 8003906:	d2e6      	bcs.n	80038d6 <quorem+0xa4>
 8003908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800390c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003910:	b922      	cbnz	r2, 800391c <quorem+0xea>
 8003912:	3b04      	subs	r3, #4
 8003914:	429d      	cmp	r5, r3
 8003916:	461a      	mov	r2, r3
 8003918:	d30b      	bcc.n	8003932 <quorem+0x100>
 800391a:	613c      	str	r4, [r7, #16]
 800391c:	3601      	adds	r6, #1
 800391e:	4630      	mov	r0, r6
 8003920:	b003      	add	sp, #12
 8003922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	3b04      	subs	r3, #4
 800392a:	2a00      	cmp	r2, #0
 800392c:	d1cb      	bne.n	80038c6 <quorem+0x94>
 800392e:	3c01      	subs	r4, #1
 8003930:	e7c6      	b.n	80038c0 <quorem+0x8e>
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	3b04      	subs	r3, #4
 8003936:	2a00      	cmp	r2, #0
 8003938:	d1ef      	bne.n	800391a <quorem+0xe8>
 800393a:	3c01      	subs	r4, #1
 800393c:	e7ea      	b.n	8003914 <quorem+0xe2>
 800393e:	2000      	movs	r0, #0
 8003940:	e7ee      	b.n	8003920 <quorem+0xee>
 8003942:	0000      	movs	r0, r0
 8003944:	0000      	movs	r0, r0
	...

08003948 <_dtoa_r>:
 8003948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800394c:	4614      	mov	r4, r2
 800394e:	461d      	mov	r5, r3
 8003950:	69c7      	ldr	r7, [r0, #28]
 8003952:	b097      	sub	sp, #92	@ 0x5c
 8003954:	4683      	mov	fp, r0
 8003956:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800395a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800395c:	b97f      	cbnz	r7, 800397e <_dtoa_r+0x36>
 800395e:	2010      	movs	r0, #16
 8003960:	f000 ff12 	bl	8004788 <malloc>
 8003964:	4602      	mov	r2, r0
 8003966:	f8cb 001c 	str.w	r0, [fp, #28]
 800396a:	b920      	cbnz	r0, 8003976 <_dtoa_r+0x2e>
 800396c:	21ef      	movs	r1, #239	@ 0xef
 800396e:	4ba8      	ldr	r3, [pc, #672]	@ (8003c10 <_dtoa_r+0x2c8>)
 8003970:	48a8      	ldr	r0, [pc, #672]	@ (8003c14 <_dtoa_r+0x2cc>)
 8003972:	f001 fcd7 	bl	8005324 <__assert_func>
 8003976:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800397a:	6007      	str	r7, [r0, #0]
 800397c:	60c7      	str	r7, [r0, #12]
 800397e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003982:	6819      	ldr	r1, [r3, #0]
 8003984:	b159      	cbz	r1, 800399e <_dtoa_r+0x56>
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	2301      	movs	r3, #1
 800398a:	4093      	lsls	r3, r2
 800398c:	604a      	str	r2, [r1, #4]
 800398e:	608b      	str	r3, [r1, #8]
 8003990:	4658      	mov	r0, fp
 8003992:	f001 f897 	bl	8004ac4 <_Bfree>
 8003996:	2200      	movs	r2, #0
 8003998:	f8db 301c 	ldr.w	r3, [fp, #28]
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	1e2b      	subs	r3, r5, #0
 80039a0:	bfaf      	iteee	ge
 80039a2:	2300      	movge	r3, #0
 80039a4:	2201      	movlt	r2, #1
 80039a6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80039aa:	9303      	strlt	r3, [sp, #12]
 80039ac:	bfa8      	it	ge
 80039ae:	6033      	strge	r3, [r6, #0]
 80039b0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80039b4:	4b98      	ldr	r3, [pc, #608]	@ (8003c18 <_dtoa_r+0x2d0>)
 80039b6:	bfb8      	it	lt
 80039b8:	6032      	strlt	r2, [r6, #0]
 80039ba:	ea33 0308 	bics.w	r3, r3, r8
 80039be:	d112      	bne.n	80039e6 <_dtoa_r+0x9e>
 80039c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80039c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80039cc:	4323      	orrs	r3, r4
 80039ce:	f000 8550 	beq.w	8004472 <_dtoa_r+0xb2a>
 80039d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80039d4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8003c1c <_dtoa_r+0x2d4>
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 8552 	beq.w	8004482 <_dtoa_r+0xb3a>
 80039de:	f10a 0303 	add.w	r3, sl, #3
 80039e2:	f000 bd4c 	b.w	800447e <_dtoa_r+0xb36>
 80039e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80039ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80039ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80039f2:	2200      	movs	r2, #0
 80039f4:	2300      	movs	r3, #0
 80039f6:	f7fd f88b 	bl	8000b10 <__aeabi_dcmpeq>
 80039fa:	4607      	mov	r7, r0
 80039fc:	b158      	cbz	r0, 8003a16 <_dtoa_r+0xce>
 80039fe:	2301      	movs	r3, #1
 8003a00:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003a06:	b113      	cbz	r3, 8003a0e <_dtoa_r+0xc6>
 8003a08:	4b85      	ldr	r3, [pc, #532]	@ (8003c20 <_dtoa_r+0x2d8>)
 8003a0a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8003c24 <_dtoa_r+0x2dc>
 8003a12:	f000 bd36 	b.w	8004482 <_dtoa_r+0xb3a>
 8003a16:	ab14      	add	r3, sp, #80	@ 0x50
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	ab15      	add	r3, sp, #84	@ 0x54
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	4658      	mov	r0, fp
 8003a20:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003a24:	f001 fb36 	bl	8005094 <__d2b>
 8003a28:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003a2c:	4681      	mov	r9, r0
 8003a2e:	2e00      	cmp	r6, #0
 8003a30:	d077      	beq.n	8003b22 <_dtoa_r+0x1da>
 8003a32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a38:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a40:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003a44:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003a48:	9712      	str	r7, [sp, #72]	@ 0x48
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	4b76      	ldr	r3, [pc, #472]	@ (8003c28 <_dtoa_r+0x2e0>)
 8003a50:	f7fc fc3e 	bl	80002d0 <__aeabi_dsub>
 8003a54:	a368      	add	r3, pc, #416	@ (adr r3, 8003bf8 <_dtoa_r+0x2b0>)
 8003a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a5a:	f7fc fdf1 	bl	8000640 <__aeabi_dmul>
 8003a5e:	a368      	add	r3, pc, #416	@ (adr r3, 8003c00 <_dtoa_r+0x2b8>)
 8003a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a64:	f7fc fc36 	bl	80002d4 <__adddf3>
 8003a68:	4604      	mov	r4, r0
 8003a6a:	4630      	mov	r0, r6
 8003a6c:	460d      	mov	r5, r1
 8003a6e:	f7fc fd7d 	bl	800056c <__aeabi_i2d>
 8003a72:	a365      	add	r3, pc, #404	@ (adr r3, 8003c08 <_dtoa_r+0x2c0>)
 8003a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a78:	f7fc fde2 	bl	8000640 <__aeabi_dmul>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4620      	mov	r0, r4
 8003a82:	4629      	mov	r1, r5
 8003a84:	f7fc fc26 	bl	80002d4 <__adddf3>
 8003a88:	4604      	mov	r4, r0
 8003a8a:	460d      	mov	r5, r1
 8003a8c:	f7fd f888 	bl	8000ba0 <__aeabi_d2iz>
 8003a90:	2200      	movs	r2, #0
 8003a92:	4607      	mov	r7, r0
 8003a94:	2300      	movs	r3, #0
 8003a96:	4620      	mov	r0, r4
 8003a98:	4629      	mov	r1, r5
 8003a9a:	f7fd f843 	bl	8000b24 <__aeabi_dcmplt>
 8003a9e:	b140      	cbz	r0, 8003ab2 <_dtoa_r+0x16a>
 8003aa0:	4638      	mov	r0, r7
 8003aa2:	f7fc fd63 	bl	800056c <__aeabi_i2d>
 8003aa6:	4622      	mov	r2, r4
 8003aa8:	462b      	mov	r3, r5
 8003aaa:	f7fd f831 	bl	8000b10 <__aeabi_dcmpeq>
 8003aae:	b900      	cbnz	r0, 8003ab2 <_dtoa_r+0x16a>
 8003ab0:	3f01      	subs	r7, #1
 8003ab2:	2f16      	cmp	r7, #22
 8003ab4:	d853      	bhi.n	8003b5e <_dtoa_r+0x216>
 8003ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003aba:	4b5c      	ldr	r3, [pc, #368]	@ (8003c2c <_dtoa_r+0x2e4>)
 8003abc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac4:	f7fd f82e 	bl	8000b24 <__aeabi_dcmplt>
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d04a      	beq.n	8003b62 <_dtoa_r+0x21a>
 8003acc:	2300      	movs	r3, #0
 8003ace:	3f01      	subs	r7, #1
 8003ad0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003ad2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003ad4:	1b9b      	subs	r3, r3, r6
 8003ad6:	1e5a      	subs	r2, r3, #1
 8003ad8:	bf46      	itte	mi
 8003ada:	f1c3 0801 	rsbmi	r8, r3, #1
 8003ade:	2300      	movmi	r3, #0
 8003ae0:	f04f 0800 	movpl.w	r8, #0
 8003ae4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ae6:	bf48      	it	mi
 8003ae8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003aea:	2f00      	cmp	r7, #0
 8003aec:	db3b      	blt.n	8003b66 <_dtoa_r+0x21e>
 8003aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003af0:	970e      	str	r7, [sp, #56]	@ 0x38
 8003af2:	443b      	add	r3, r7
 8003af4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003af6:	2300      	movs	r3, #0
 8003af8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003afa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003afc:	2b09      	cmp	r3, #9
 8003afe:	d866      	bhi.n	8003bce <_dtoa_r+0x286>
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	bfc4      	itt	gt
 8003b04:	3b04      	subgt	r3, #4
 8003b06:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003b08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003b0a:	bfc8      	it	gt
 8003b0c:	2400      	movgt	r4, #0
 8003b0e:	f1a3 0302 	sub.w	r3, r3, #2
 8003b12:	bfd8      	it	le
 8003b14:	2401      	movle	r4, #1
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d864      	bhi.n	8003be4 <_dtoa_r+0x29c>
 8003b1a:	e8df f003 	tbb	[pc, r3]
 8003b1e:	382b      	.short	0x382b
 8003b20:	5636      	.short	0x5636
 8003b22:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003b26:	441e      	add	r6, r3
 8003b28:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003b2c:	2b20      	cmp	r3, #32
 8003b2e:	bfc1      	itttt	gt
 8003b30:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003b34:	fa08 f803 	lslgt.w	r8, r8, r3
 8003b38:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003b3c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003b40:	bfd6      	itet	le
 8003b42:	f1c3 0320 	rsble	r3, r3, #32
 8003b46:	ea48 0003 	orrgt.w	r0, r8, r3
 8003b4a:	fa04 f003 	lslle.w	r0, r4, r3
 8003b4e:	f7fc fcfd 	bl	800054c <__aeabi_ui2d>
 8003b52:	2201      	movs	r2, #1
 8003b54:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003b58:	3e01      	subs	r6, #1
 8003b5a:	9212      	str	r2, [sp, #72]	@ 0x48
 8003b5c:	e775      	b.n	8003a4a <_dtoa_r+0x102>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e7b6      	b.n	8003ad0 <_dtoa_r+0x188>
 8003b62:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003b64:	e7b5      	b.n	8003ad2 <_dtoa_r+0x18a>
 8003b66:	427b      	negs	r3, r7
 8003b68:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	eba8 0807 	sub.w	r8, r8, r7
 8003b70:	930e      	str	r3, [sp, #56]	@ 0x38
 8003b72:	e7c2      	b.n	8003afa <_dtoa_r+0x1b2>
 8003b74:	2300      	movs	r3, #0
 8003b76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	dc35      	bgt.n	8003bea <_dtoa_r+0x2a2>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	461a      	mov	r2, r3
 8003b82:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003b86:	9221      	str	r2, [sp, #132]	@ 0x84
 8003b88:	e00b      	b.n	8003ba2 <_dtoa_r+0x25a>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e7f3      	b.n	8003b76 <_dtoa_r+0x22e>
 8003b8e:	2300      	movs	r3, #0
 8003b90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	9308      	str	r3, [sp, #32]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	9307      	str	r3, [sp, #28]
 8003b9e:	bfb8      	it	lt
 8003ba0:	2301      	movlt	r3, #1
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003baa:	f102 0514 	add.w	r5, r2, #20
 8003bae:	429d      	cmp	r5, r3
 8003bb0:	d91f      	bls.n	8003bf2 <_dtoa_r+0x2aa>
 8003bb2:	6041      	str	r1, [r0, #4]
 8003bb4:	4658      	mov	r0, fp
 8003bb6:	f000 ff45 	bl	8004a44 <_Balloc>
 8003bba:	4682      	mov	sl, r0
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	d139      	bne.n	8003c34 <_dtoa_r+0x2ec>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8003bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c30 <_dtoa_r+0x2e8>)
 8003bc8:	e6d2      	b.n	8003970 <_dtoa_r+0x28>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e7e0      	b.n	8003b90 <_dtoa_r+0x248>
 8003bce:	2401      	movs	r4, #1
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003bd4:	9320      	str	r3, [sp, #128]	@ 0x80
 8003bd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bda:	2200      	movs	r2, #0
 8003bdc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003be0:	2312      	movs	r3, #18
 8003be2:	e7d0      	b.n	8003b86 <_dtoa_r+0x23e>
 8003be4:	2301      	movs	r3, #1
 8003be6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003be8:	e7f5      	b.n	8003bd6 <_dtoa_r+0x28e>
 8003bea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003bec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003bf0:	e7d7      	b.n	8003ba2 <_dtoa_r+0x25a>
 8003bf2:	3101      	adds	r1, #1
 8003bf4:	0052      	lsls	r2, r2, #1
 8003bf6:	e7d8      	b.n	8003baa <_dtoa_r+0x262>
 8003bf8:	636f4361 	.word	0x636f4361
 8003bfc:	3fd287a7 	.word	0x3fd287a7
 8003c00:	8b60c8b3 	.word	0x8b60c8b3
 8003c04:	3fc68a28 	.word	0x3fc68a28
 8003c08:	509f79fb 	.word	0x509f79fb
 8003c0c:	3fd34413 	.word	0x3fd34413
 8003c10:	08005a63 	.word	0x08005a63
 8003c14:	08005a7a 	.word	0x08005a7a
 8003c18:	7ff00000 	.word	0x7ff00000
 8003c1c:	08005a5f 	.word	0x08005a5f
 8003c20:	08005a33 	.word	0x08005a33
 8003c24:	08005a32 	.word	0x08005a32
 8003c28:	3ff80000 	.word	0x3ff80000
 8003c2c:	08005b88 	.word	0x08005b88
 8003c30:	08005ad2 	.word	0x08005ad2
 8003c34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003c38:	6018      	str	r0, [r3, #0]
 8003c3a:	9b07      	ldr	r3, [sp, #28]
 8003c3c:	2b0e      	cmp	r3, #14
 8003c3e:	f200 80a4 	bhi.w	8003d8a <_dtoa_r+0x442>
 8003c42:	2c00      	cmp	r4, #0
 8003c44:	f000 80a1 	beq.w	8003d8a <_dtoa_r+0x442>
 8003c48:	2f00      	cmp	r7, #0
 8003c4a:	dd33      	ble.n	8003cb4 <_dtoa_r+0x36c>
 8003c4c:	4b86      	ldr	r3, [pc, #536]	@ (8003e68 <_dtoa_r+0x520>)
 8003c4e:	f007 020f 	and.w	r2, r7, #15
 8003c52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c56:	05f8      	lsls	r0, r7, #23
 8003c58:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c5c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003c60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003c64:	d516      	bpl.n	8003c94 <_dtoa_r+0x34c>
 8003c66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003c6a:	4b80      	ldr	r3, [pc, #512]	@ (8003e6c <_dtoa_r+0x524>)
 8003c6c:	2603      	movs	r6, #3
 8003c6e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c72:	f7fc fe0f 	bl	8000894 <__aeabi_ddiv>
 8003c76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c7a:	f004 040f 	and.w	r4, r4, #15
 8003c7e:	4d7b      	ldr	r5, [pc, #492]	@ (8003e6c <_dtoa_r+0x524>)
 8003c80:	b954      	cbnz	r4, 8003c98 <_dtoa_r+0x350>
 8003c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c8a:	f7fc fe03 	bl	8000894 <__aeabi_ddiv>
 8003c8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c92:	e028      	b.n	8003ce6 <_dtoa_r+0x39e>
 8003c94:	2602      	movs	r6, #2
 8003c96:	e7f2      	b.n	8003c7e <_dtoa_r+0x336>
 8003c98:	07e1      	lsls	r1, r4, #31
 8003c9a:	d508      	bpl.n	8003cae <_dtoa_r+0x366>
 8003c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ca0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003ca4:	f7fc fccc 	bl	8000640 <__aeabi_dmul>
 8003ca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cac:	3601      	adds	r6, #1
 8003cae:	1064      	asrs	r4, r4, #1
 8003cb0:	3508      	adds	r5, #8
 8003cb2:	e7e5      	b.n	8003c80 <_dtoa_r+0x338>
 8003cb4:	f000 80d2 	beq.w	8003e5c <_dtoa_r+0x514>
 8003cb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003cbc:	427c      	negs	r4, r7
 8003cbe:	4b6a      	ldr	r3, [pc, #424]	@ (8003e68 <_dtoa_r+0x520>)
 8003cc0:	f004 020f 	and.w	r2, r4, #15
 8003cc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	f7fc fcb8 	bl	8000640 <__aeabi_dmul>
 8003cd0:	2602      	movs	r6, #2
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cd8:	4d64      	ldr	r5, [pc, #400]	@ (8003e6c <_dtoa_r+0x524>)
 8003cda:	1124      	asrs	r4, r4, #4
 8003cdc:	2c00      	cmp	r4, #0
 8003cde:	f040 80b2 	bne.w	8003e46 <_dtoa_r+0x4fe>
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1d3      	bne.n	8003c8e <_dtoa_r+0x346>
 8003ce6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003cea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 80b7 	beq.w	8003e60 <_dtoa_r+0x518>
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	4b5d      	ldr	r3, [pc, #372]	@ (8003e70 <_dtoa_r+0x528>)
 8003cfa:	f7fc ff13 	bl	8000b24 <__aeabi_dcmplt>
 8003cfe:	2800      	cmp	r0, #0
 8003d00:	f000 80ae 	beq.w	8003e60 <_dtoa_r+0x518>
 8003d04:	9b07      	ldr	r3, [sp, #28]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 80aa 	beq.w	8003e60 <_dtoa_r+0x518>
 8003d0c:	9b08      	ldr	r3, [sp, #32]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	dd37      	ble.n	8003d82 <_dtoa_r+0x43a>
 8003d12:	1e7b      	subs	r3, r7, #1
 8003d14:	4620      	mov	r0, r4
 8003d16:	9304      	str	r3, [sp, #16]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	4629      	mov	r1, r5
 8003d1c:	4b55      	ldr	r3, [pc, #340]	@ (8003e74 <_dtoa_r+0x52c>)
 8003d1e:	f7fc fc8f 	bl	8000640 <__aeabi_dmul>
 8003d22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d26:	9c08      	ldr	r4, [sp, #32]
 8003d28:	3601      	adds	r6, #1
 8003d2a:	4630      	mov	r0, r6
 8003d2c:	f7fc fc1e 	bl	800056c <__aeabi_i2d>
 8003d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d34:	f7fc fc84 	bl	8000640 <__aeabi_dmul>
 8003d38:	2200      	movs	r2, #0
 8003d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8003e78 <_dtoa_r+0x530>)
 8003d3c:	f7fc faca 	bl	80002d4 <__adddf3>
 8003d40:	4605      	mov	r5, r0
 8003d42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003d46:	2c00      	cmp	r4, #0
 8003d48:	f040 809a 	bne.w	8003e80 <_dtoa_r+0x538>
 8003d4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d50:	2200      	movs	r2, #0
 8003d52:	4b4a      	ldr	r3, [pc, #296]	@ (8003e7c <_dtoa_r+0x534>)
 8003d54:	f7fc fabc 	bl	80002d0 <__aeabi_dsub>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d60:	462a      	mov	r2, r5
 8003d62:	4633      	mov	r3, r6
 8003d64:	f7fc fefc 	bl	8000b60 <__aeabi_dcmpgt>
 8003d68:	2800      	cmp	r0, #0
 8003d6a:	f040 828e 	bne.w	800428a <_dtoa_r+0x942>
 8003d6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d72:	462a      	mov	r2, r5
 8003d74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003d78:	f7fc fed4 	bl	8000b24 <__aeabi_dcmplt>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	f040 8127 	bne.w	8003fd0 <_dtoa_r+0x688>
 8003d82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003d86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003d8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f2c0 8163 	blt.w	8004058 <_dtoa_r+0x710>
 8003d92:	2f0e      	cmp	r7, #14
 8003d94:	f300 8160 	bgt.w	8004058 <_dtoa_r+0x710>
 8003d98:	4b33      	ldr	r3, [pc, #204]	@ (8003e68 <_dtoa_r+0x520>)
 8003d9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003d9e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003da2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003da6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	da03      	bge.n	8003db4 <_dtoa_r+0x46c>
 8003dac:	9b07      	ldr	r3, [sp, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f340 8100 	ble.w	8003fb4 <_dtoa_r+0x66c>
 8003db4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003db8:	4656      	mov	r6, sl
 8003dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	4629      	mov	r1, r5
 8003dc2:	f7fc fd67 	bl	8000894 <__aeabi_ddiv>
 8003dc6:	f7fc feeb 	bl	8000ba0 <__aeabi_d2iz>
 8003dca:	4680      	mov	r8, r0
 8003dcc:	f7fc fbce 	bl	800056c <__aeabi_i2d>
 8003dd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dd4:	f7fc fc34 	bl	8000640 <__aeabi_dmul>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4620      	mov	r0, r4
 8003dde:	4629      	mov	r1, r5
 8003de0:	f7fc fa76 	bl	80002d0 <__aeabi_dsub>
 8003de4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003de8:	9d07      	ldr	r5, [sp, #28]
 8003dea:	f806 4b01 	strb.w	r4, [r6], #1
 8003dee:	eba6 040a 	sub.w	r4, r6, sl
 8003df2:	42a5      	cmp	r5, r4
 8003df4:	4602      	mov	r2, r0
 8003df6:	460b      	mov	r3, r1
 8003df8:	f040 8116 	bne.w	8004028 <_dtoa_r+0x6e0>
 8003dfc:	f7fc fa6a 	bl	80002d4 <__adddf3>
 8003e00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e04:	4604      	mov	r4, r0
 8003e06:	460d      	mov	r5, r1
 8003e08:	f7fc feaa 	bl	8000b60 <__aeabi_dcmpgt>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	f040 80f8 	bne.w	8004002 <_dtoa_r+0x6ba>
 8003e12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e16:	4620      	mov	r0, r4
 8003e18:	4629      	mov	r1, r5
 8003e1a:	f7fc fe79 	bl	8000b10 <__aeabi_dcmpeq>
 8003e1e:	b118      	cbz	r0, 8003e28 <_dtoa_r+0x4e0>
 8003e20:	f018 0f01 	tst.w	r8, #1
 8003e24:	f040 80ed 	bne.w	8004002 <_dtoa_r+0x6ba>
 8003e28:	4649      	mov	r1, r9
 8003e2a:	4658      	mov	r0, fp
 8003e2c:	f000 fe4a 	bl	8004ac4 <_Bfree>
 8003e30:	2300      	movs	r3, #0
 8003e32:	7033      	strb	r3, [r6, #0]
 8003e34:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003e36:	3701      	adds	r7, #1
 8003e38:	601f      	str	r7, [r3, #0]
 8003e3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 8320 	beq.w	8004482 <_dtoa_r+0xb3a>
 8003e42:	601e      	str	r6, [r3, #0]
 8003e44:	e31d      	b.n	8004482 <_dtoa_r+0xb3a>
 8003e46:	07e2      	lsls	r2, r4, #31
 8003e48:	d505      	bpl.n	8003e56 <_dtoa_r+0x50e>
 8003e4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003e4e:	f7fc fbf7 	bl	8000640 <__aeabi_dmul>
 8003e52:	2301      	movs	r3, #1
 8003e54:	3601      	adds	r6, #1
 8003e56:	1064      	asrs	r4, r4, #1
 8003e58:	3508      	adds	r5, #8
 8003e5a:	e73f      	b.n	8003cdc <_dtoa_r+0x394>
 8003e5c:	2602      	movs	r6, #2
 8003e5e:	e742      	b.n	8003ce6 <_dtoa_r+0x39e>
 8003e60:	9c07      	ldr	r4, [sp, #28]
 8003e62:	9704      	str	r7, [sp, #16]
 8003e64:	e761      	b.n	8003d2a <_dtoa_r+0x3e2>
 8003e66:	bf00      	nop
 8003e68:	08005b88 	.word	0x08005b88
 8003e6c:	08005b60 	.word	0x08005b60
 8003e70:	3ff00000 	.word	0x3ff00000
 8003e74:	40240000 	.word	0x40240000
 8003e78:	401c0000 	.word	0x401c0000
 8003e7c:	40140000 	.word	0x40140000
 8003e80:	4b70      	ldr	r3, [pc, #448]	@ (8004044 <_dtoa_r+0x6fc>)
 8003e82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003e84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003e88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003e8c:	4454      	add	r4, sl
 8003e8e:	2900      	cmp	r1, #0
 8003e90:	d045      	beq.n	8003f1e <_dtoa_r+0x5d6>
 8003e92:	2000      	movs	r0, #0
 8003e94:	496c      	ldr	r1, [pc, #432]	@ (8004048 <_dtoa_r+0x700>)
 8003e96:	f7fc fcfd 	bl	8000894 <__aeabi_ddiv>
 8003e9a:	4633      	mov	r3, r6
 8003e9c:	462a      	mov	r2, r5
 8003e9e:	f7fc fa17 	bl	80002d0 <__aeabi_dsub>
 8003ea2:	4656      	mov	r6, sl
 8003ea4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003ea8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003eac:	f7fc fe78 	bl	8000ba0 <__aeabi_d2iz>
 8003eb0:	4605      	mov	r5, r0
 8003eb2:	f7fc fb5b 	bl	800056c <__aeabi_i2d>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	460b      	mov	r3, r1
 8003eba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ebe:	f7fc fa07 	bl	80002d0 <__aeabi_dsub>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	3530      	adds	r5, #48	@ 0x30
 8003ec8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ecc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003ed0:	f806 5b01 	strb.w	r5, [r6], #1
 8003ed4:	f7fc fe26 	bl	8000b24 <__aeabi_dcmplt>
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d163      	bne.n	8003fa4 <_dtoa_r+0x65c>
 8003edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ee0:	2000      	movs	r0, #0
 8003ee2:	495a      	ldr	r1, [pc, #360]	@ (800404c <_dtoa_r+0x704>)
 8003ee4:	f7fc f9f4 	bl	80002d0 <__aeabi_dsub>
 8003ee8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003eec:	f7fc fe1a 	bl	8000b24 <__aeabi_dcmplt>
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	f040 8087 	bne.w	8004004 <_dtoa_r+0x6bc>
 8003ef6:	42a6      	cmp	r6, r4
 8003ef8:	f43f af43 	beq.w	8003d82 <_dtoa_r+0x43a>
 8003efc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003f00:	2200      	movs	r2, #0
 8003f02:	4b53      	ldr	r3, [pc, #332]	@ (8004050 <_dtoa_r+0x708>)
 8003f04:	f7fc fb9c 	bl	8000640 <__aeabi_dmul>
 8003f08:	2200      	movs	r2, #0
 8003f0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f12:	4b4f      	ldr	r3, [pc, #316]	@ (8004050 <_dtoa_r+0x708>)
 8003f14:	f7fc fb94 	bl	8000640 <__aeabi_dmul>
 8003f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f1c:	e7c4      	b.n	8003ea8 <_dtoa_r+0x560>
 8003f1e:	4631      	mov	r1, r6
 8003f20:	4628      	mov	r0, r5
 8003f22:	f7fc fb8d 	bl	8000640 <__aeabi_dmul>
 8003f26:	4656      	mov	r6, sl
 8003f28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003f2c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f32:	f7fc fe35 	bl	8000ba0 <__aeabi_d2iz>
 8003f36:	4605      	mov	r5, r0
 8003f38:	f7fc fb18 	bl	800056c <__aeabi_i2d>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f44:	f7fc f9c4 	bl	80002d0 <__aeabi_dsub>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	3530      	adds	r5, #48	@ 0x30
 8003f4e:	f806 5b01 	strb.w	r5, [r6], #1
 8003f52:	42a6      	cmp	r6, r4
 8003f54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	d124      	bne.n	8003fa8 <_dtoa_r+0x660>
 8003f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003f62:	4b39      	ldr	r3, [pc, #228]	@ (8004048 <_dtoa_r+0x700>)
 8003f64:	f7fc f9b6 	bl	80002d4 <__adddf3>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f70:	f7fc fdf6 	bl	8000b60 <__aeabi_dcmpgt>
 8003f74:	2800      	cmp	r0, #0
 8003f76:	d145      	bne.n	8004004 <_dtoa_r+0x6bc>
 8003f78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	4932      	ldr	r1, [pc, #200]	@ (8004048 <_dtoa_r+0x700>)
 8003f80:	f7fc f9a6 	bl	80002d0 <__aeabi_dsub>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f8c:	f7fc fdca 	bl	8000b24 <__aeabi_dcmplt>
 8003f90:	2800      	cmp	r0, #0
 8003f92:	f43f aef6 	beq.w	8003d82 <_dtoa_r+0x43a>
 8003f96:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003f98:	1e73      	subs	r3, r6, #1
 8003f9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003f9c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003fa0:	2b30      	cmp	r3, #48	@ 0x30
 8003fa2:	d0f8      	beq.n	8003f96 <_dtoa_r+0x64e>
 8003fa4:	9f04      	ldr	r7, [sp, #16]
 8003fa6:	e73f      	b.n	8003e28 <_dtoa_r+0x4e0>
 8003fa8:	4b29      	ldr	r3, [pc, #164]	@ (8004050 <_dtoa_r+0x708>)
 8003faa:	f7fc fb49 	bl	8000640 <__aeabi_dmul>
 8003fae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003fb2:	e7bc      	b.n	8003f2e <_dtoa_r+0x5e6>
 8003fb4:	d10c      	bne.n	8003fd0 <_dtoa_r+0x688>
 8003fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	4b25      	ldr	r3, [pc, #148]	@ (8004054 <_dtoa_r+0x70c>)
 8003fbe:	f7fc fb3f 	bl	8000640 <__aeabi_dmul>
 8003fc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fc6:	f7fc fdc1 	bl	8000b4c <__aeabi_dcmpge>
 8003fca:	2800      	cmp	r0, #0
 8003fcc:	f000 815b 	beq.w	8004286 <_dtoa_r+0x93e>
 8003fd0:	2400      	movs	r4, #0
 8003fd2:	4625      	mov	r5, r4
 8003fd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003fd6:	4656      	mov	r6, sl
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	9304      	str	r3, [sp, #16]
 8003fdc:	2700      	movs	r7, #0
 8003fde:	4621      	mov	r1, r4
 8003fe0:	4658      	mov	r0, fp
 8003fe2:	f000 fd6f 	bl	8004ac4 <_Bfree>
 8003fe6:	2d00      	cmp	r5, #0
 8003fe8:	d0dc      	beq.n	8003fa4 <_dtoa_r+0x65c>
 8003fea:	b12f      	cbz	r7, 8003ff8 <_dtoa_r+0x6b0>
 8003fec:	42af      	cmp	r7, r5
 8003fee:	d003      	beq.n	8003ff8 <_dtoa_r+0x6b0>
 8003ff0:	4639      	mov	r1, r7
 8003ff2:	4658      	mov	r0, fp
 8003ff4:	f000 fd66 	bl	8004ac4 <_Bfree>
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	4658      	mov	r0, fp
 8003ffc:	f000 fd62 	bl	8004ac4 <_Bfree>
 8004000:	e7d0      	b.n	8003fa4 <_dtoa_r+0x65c>
 8004002:	9704      	str	r7, [sp, #16]
 8004004:	4633      	mov	r3, r6
 8004006:	461e      	mov	r6, r3
 8004008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800400c:	2a39      	cmp	r2, #57	@ 0x39
 800400e:	d107      	bne.n	8004020 <_dtoa_r+0x6d8>
 8004010:	459a      	cmp	sl, r3
 8004012:	d1f8      	bne.n	8004006 <_dtoa_r+0x6be>
 8004014:	9a04      	ldr	r2, [sp, #16]
 8004016:	3201      	adds	r2, #1
 8004018:	9204      	str	r2, [sp, #16]
 800401a:	2230      	movs	r2, #48	@ 0x30
 800401c:	f88a 2000 	strb.w	r2, [sl]
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	3201      	adds	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	e7bd      	b.n	8003fa4 <_dtoa_r+0x65c>
 8004028:	2200      	movs	r2, #0
 800402a:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <_dtoa_r+0x708>)
 800402c:	f7fc fb08 	bl	8000640 <__aeabi_dmul>
 8004030:	2200      	movs	r2, #0
 8004032:	2300      	movs	r3, #0
 8004034:	4604      	mov	r4, r0
 8004036:	460d      	mov	r5, r1
 8004038:	f7fc fd6a 	bl	8000b10 <__aeabi_dcmpeq>
 800403c:	2800      	cmp	r0, #0
 800403e:	f43f aebc 	beq.w	8003dba <_dtoa_r+0x472>
 8004042:	e6f1      	b.n	8003e28 <_dtoa_r+0x4e0>
 8004044:	08005b88 	.word	0x08005b88
 8004048:	3fe00000 	.word	0x3fe00000
 800404c:	3ff00000 	.word	0x3ff00000
 8004050:	40240000 	.word	0x40240000
 8004054:	40140000 	.word	0x40140000
 8004058:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800405a:	2a00      	cmp	r2, #0
 800405c:	f000 80db 	beq.w	8004216 <_dtoa_r+0x8ce>
 8004060:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004062:	2a01      	cmp	r2, #1
 8004064:	f300 80bf 	bgt.w	80041e6 <_dtoa_r+0x89e>
 8004068:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800406a:	2a00      	cmp	r2, #0
 800406c:	f000 80b7 	beq.w	80041de <_dtoa_r+0x896>
 8004070:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004074:	4646      	mov	r6, r8
 8004076:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004078:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800407a:	2101      	movs	r1, #1
 800407c:	441a      	add	r2, r3
 800407e:	4658      	mov	r0, fp
 8004080:	4498      	add	r8, r3
 8004082:	9209      	str	r2, [sp, #36]	@ 0x24
 8004084:	f000 fdd2 	bl	8004c2c <__i2b>
 8004088:	4605      	mov	r5, r0
 800408a:	b15e      	cbz	r6, 80040a4 <_dtoa_r+0x75c>
 800408c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800408e:	2b00      	cmp	r3, #0
 8004090:	dd08      	ble.n	80040a4 <_dtoa_r+0x75c>
 8004092:	42b3      	cmp	r3, r6
 8004094:	bfa8      	it	ge
 8004096:	4633      	movge	r3, r6
 8004098:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800409a:	eba8 0803 	sub.w	r8, r8, r3
 800409e:	1af6      	subs	r6, r6, r3
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80040a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040a6:	b1f3      	cbz	r3, 80040e6 <_dtoa_r+0x79e>
 80040a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f000 80b7 	beq.w	800421e <_dtoa_r+0x8d6>
 80040b0:	b18c      	cbz	r4, 80040d6 <_dtoa_r+0x78e>
 80040b2:	4629      	mov	r1, r5
 80040b4:	4622      	mov	r2, r4
 80040b6:	4658      	mov	r0, fp
 80040b8:	f000 fe76 	bl	8004da8 <__pow5mult>
 80040bc:	464a      	mov	r2, r9
 80040be:	4601      	mov	r1, r0
 80040c0:	4605      	mov	r5, r0
 80040c2:	4658      	mov	r0, fp
 80040c4:	f000 fdc8 	bl	8004c58 <__multiply>
 80040c8:	4649      	mov	r1, r9
 80040ca:	9004      	str	r0, [sp, #16]
 80040cc:	4658      	mov	r0, fp
 80040ce:	f000 fcf9 	bl	8004ac4 <_Bfree>
 80040d2:	9b04      	ldr	r3, [sp, #16]
 80040d4:	4699      	mov	r9, r3
 80040d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040d8:	1b1a      	subs	r2, r3, r4
 80040da:	d004      	beq.n	80040e6 <_dtoa_r+0x79e>
 80040dc:	4649      	mov	r1, r9
 80040de:	4658      	mov	r0, fp
 80040e0:	f000 fe62 	bl	8004da8 <__pow5mult>
 80040e4:	4681      	mov	r9, r0
 80040e6:	2101      	movs	r1, #1
 80040e8:	4658      	mov	r0, fp
 80040ea:	f000 fd9f 	bl	8004c2c <__i2b>
 80040ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80040f0:	4604      	mov	r4, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 81c9 	beq.w	800448a <_dtoa_r+0xb42>
 80040f8:	461a      	mov	r2, r3
 80040fa:	4601      	mov	r1, r0
 80040fc:	4658      	mov	r0, fp
 80040fe:	f000 fe53 	bl	8004da8 <__pow5mult>
 8004102:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004104:	4604      	mov	r4, r0
 8004106:	2b01      	cmp	r3, #1
 8004108:	f300 808f 	bgt.w	800422a <_dtoa_r+0x8e2>
 800410c:	9b02      	ldr	r3, [sp, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	f040 8087 	bne.w	8004222 <_dtoa_r+0x8da>
 8004114:	9b03      	ldr	r3, [sp, #12]
 8004116:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800411a:	2b00      	cmp	r3, #0
 800411c:	f040 8083 	bne.w	8004226 <_dtoa_r+0x8de>
 8004120:	9b03      	ldr	r3, [sp, #12]
 8004122:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004126:	0d1b      	lsrs	r3, r3, #20
 8004128:	051b      	lsls	r3, r3, #20
 800412a:	b12b      	cbz	r3, 8004138 <_dtoa_r+0x7f0>
 800412c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800412e:	f108 0801 	add.w	r8, r8, #1
 8004132:	3301      	adds	r3, #1
 8004134:	9309      	str	r3, [sp, #36]	@ 0x24
 8004136:	2301      	movs	r3, #1
 8004138:	930a      	str	r3, [sp, #40]	@ 0x28
 800413a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 81aa 	beq.w	8004496 <_dtoa_r+0xb4e>
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004148:	6918      	ldr	r0, [r3, #16]
 800414a:	f000 fd23 	bl	8004b94 <__hi0bits>
 800414e:	f1c0 0020 	rsb	r0, r0, #32
 8004152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004154:	4418      	add	r0, r3
 8004156:	f010 001f 	ands.w	r0, r0, #31
 800415a:	d071      	beq.n	8004240 <_dtoa_r+0x8f8>
 800415c:	f1c0 0320 	rsb	r3, r0, #32
 8004160:	2b04      	cmp	r3, #4
 8004162:	dd65      	ble.n	8004230 <_dtoa_r+0x8e8>
 8004164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004166:	f1c0 001c 	rsb	r0, r0, #28
 800416a:	4403      	add	r3, r0
 800416c:	4480      	add	r8, r0
 800416e:	4406      	add	r6, r0
 8004170:	9309      	str	r3, [sp, #36]	@ 0x24
 8004172:	f1b8 0f00 	cmp.w	r8, #0
 8004176:	dd05      	ble.n	8004184 <_dtoa_r+0x83c>
 8004178:	4649      	mov	r1, r9
 800417a:	4642      	mov	r2, r8
 800417c:	4658      	mov	r0, fp
 800417e:	f000 fe6d 	bl	8004e5c <__lshift>
 8004182:	4681      	mov	r9, r0
 8004184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004186:	2b00      	cmp	r3, #0
 8004188:	dd05      	ble.n	8004196 <_dtoa_r+0x84e>
 800418a:	4621      	mov	r1, r4
 800418c:	461a      	mov	r2, r3
 800418e:	4658      	mov	r0, fp
 8004190:	f000 fe64 	bl	8004e5c <__lshift>
 8004194:	4604      	mov	r4, r0
 8004196:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004198:	2b00      	cmp	r3, #0
 800419a:	d053      	beq.n	8004244 <_dtoa_r+0x8fc>
 800419c:	4621      	mov	r1, r4
 800419e:	4648      	mov	r0, r9
 80041a0:	f000 fec8 	bl	8004f34 <__mcmp>
 80041a4:	2800      	cmp	r0, #0
 80041a6:	da4d      	bge.n	8004244 <_dtoa_r+0x8fc>
 80041a8:	1e7b      	subs	r3, r7, #1
 80041aa:	4649      	mov	r1, r9
 80041ac:	9304      	str	r3, [sp, #16]
 80041ae:	220a      	movs	r2, #10
 80041b0:	2300      	movs	r3, #0
 80041b2:	4658      	mov	r0, fp
 80041b4:	f000 fca8 	bl	8004b08 <__multadd>
 80041b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041ba:	4681      	mov	r9, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 816c 	beq.w	800449a <_dtoa_r+0xb52>
 80041c2:	2300      	movs	r3, #0
 80041c4:	4629      	mov	r1, r5
 80041c6:	220a      	movs	r2, #10
 80041c8:	4658      	mov	r0, fp
 80041ca:	f000 fc9d 	bl	8004b08 <__multadd>
 80041ce:	9b08      	ldr	r3, [sp, #32]
 80041d0:	4605      	mov	r5, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	dc61      	bgt.n	800429a <_dtoa_r+0x952>
 80041d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80041d8:	2b02      	cmp	r3, #2
 80041da:	dc3b      	bgt.n	8004254 <_dtoa_r+0x90c>
 80041dc:	e05d      	b.n	800429a <_dtoa_r+0x952>
 80041de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041e0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80041e4:	e746      	b.n	8004074 <_dtoa_r+0x72c>
 80041e6:	9b07      	ldr	r3, [sp, #28]
 80041e8:	1e5c      	subs	r4, r3, #1
 80041ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80041ec:	42a3      	cmp	r3, r4
 80041ee:	bfbf      	itttt	lt
 80041f0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80041f2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80041f4:	1ae3      	sublt	r3, r4, r3
 80041f6:	18d2      	addlt	r2, r2, r3
 80041f8:	bfa8      	it	ge
 80041fa:	1b1c      	subge	r4, r3, r4
 80041fc:	9b07      	ldr	r3, [sp, #28]
 80041fe:	bfbe      	ittt	lt
 8004200:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004202:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004204:	2400      	movlt	r4, #0
 8004206:	2b00      	cmp	r3, #0
 8004208:	bfb5      	itete	lt
 800420a:	eba8 0603 	sublt.w	r6, r8, r3
 800420e:	4646      	movge	r6, r8
 8004210:	2300      	movlt	r3, #0
 8004212:	9b07      	ldrge	r3, [sp, #28]
 8004214:	e730      	b.n	8004078 <_dtoa_r+0x730>
 8004216:	4646      	mov	r6, r8
 8004218:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800421a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800421c:	e735      	b.n	800408a <_dtoa_r+0x742>
 800421e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004220:	e75c      	b.n	80040dc <_dtoa_r+0x794>
 8004222:	2300      	movs	r3, #0
 8004224:	e788      	b.n	8004138 <_dtoa_r+0x7f0>
 8004226:	9b02      	ldr	r3, [sp, #8]
 8004228:	e786      	b.n	8004138 <_dtoa_r+0x7f0>
 800422a:	2300      	movs	r3, #0
 800422c:	930a      	str	r3, [sp, #40]	@ 0x28
 800422e:	e788      	b.n	8004142 <_dtoa_r+0x7fa>
 8004230:	d09f      	beq.n	8004172 <_dtoa_r+0x82a>
 8004232:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004234:	331c      	adds	r3, #28
 8004236:	441a      	add	r2, r3
 8004238:	4498      	add	r8, r3
 800423a:	441e      	add	r6, r3
 800423c:	9209      	str	r2, [sp, #36]	@ 0x24
 800423e:	e798      	b.n	8004172 <_dtoa_r+0x82a>
 8004240:	4603      	mov	r3, r0
 8004242:	e7f6      	b.n	8004232 <_dtoa_r+0x8ea>
 8004244:	9b07      	ldr	r3, [sp, #28]
 8004246:	9704      	str	r7, [sp, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	dc20      	bgt.n	800428e <_dtoa_r+0x946>
 800424c:	9308      	str	r3, [sp, #32]
 800424e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004250:	2b02      	cmp	r3, #2
 8004252:	dd1e      	ble.n	8004292 <_dtoa_r+0x94a>
 8004254:	9b08      	ldr	r3, [sp, #32]
 8004256:	2b00      	cmp	r3, #0
 8004258:	f47f aebc 	bne.w	8003fd4 <_dtoa_r+0x68c>
 800425c:	4621      	mov	r1, r4
 800425e:	2205      	movs	r2, #5
 8004260:	4658      	mov	r0, fp
 8004262:	f000 fc51 	bl	8004b08 <__multadd>
 8004266:	4601      	mov	r1, r0
 8004268:	4604      	mov	r4, r0
 800426a:	4648      	mov	r0, r9
 800426c:	f000 fe62 	bl	8004f34 <__mcmp>
 8004270:	2800      	cmp	r0, #0
 8004272:	f77f aeaf 	ble.w	8003fd4 <_dtoa_r+0x68c>
 8004276:	2331      	movs	r3, #49	@ 0x31
 8004278:	4656      	mov	r6, sl
 800427a:	f806 3b01 	strb.w	r3, [r6], #1
 800427e:	9b04      	ldr	r3, [sp, #16]
 8004280:	3301      	adds	r3, #1
 8004282:	9304      	str	r3, [sp, #16]
 8004284:	e6aa      	b.n	8003fdc <_dtoa_r+0x694>
 8004286:	9c07      	ldr	r4, [sp, #28]
 8004288:	9704      	str	r7, [sp, #16]
 800428a:	4625      	mov	r5, r4
 800428c:	e7f3      	b.n	8004276 <_dtoa_r+0x92e>
 800428e:	9b07      	ldr	r3, [sp, #28]
 8004290:	9308      	str	r3, [sp, #32]
 8004292:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 8104 	beq.w	80044a2 <_dtoa_r+0xb5a>
 800429a:	2e00      	cmp	r6, #0
 800429c:	dd05      	ble.n	80042aa <_dtoa_r+0x962>
 800429e:	4629      	mov	r1, r5
 80042a0:	4632      	mov	r2, r6
 80042a2:	4658      	mov	r0, fp
 80042a4:	f000 fdda 	bl	8004e5c <__lshift>
 80042a8:	4605      	mov	r5, r0
 80042aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d05a      	beq.n	8004366 <_dtoa_r+0xa1e>
 80042b0:	4658      	mov	r0, fp
 80042b2:	6869      	ldr	r1, [r5, #4]
 80042b4:	f000 fbc6 	bl	8004a44 <_Balloc>
 80042b8:	4606      	mov	r6, r0
 80042ba:	b928      	cbnz	r0, 80042c8 <_dtoa_r+0x980>
 80042bc:	4602      	mov	r2, r0
 80042be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80042c2:	4b83      	ldr	r3, [pc, #524]	@ (80044d0 <_dtoa_r+0xb88>)
 80042c4:	f7ff bb54 	b.w	8003970 <_dtoa_r+0x28>
 80042c8:	692a      	ldr	r2, [r5, #16]
 80042ca:	f105 010c 	add.w	r1, r5, #12
 80042ce:	3202      	adds	r2, #2
 80042d0:	0092      	lsls	r2, r2, #2
 80042d2:	300c      	adds	r0, #12
 80042d4:	f001 f818 	bl	8005308 <memcpy>
 80042d8:	2201      	movs	r2, #1
 80042da:	4631      	mov	r1, r6
 80042dc:	4658      	mov	r0, fp
 80042de:	f000 fdbd 	bl	8004e5c <__lshift>
 80042e2:	462f      	mov	r7, r5
 80042e4:	4605      	mov	r5, r0
 80042e6:	f10a 0301 	add.w	r3, sl, #1
 80042ea:	9307      	str	r3, [sp, #28]
 80042ec:	9b08      	ldr	r3, [sp, #32]
 80042ee:	4453      	add	r3, sl
 80042f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042f2:	9b02      	ldr	r3, [sp, #8]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80042fa:	9b07      	ldr	r3, [sp, #28]
 80042fc:	4621      	mov	r1, r4
 80042fe:	3b01      	subs	r3, #1
 8004300:	4648      	mov	r0, r9
 8004302:	9302      	str	r3, [sp, #8]
 8004304:	f7ff fa95 	bl	8003832 <quorem>
 8004308:	4639      	mov	r1, r7
 800430a:	9008      	str	r0, [sp, #32]
 800430c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004310:	4648      	mov	r0, r9
 8004312:	f000 fe0f 	bl	8004f34 <__mcmp>
 8004316:	462a      	mov	r2, r5
 8004318:	9009      	str	r0, [sp, #36]	@ 0x24
 800431a:	4621      	mov	r1, r4
 800431c:	4658      	mov	r0, fp
 800431e:	f000 fe25 	bl	8004f6c <__mdiff>
 8004322:	68c2      	ldr	r2, [r0, #12]
 8004324:	4606      	mov	r6, r0
 8004326:	bb02      	cbnz	r2, 800436a <_dtoa_r+0xa22>
 8004328:	4601      	mov	r1, r0
 800432a:	4648      	mov	r0, r9
 800432c:	f000 fe02 	bl	8004f34 <__mcmp>
 8004330:	4602      	mov	r2, r0
 8004332:	4631      	mov	r1, r6
 8004334:	4658      	mov	r0, fp
 8004336:	920c      	str	r2, [sp, #48]	@ 0x30
 8004338:	f000 fbc4 	bl	8004ac4 <_Bfree>
 800433c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800433e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004340:	9e07      	ldr	r6, [sp, #28]
 8004342:	ea43 0102 	orr.w	r1, r3, r2
 8004346:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004348:	4319      	orrs	r1, r3
 800434a:	d110      	bne.n	800436e <_dtoa_r+0xa26>
 800434c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004350:	d029      	beq.n	80043a6 <_dtoa_r+0xa5e>
 8004352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004354:	2b00      	cmp	r3, #0
 8004356:	dd02      	ble.n	800435e <_dtoa_r+0xa16>
 8004358:	9b08      	ldr	r3, [sp, #32]
 800435a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800435e:	9b02      	ldr	r3, [sp, #8]
 8004360:	f883 8000 	strb.w	r8, [r3]
 8004364:	e63b      	b.n	8003fde <_dtoa_r+0x696>
 8004366:	4628      	mov	r0, r5
 8004368:	e7bb      	b.n	80042e2 <_dtoa_r+0x99a>
 800436a:	2201      	movs	r2, #1
 800436c:	e7e1      	b.n	8004332 <_dtoa_r+0x9ea>
 800436e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004370:	2b00      	cmp	r3, #0
 8004372:	db04      	blt.n	800437e <_dtoa_r+0xa36>
 8004374:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004376:	430b      	orrs	r3, r1
 8004378:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800437a:	430b      	orrs	r3, r1
 800437c:	d120      	bne.n	80043c0 <_dtoa_r+0xa78>
 800437e:	2a00      	cmp	r2, #0
 8004380:	dded      	ble.n	800435e <_dtoa_r+0xa16>
 8004382:	4649      	mov	r1, r9
 8004384:	2201      	movs	r2, #1
 8004386:	4658      	mov	r0, fp
 8004388:	f000 fd68 	bl	8004e5c <__lshift>
 800438c:	4621      	mov	r1, r4
 800438e:	4681      	mov	r9, r0
 8004390:	f000 fdd0 	bl	8004f34 <__mcmp>
 8004394:	2800      	cmp	r0, #0
 8004396:	dc03      	bgt.n	80043a0 <_dtoa_r+0xa58>
 8004398:	d1e1      	bne.n	800435e <_dtoa_r+0xa16>
 800439a:	f018 0f01 	tst.w	r8, #1
 800439e:	d0de      	beq.n	800435e <_dtoa_r+0xa16>
 80043a0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80043a4:	d1d8      	bne.n	8004358 <_dtoa_r+0xa10>
 80043a6:	2339      	movs	r3, #57	@ 0x39
 80043a8:	9a02      	ldr	r2, [sp, #8]
 80043aa:	7013      	strb	r3, [r2, #0]
 80043ac:	4633      	mov	r3, r6
 80043ae:	461e      	mov	r6, r3
 80043b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80043b4:	3b01      	subs	r3, #1
 80043b6:	2a39      	cmp	r2, #57	@ 0x39
 80043b8:	d052      	beq.n	8004460 <_dtoa_r+0xb18>
 80043ba:	3201      	adds	r2, #1
 80043bc:	701a      	strb	r2, [r3, #0]
 80043be:	e60e      	b.n	8003fde <_dtoa_r+0x696>
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	dd07      	ble.n	80043d4 <_dtoa_r+0xa8c>
 80043c4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80043c8:	d0ed      	beq.n	80043a6 <_dtoa_r+0xa5e>
 80043ca:	9a02      	ldr	r2, [sp, #8]
 80043cc:	f108 0301 	add.w	r3, r8, #1
 80043d0:	7013      	strb	r3, [r2, #0]
 80043d2:	e604      	b.n	8003fde <_dtoa_r+0x696>
 80043d4:	9b07      	ldr	r3, [sp, #28]
 80043d6:	9a07      	ldr	r2, [sp, #28]
 80043d8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80043dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80043de:	4293      	cmp	r3, r2
 80043e0:	d028      	beq.n	8004434 <_dtoa_r+0xaec>
 80043e2:	4649      	mov	r1, r9
 80043e4:	2300      	movs	r3, #0
 80043e6:	220a      	movs	r2, #10
 80043e8:	4658      	mov	r0, fp
 80043ea:	f000 fb8d 	bl	8004b08 <__multadd>
 80043ee:	42af      	cmp	r7, r5
 80043f0:	4681      	mov	r9, r0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	f04f 020a 	mov.w	r2, #10
 80043fa:	4639      	mov	r1, r7
 80043fc:	4658      	mov	r0, fp
 80043fe:	d107      	bne.n	8004410 <_dtoa_r+0xac8>
 8004400:	f000 fb82 	bl	8004b08 <__multadd>
 8004404:	4607      	mov	r7, r0
 8004406:	4605      	mov	r5, r0
 8004408:	9b07      	ldr	r3, [sp, #28]
 800440a:	3301      	adds	r3, #1
 800440c:	9307      	str	r3, [sp, #28]
 800440e:	e774      	b.n	80042fa <_dtoa_r+0x9b2>
 8004410:	f000 fb7a 	bl	8004b08 <__multadd>
 8004414:	4629      	mov	r1, r5
 8004416:	4607      	mov	r7, r0
 8004418:	2300      	movs	r3, #0
 800441a:	220a      	movs	r2, #10
 800441c:	4658      	mov	r0, fp
 800441e:	f000 fb73 	bl	8004b08 <__multadd>
 8004422:	4605      	mov	r5, r0
 8004424:	e7f0      	b.n	8004408 <_dtoa_r+0xac0>
 8004426:	9b08      	ldr	r3, [sp, #32]
 8004428:	2700      	movs	r7, #0
 800442a:	2b00      	cmp	r3, #0
 800442c:	bfcc      	ite	gt
 800442e:	461e      	movgt	r6, r3
 8004430:	2601      	movle	r6, #1
 8004432:	4456      	add	r6, sl
 8004434:	4649      	mov	r1, r9
 8004436:	2201      	movs	r2, #1
 8004438:	4658      	mov	r0, fp
 800443a:	f000 fd0f 	bl	8004e5c <__lshift>
 800443e:	4621      	mov	r1, r4
 8004440:	4681      	mov	r9, r0
 8004442:	f000 fd77 	bl	8004f34 <__mcmp>
 8004446:	2800      	cmp	r0, #0
 8004448:	dcb0      	bgt.n	80043ac <_dtoa_r+0xa64>
 800444a:	d102      	bne.n	8004452 <_dtoa_r+0xb0a>
 800444c:	f018 0f01 	tst.w	r8, #1
 8004450:	d1ac      	bne.n	80043ac <_dtoa_r+0xa64>
 8004452:	4633      	mov	r3, r6
 8004454:	461e      	mov	r6, r3
 8004456:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800445a:	2a30      	cmp	r2, #48	@ 0x30
 800445c:	d0fa      	beq.n	8004454 <_dtoa_r+0xb0c>
 800445e:	e5be      	b.n	8003fde <_dtoa_r+0x696>
 8004460:	459a      	cmp	sl, r3
 8004462:	d1a4      	bne.n	80043ae <_dtoa_r+0xa66>
 8004464:	9b04      	ldr	r3, [sp, #16]
 8004466:	3301      	adds	r3, #1
 8004468:	9304      	str	r3, [sp, #16]
 800446a:	2331      	movs	r3, #49	@ 0x31
 800446c:	f88a 3000 	strb.w	r3, [sl]
 8004470:	e5b5      	b.n	8003fde <_dtoa_r+0x696>
 8004472:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004474:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80044d4 <_dtoa_r+0xb8c>
 8004478:	b11b      	cbz	r3, 8004482 <_dtoa_r+0xb3a>
 800447a:	f10a 0308 	add.w	r3, sl, #8
 800447e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	4650      	mov	r0, sl
 8004484:	b017      	add	sp, #92	@ 0x5c
 8004486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800448a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800448c:	2b01      	cmp	r3, #1
 800448e:	f77f ae3d 	ble.w	800410c <_dtoa_r+0x7c4>
 8004492:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004494:	930a      	str	r3, [sp, #40]	@ 0x28
 8004496:	2001      	movs	r0, #1
 8004498:	e65b      	b.n	8004152 <_dtoa_r+0x80a>
 800449a:	9b08      	ldr	r3, [sp, #32]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f77f aed6 	ble.w	800424e <_dtoa_r+0x906>
 80044a2:	4656      	mov	r6, sl
 80044a4:	4621      	mov	r1, r4
 80044a6:	4648      	mov	r0, r9
 80044a8:	f7ff f9c3 	bl	8003832 <quorem>
 80044ac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80044b0:	9b08      	ldr	r3, [sp, #32]
 80044b2:	f806 8b01 	strb.w	r8, [r6], #1
 80044b6:	eba6 020a 	sub.w	r2, r6, sl
 80044ba:	4293      	cmp	r3, r2
 80044bc:	ddb3      	ble.n	8004426 <_dtoa_r+0xade>
 80044be:	4649      	mov	r1, r9
 80044c0:	2300      	movs	r3, #0
 80044c2:	220a      	movs	r2, #10
 80044c4:	4658      	mov	r0, fp
 80044c6:	f000 fb1f 	bl	8004b08 <__multadd>
 80044ca:	4681      	mov	r9, r0
 80044cc:	e7ea      	b.n	80044a4 <_dtoa_r+0xb5c>
 80044ce:	bf00      	nop
 80044d0:	08005ad2 	.word	0x08005ad2
 80044d4:	08005a56 	.word	0x08005a56

080044d8 <__ssputs_r>:
 80044d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044dc:	461f      	mov	r7, r3
 80044de:	688e      	ldr	r6, [r1, #8]
 80044e0:	4682      	mov	sl, r0
 80044e2:	42be      	cmp	r6, r7
 80044e4:	460c      	mov	r4, r1
 80044e6:	4690      	mov	r8, r2
 80044e8:	680b      	ldr	r3, [r1, #0]
 80044ea:	d82d      	bhi.n	8004548 <__ssputs_r+0x70>
 80044ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80044f4:	d026      	beq.n	8004544 <__ssputs_r+0x6c>
 80044f6:	6965      	ldr	r5, [r4, #20]
 80044f8:	6909      	ldr	r1, [r1, #16]
 80044fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044fe:	eba3 0901 	sub.w	r9, r3, r1
 8004502:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004506:	1c7b      	adds	r3, r7, #1
 8004508:	444b      	add	r3, r9
 800450a:	106d      	asrs	r5, r5, #1
 800450c:	429d      	cmp	r5, r3
 800450e:	bf38      	it	cc
 8004510:	461d      	movcc	r5, r3
 8004512:	0553      	lsls	r3, r2, #21
 8004514:	d527      	bpl.n	8004566 <__ssputs_r+0x8e>
 8004516:	4629      	mov	r1, r5
 8004518:	f000 f960 	bl	80047dc <_malloc_r>
 800451c:	4606      	mov	r6, r0
 800451e:	b360      	cbz	r0, 800457a <__ssputs_r+0xa2>
 8004520:	464a      	mov	r2, r9
 8004522:	6921      	ldr	r1, [r4, #16]
 8004524:	f000 fef0 	bl	8005308 <memcpy>
 8004528:	89a3      	ldrh	r3, [r4, #12]
 800452a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800452e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004532:	81a3      	strh	r3, [r4, #12]
 8004534:	6126      	str	r6, [r4, #16]
 8004536:	444e      	add	r6, r9
 8004538:	6026      	str	r6, [r4, #0]
 800453a:	463e      	mov	r6, r7
 800453c:	6165      	str	r5, [r4, #20]
 800453e:	eba5 0509 	sub.w	r5, r5, r9
 8004542:	60a5      	str	r5, [r4, #8]
 8004544:	42be      	cmp	r6, r7
 8004546:	d900      	bls.n	800454a <__ssputs_r+0x72>
 8004548:	463e      	mov	r6, r7
 800454a:	4632      	mov	r2, r6
 800454c:	4641      	mov	r1, r8
 800454e:	6820      	ldr	r0, [r4, #0]
 8004550:	f000 fe69 	bl	8005226 <memmove>
 8004554:	2000      	movs	r0, #0
 8004556:	68a3      	ldr	r3, [r4, #8]
 8004558:	1b9b      	subs	r3, r3, r6
 800455a:	60a3      	str	r3, [r4, #8]
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	4433      	add	r3, r6
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004566:	462a      	mov	r2, r5
 8004568:	f000 fe2f 	bl	80051ca <_realloc_r>
 800456c:	4606      	mov	r6, r0
 800456e:	2800      	cmp	r0, #0
 8004570:	d1e0      	bne.n	8004534 <__ssputs_r+0x5c>
 8004572:	4650      	mov	r0, sl
 8004574:	6921      	ldr	r1, [r4, #16]
 8004576:	f000 ff07 	bl	8005388 <_free_r>
 800457a:	230c      	movs	r3, #12
 800457c:	f8ca 3000 	str.w	r3, [sl]
 8004580:	89a3      	ldrh	r3, [r4, #12]
 8004582:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800458a:	81a3      	strh	r3, [r4, #12]
 800458c:	e7e9      	b.n	8004562 <__ssputs_r+0x8a>
	...

08004590 <_svfiprintf_r>:
 8004590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004594:	4698      	mov	r8, r3
 8004596:	898b      	ldrh	r3, [r1, #12]
 8004598:	4607      	mov	r7, r0
 800459a:	061b      	lsls	r3, r3, #24
 800459c:	460d      	mov	r5, r1
 800459e:	4614      	mov	r4, r2
 80045a0:	b09d      	sub	sp, #116	@ 0x74
 80045a2:	d510      	bpl.n	80045c6 <_svfiprintf_r+0x36>
 80045a4:	690b      	ldr	r3, [r1, #16]
 80045a6:	b973      	cbnz	r3, 80045c6 <_svfiprintf_r+0x36>
 80045a8:	2140      	movs	r1, #64	@ 0x40
 80045aa:	f000 f917 	bl	80047dc <_malloc_r>
 80045ae:	6028      	str	r0, [r5, #0]
 80045b0:	6128      	str	r0, [r5, #16]
 80045b2:	b930      	cbnz	r0, 80045c2 <_svfiprintf_r+0x32>
 80045b4:	230c      	movs	r3, #12
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045bc:	b01d      	add	sp, #116	@ 0x74
 80045be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c2:	2340      	movs	r3, #64	@ 0x40
 80045c4:	616b      	str	r3, [r5, #20]
 80045c6:	2300      	movs	r3, #0
 80045c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80045ca:	2320      	movs	r3, #32
 80045cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045d0:	2330      	movs	r3, #48	@ 0x30
 80045d2:	f04f 0901 	mov.w	r9, #1
 80045d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80045da:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004774 <_svfiprintf_r+0x1e4>
 80045de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045e2:	4623      	mov	r3, r4
 80045e4:	469a      	mov	sl, r3
 80045e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045ea:	b10a      	cbz	r2, 80045f0 <_svfiprintf_r+0x60>
 80045ec:	2a25      	cmp	r2, #37	@ 0x25
 80045ee:	d1f9      	bne.n	80045e4 <_svfiprintf_r+0x54>
 80045f0:	ebba 0b04 	subs.w	fp, sl, r4
 80045f4:	d00b      	beq.n	800460e <_svfiprintf_r+0x7e>
 80045f6:	465b      	mov	r3, fp
 80045f8:	4622      	mov	r2, r4
 80045fa:	4629      	mov	r1, r5
 80045fc:	4638      	mov	r0, r7
 80045fe:	f7ff ff6b 	bl	80044d8 <__ssputs_r>
 8004602:	3001      	adds	r0, #1
 8004604:	f000 80a7 	beq.w	8004756 <_svfiprintf_r+0x1c6>
 8004608:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800460a:	445a      	add	r2, fp
 800460c:	9209      	str	r2, [sp, #36]	@ 0x24
 800460e:	f89a 3000 	ldrb.w	r3, [sl]
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 809f 	beq.w	8004756 <_svfiprintf_r+0x1c6>
 8004618:	2300      	movs	r3, #0
 800461a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800461e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004622:	f10a 0a01 	add.w	sl, sl, #1
 8004626:	9304      	str	r3, [sp, #16]
 8004628:	9307      	str	r3, [sp, #28]
 800462a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800462e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004630:	4654      	mov	r4, sl
 8004632:	2205      	movs	r2, #5
 8004634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004638:	484e      	ldr	r0, [pc, #312]	@ (8004774 <_svfiprintf_r+0x1e4>)
 800463a:	f7ff f8ec 	bl	8003816 <memchr>
 800463e:	9a04      	ldr	r2, [sp, #16]
 8004640:	b9d8      	cbnz	r0, 800467a <_svfiprintf_r+0xea>
 8004642:	06d0      	lsls	r0, r2, #27
 8004644:	bf44      	itt	mi
 8004646:	2320      	movmi	r3, #32
 8004648:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800464c:	0711      	lsls	r1, r2, #28
 800464e:	bf44      	itt	mi
 8004650:	232b      	movmi	r3, #43	@ 0x2b
 8004652:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004656:	f89a 3000 	ldrb.w	r3, [sl]
 800465a:	2b2a      	cmp	r3, #42	@ 0x2a
 800465c:	d015      	beq.n	800468a <_svfiprintf_r+0xfa>
 800465e:	4654      	mov	r4, sl
 8004660:	2000      	movs	r0, #0
 8004662:	f04f 0c0a 	mov.w	ip, #10
 8004666:	9a07      	ldr	r2, [sp, #28]
 8004668:	4621      	mov	r1, r4
 800466a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800466e:	3b30      	subs	r3, #48	@ 0x30
 8004670:	2b09      	cmp	r3, #9
 8004672:	d94b      	bls.n	800470c <_svfiprintf_r+0x17c>
 8004674:	b1b0      	cbz	r0, 80046a4 <_svfiprintf_r+0x114>
 8004676:	9207      	str	r2, [sp, #28]
 8004678:	e014      	b.n	80046a4 <_svfiprintf_r+0x114>
 800467a:	eba0 0308 	sub.w	r3, r0, r8
 800467e:	fa09 f303 	lsl.w	r3, r9, r3
 8004682:	4313      	orrs	r3, r2
 8004684:	46a2      	mov	sl, r4
 8004686:	9304      	str	r3, [sp, #16]
 8004688:	e7d2      	b.n	8004630 <_svfiprintf_r+0xa0>
 800468a:	9b03      	ldr	r3, [sp, #12]
 800468c:	1d19      	adds	r1, r3, #4
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	9103      	str	r1, [sp, #12]
 8004692:	2b00      	cmp	r3, #0
 8004694:	bfbb      	ittet	lt
 8004696:	425b      	neglt	r3, r3
 8004698:	f042 0202 	orrlt.w	r2, r2, #2
 800469c:	9307      	strge	r3, [sp, #28]
 800469e:	9307      	strlt	r3, [sp, #28]
 80046a0:	bfb8      	it	lt
 80046a2:	9204      	strlt	r2, [sp, #16]
 80046a4:	7823      	ldrb	r3, [r4, #0]
 80046a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80046a8:	d10a      	bne.n	80046c0 <_svfiprintf_r+0x130>
 80046aa:	7863      	ldrb	r3, [r4, #1]
 80046ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80046ae:	d132      	bne.n	8004716 <_svfiprintf_r+0x186>
 80046b0:	9b03      	ldr	r3, [sp, #12]
 80046b2:	3402      	adds	r4, #2
 80046b4:	1d1a      	adds	r2, r3, #4
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	9203      	str	r2, [sp, #12]
 80046ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046be:	9305      	str	r3, [sp, #20]
 80046c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004778 <_svfiprintf_r+0x1e8>
 80046c4:	2203      	movs	r2, #3
 80046c6:	4650      	mov	r0, sl
 80046c8:	7821      	ldrb	r1, [r4, #0]
 80046ca:	f7ff f8a4 	bl	8003816 <memchr>
 80046ce:	b138      	cbz	r0, 80046e0 <_svfiprintf_r+0x150>
 80046d0:	2240      	movs	r2, #64	@ 0x40
 80046d2:	9b04      	ldr	r3, [sp, #16]
 80046d4:	eba0 000a 	sub.w	r0, r0, sl
 80046d8:	4082      	lsls	r2, r0
 80046da:	4313      	orrs	r3, r2
 80046dc:	3401      	adds	r4, #1
 80046de:	9304      	str	r3, [sp, #16]
 80046e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046e4:	2206      	movs	r2, #6
 80046e6:	4825      	ldr	r0, [pc, #148]	@ (800477c <_svfiprintf_r+0x1ec>)
 80046e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046ec:	f7ff f893 	bl	8003816 <memchr>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d036      	beq.n	8004762 <_svfiprintf_r+0x1d2>
 80046f4:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <_svfiprintf_r+0x1f0>)
 80046f6:	bb1b      	cbnz	r3, 8004740 <_svfiprintf_r+0x1b0>
 80046f8:	9b03      	ldr	r3, [sp, #12]
 80046fa:	3307      	adds	r3, #7
 80046fc:	f023 0307 	bic.w	r3, r3, #7
 8004700:	3308      	adds	r3, #8
 8004702:	9303      	str	r3, [sp, #12]
 8004704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004706:	4433      	add	r3, r6
 8004708:	9309      	str	r3, [sp, #36]	@ 0x24
 800470a:	e76a      	b.n	80045e2 <_svfiprintf_r+0x52>
 800470c:	460c      	mov	r4, r1
 800470e:	2001      	movs	r0, #1
 8004710:	fb0c 3202 	mla	r2, ip, r2, r3
 8004714:	e7a8      	b.n	8004668 <_svfiprintf_r+0xd8>
 8004716:	2300      	movs	r3, #0
 8004718:	f04f 0c0a 	mov.w	ip, #10
 800471c:	4619      	mov	r1, r3
 800471e:	3401      	adds	r4, #1
 8004720:	9305      	str	r3, [sp, #20]
 8004722:	4620      	mov	r0, r4
 8004724:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004728:	3a30      	subs	r2, #48	@ 0x30
 800472a:	2a09      	cmp	r2, #9
 800472c:	d903      	bls.n	8004736 <_svfiprintf_r+0x1a6>
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0c6      	beq.n	80046c0 <_svfiprintf_r+0x130>
 8004732:	9105      	str	r1, [sp, #20]
 8004734:	e7c4      	b.n	80046c0 <_svfiprintf_r+0x130>
 8004736:	4604      	mov	r4, r0
 8004738:	2301      	movs	r3, #1
 800473a:	fb0c 2101 	mla	r1, ip, r1, r2
 800473e:	e7f0      	b.n	8004722 <_svfiprintf_r+0x192>
 8004740:	ab03      	add	r3, sp, #12
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	462a      	mov	r2, r5
 8004746:	4638      	mov	r0, r7
 8004748:	4b0e      	ldr	r3, [pc, #56]	@ (8004784 <_svfiprintf_r+0x1f4>)
 800474a:	a904      	add	r1, sp, #16
 800474c:	f7fe fb76 	bl	8002e3c <_printf_float>
 8004750:	1c42      	adds	r2, r0, #1
 8004752:	4606      	mov	r6, r0
 8004754:	d1d6      	bne.n	8004704 <_svfiprintf_r+0x174>
 8004756:	89ab      	ldrh	r3, [r5, #12]
 8004758:	065b      	lsls	r3, r3, #25
 800475a:	f53f af2d 	bmi.w	80045b8 <_svfiprintf_r+0x28>
 800475e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004760:	e72c      	b.n	80045bc <_svfiprintf_r+0x2c>
 8004762:	ab03      	add	r3, sp, #12
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	462a      	mov	r2, r5
 8004768:	4638      	mov	r0, r7
 800476a:	4b06      	ldr	r3, [pc, #24]	@ (8004784 <_svfiprintf_r+0x1f4>)
 800476c:	a904      	add	r1, sp, #16
 800476e:	f7fe fe03 	bl	8003378 <_printf_i>
 8004772:	e7ed      	b.n	8004750 <_svfiprintf_r+0x1c0>
 8004774:	08005ae3 	.word	0x08005ae3
 8004778:	08005ae9 	.word	0x08005ae9
 800477c:	08005aed 	.word	0x08005aed
 8004780:	08002e3d 	.word	0x08002e3d
 8004784:	080044d9 	.word	0x080044d9

08004788 <malloc>:
 8004788:	4b02      	ldr	r3, [pc, #8]	@ (8004794 <malloc+0xc>)
 800478a:	4601      	mov	r1, r0
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	f000 b825 	b.w	80047dc <_malloc_r>
 8004792:	bf00      	nop
 8004794:	20000018 	.word	0x20000018

08004798 <sbrk_aligned>:
 8004798:	b570      	push	{r4, r5, r6, lr}
 800479a:	4e0f      	ldr	r6, [pc, #60]	@ (80047d8 <sbrk_aligned+0x40>)
 800479c:	460c      	mov	r4, r1
 800479e:	6831      	ldr	r1, [r6, #0]
 80047a0:	4605      	mov	r5, r0
 80047a2:	b911      	cbnz	r1, 80047aa <sbrk_aligned+0x12>
 80047a4:	f000 fd8e 	bl	80052c4 <_sbrk_r>
 80047a8:	6030      	str	r0, [r6, #0]
 80047aa:	4621      	mov	r1, r4
 80047ac:	4628      	mov	r0, r5
 80047ae:	f000 fd89 	bl	80052c4 <_sbrk_r>
 80047b2:	1c43      	adds	r3, r0, #1
 80047b4:	d103      	bne.n	80047be <sbrk_aligned+0x26>
 80047b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80047ba:	4620      	mov	r0, r4
 80047bc:	bd70      	pop	{r4, r5, r6, pc}
 80047be:	1cc4      	adds	r4, r0, #3
 80047c0:	f024 0403 	bic.w	r4, r4, #3
 80047c4:	42a0      	cmp	r0, r4
 80047c6:	d0f8      	beq.n	80047ba <sbrk_aligned+0x22>
 80047c8:	1a21      	subs	r1, r4, r0
 80047ca:	4628      	mov	r0, r5
 80047cc:	f000 fd7a 	bl	80052c4 <_sbrk_r>
 80047d0:	3001      	adds	r0, #1
 80047d2:	d1f2      	bne.n	80047ba <sbrk_aligned+0x22>
 80047d4:	e7ef      	b.n	80047b6 <sbrk_aligned+0x1e>
 80047d6:	bf00      	nop
 80047d8:	200003f8 	.word	0x200003f8

080047dc <_malloc_r>:
 80047dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047e0:	1ccd      	adds	r5, r1, #3
 80047e2:	f025 0503 	bic.w	r5, r5, #3
 80047e6:	3508      	adds	r5, #8
 80047e8:	2d0c      	cmp	r5, #12
 80047ea:	bf38      	it	cc
 80047ec:	250c      	movcc	r5, #12
 80047ee:	2d00      	cmp	r5, #0
 80047f0:	4606      	mov	r6, r0
 80047f2:	db01      	blt.n	80047f8 <_malloc_r+0x1c>
 80047f4:	42a9      	cmp	r1, r5
 80047f6:	d904      	bls.n	8004802 <_malloc_r+0x26>
 80047f8:	230c      	movs	r3, #12
 80047fa:	6033      	str	r3, [r6, #0]
 80047fc:	2000      	movs	r0, #0
 80047fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048d8 <_malloc_r+0xfc>
 8004806:	f000 f911 	bl	8004a2c <__malloc_lock>
 800480a:	f8d8 3000 	ldr.w	r3, [r8]
 800480e:	461c      	mov	r4, r3
 8004810:	bb44      	cbnz	r4, 8004864 <_malloc_r+0x88>
 8004812:	4629      	mov	r1, r5
 8004814:	4630      	mov	r0, r6
 8004816:	f7ff ffbf 	bl	8004798 <sbrk_aligned>
 800481a:	1c43      	adds	r3, r0, #1
 800481c:	4604      	mov	r4, r0
 800481e:	d158      	bne.n	80048d2 <_malloc_r+0xf6>
 8004820:	f8d8 4000 	ldr.w	r4, [r8]
 8004824:	4627      	mov	r7, r4
 8004826:	2f00      	cmp	r7, #0
 8004828:	d143      	bne.n	80048b2 <_malloc_r+0xd6>
 800482a:	2c00      	cmp	r4, #0
 800482c:	d04b      	beq.n	80048c6 <_malloc_r+0xea>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	4639      	mov	r1, r7
 8004832:	4630      	mov	r0, r6
 8004834:	eb04 0903 	add.w	r9, r4, r3
 8004838:	f000 fd44 	bl	80052c4 <_sbrk_r>
 800483c:	4581      	cmp	r9, r0
 800483e:	d142      	bne.n	80048c6 <_malloc_r+0xea>
 8004840:	6821      	ldr	r1, [r4, #0]
 8004842:	4630      	mov	r0, r6
 8004844:	1a6d      	subs	r5, r5, r1
 8004846:	4629      	mov	r1, r5
 8004848:	f7ff ffa6 	bl	8004798 <sbrk_aligned>
 800484c:	3001      	adds	r0, #1
 800484e:	d03a      	beq.n	80048c6 <_malloc_r+0xea>
 8004850:	6823      	ldr	r3, [r4, #0]
 8004852:	442b      	add	r3, r5
 8004854:	6023      	str	r3, [r4, #0]
 8004856:	f8d8 3000 	ldr.w	r3, [r8]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	bb62      	cbnz	r2, 80048b8 <_malloc_r+0xdc>
 800485e:	f8c8 7000 	str.w	r7, [r8]
 8004862:	e00f      	b.n	8004884 <_malloc_r+0xa8>
 8004864:	6822      	ldr	r2, [r4, #0]
 8004866:	1b52      	subs	r2, r2, r5
 8004868:	d420      	bmi.n	80048ac <_malloc_r+0xd0>
 800486a:	2a0b      	cmp	r2, #11
 800486c:	d917      	bls.n	800489e <_malloc_r+0xc2>
 800486e:	1961      	adds	r1, r4, r5
 8004870:	42a3      	cmp	r3, r4
 8004872:	6025      	str	r5, [r4, #0]
 8004874:	bf18      	it	ne
 8004876:	6059      	strne	r1, [r3, #4]
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	bf08      	it	eq
 800487c:	f8c8 1000 	streq.w	r1, [r8]
 8004880:	5162      	str	r2, [r4, r5]
 8004882:	604b      	str	r3, [r1, #4]
 8004884:	4630      	mov	r0, r6
 8004886:	f000 f8d7 	bl	8004a38 <__malloc_unlock>
 800488a:	f104 000b 	add.w	r0, r4, #11
 800488e:	1d23      	adds	r3, r4, #4
 8004890:	f020 0007 	bic.w	r0, r0, #7
 8004894:	1ac2      	subs	r2, r0, r3
 8004896:	bf1c      	itt	ne
 8004898:	1a1b      	subne	r3, r3, r0
 800489a:	50a3      	strne	r3, [r4, r2]
 800489c:	e7af      	b.n	80047fe <_malloc_r+0x22>
 800489e:	6862      	ldr	r2, [r4, #4]
 80048a0:	42a3      	cmp	r3, r4
 80048a2:	bf0c      	ite	eq
 80048a4:	f8c8 2000 	streq.w	r2, [r8]
 80048a8:	605a      	strne	r2, [r3, #4]
 80048aa:	e7eb      	b.n	8004884 <_malloc_r+0xa8>
 80048ac:	4623      	mov	r3, r4
 80048ae:	6864      	ldr	r4, [r4, #4]
 80048b0:	e7ae      	b.n	8004810 <_malloc_r+0x34>
 80048b2:	463c      	mov	r4, r7
 80048b4:	687f      	ldr	r7, [r7, #4]
 80048b6:	e7b6      	b.n	8004826 <_malloc_r+0x4a>
 80048b8:	461a      	mov	r2, r3
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	42a3      	cmp	r3, r4
 80048be:	d1fb      	bne.n	80048b8 <_malloc_r+0xdc>
 80048c0:	2300      	movs	r3, #0
 80048c2:	6053      	str	r3, [r2, #4]
 80048c4:	e7de      	b.n	8004884 <_malloc_r+0xa8>
 80048c6:	230c      	movs	r3, #12
 80048c8:	4630      	mov	r0, r6
 80048ca:	6033      	str	r3, [r6, #0]
 80048cc:	f000 f8b4 	bl	8004a38 <__malloc_unlock>
 80048d0:	e794      	b.n	80047fc <_malloc_r+0x20>
 80048d2:	6005      	str	r5, [r0, #0]
 80048d4:	e7d6      	b.n	8004884 <_malloc_r+0xa8>
 80048d6:	bf00      	nop
 80048d8:	200003fc 	.word	0x200003fc

080048dc <__sflush_r>:
 80048dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	0716      	lsls	r6, r2, #28
 80048e4:	4605      	mov	r5, r0
 80048e6:	460c      	mov	r4, r1
 80048e8:	d454      	bmi.n	8004994 <__sflush_r+0xb8>
 80048ea:	684b      	ldr	r3, [r1, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	dc02      	bgt.n	80048f6 <__sflush_r+0x1a>
 80048f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dd48      	ble.n	8004988 <__sflush_r+0xac>
 80048f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048f8:	2e00      	cmp	r6, #0
 80048fa:	d045      	beq.n	8004988 <__sflush_r+0xac>
 80048fc:	2300      	movs	r3, #0
 80048fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004902:	682f      	ldr	r7, [r5, #0]
 8004904:	6a21      	ldr	r1, [r4, #32]
 8004906:	602b      	str	r3, [r5, #0]
 8004908:	d030      	beq.n	800496c <__sflush_r+0x90>
 800490a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	0759      	lsls	r1, r3, #29
 8004910:	d505      	bpl.n	800491e <__sflush_r+0x42>
 8004912:	6863      	ldr	r3, [r4, #4]
 8004914:	1ad2      	subs	r2, r2, r3
 8004916:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004918:	b10b      	cbz	r3, 800491e <__sflush_r+0x42>
 800491a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800491c:	1ad2      	subs	r2, r2, r3
 800491e:	2300      	movs	r3, #0
 8004920:	4628      	mov	r0, r5
 8004922:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004924:	6a21      	ldr	r1, [r4, #32]
 8004926:	47b0      	blx	r6
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	89a3      	ldrh	r3, [r4, #12]
 800492c:	d106      	bne.n	800493c <__sflush_r+0x60>
 800492e:	6829      	ldr	r1, [r5, #0]
 8004930:	291d      	cmp	r1, #29
 8004932:	d82b      	bhi.n	800498c <__sflush_r+0xb0>
 8004934:	4a28      	ldr	r2, [pc, #160]	@ (80049d8 <__sflush_r+0xfc>)
 8004936:	410a      	asrs	r2, r1
 8004938:	07d6      	lsls	r6, r2, #31
 800493a:	d427      	bmi.n	800498c <__sflush_r+0xb0>
 800493c:	2200      	movs	r2, #0
 800493e:	6062      	str	r2, [r4, #4]
 8004940:	6922      	ldr	r2, [r4, #16]
 8004942:	04d9      	lsls	r1, r3, #19
 8004944:	6022      	str	r2, [r4, #0]
 8004946:	d504      	bpl.n	8004952 <__sflush_r+0x76>
 8004948:	1c42      	adds	r2, r0, #1
 800494a:	d101      	bne.n	8004950 <__sflush_r+0x74>
 800494c:	682b      	ldr	r3, [r5, #0]
 800494e:	b903      	cbnz	r3, 8004952 <__sflush_r+0x76>
 8004950:	6560      	str	r0, [r4, #84]	@ 0x54
 8004952:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004954:	602f      	str	r7, [r5, #0]
 8004956:	b1b9      	cbz	r1, 8004988 <__sflush_r+0xac>
 8004958:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800495c:	4299      	cmp	r1, r3
 800495e:	d002      	beq.n	8004966 <__sflush_r+0x8a>
 8004960:	4628      	mov	r0, r5
 8004962:	f000 fd11 	bl	8005388 <_free_r>
 8004966:	2300      	movs	r3, #0
 8004968:	6363      	str	r3, [r4, #52]	@ 0x34
 800496a:	e00d      	b.n	8004988 <__sflush_r+0xac>
 800496c:	2301      	movs	r3, #1
 800496e:	4628      	mov	r0, r5
 8004970:	47b0      	blx	r6
 8004972:	4602      	mov	r2, r0
 8004974:	1c50      	adds	r0, r2, #1
 8004976:	d1c9      	bne.n	800490c <__sflush_r+0x30>
 8004978:	682b      	ldr	r3, [r5, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0c6      	beq.n	800490c <__sflush_r+0x30>
 800497e:	2b1d      	cmp	r3, #29
 8004980:	d001      	beq.n	8004986 <__sflush_r+0xaa>
 8004982:	2b16      	cmp	r3, #22
 8004984:	d11d      	bne.n	80049c2 <__sflush_r+0xe6>
 8004986:	602f      	str	r7, [r5, #0]
 8004988:	2000      	movs	r0, #0
 800498a:	e021      	b.n	80049d0 <__sflush_r+0xf4>
 800498c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004990:	b21b      	sxth	r3, r3
 8004992:	e01a      	b.n	80049ca <__sflush_r+0xee>
 8004994:	690f      	ldr	r7, [r1, #16]
 8004996:	2f00      	cmp	r7, #0
 8004998:	d0f6      	beq.n	8004988 <__sflush_r+0xac>
 800499a:	0793      	lsls	r3, r2, #30
 800499c:	bf18      	it	ne
 800499e:	2300      	movne	r3, #0
 80049a0:	680e      	ldr	r6, [r1, #0]
 80049a2:	bf08      	it	eq
 80049a4:	694b      	ldreq	r3, [r1, #20]
 80049a6:	1bf6      	subs	r6, r6, r7
 80049a8:	600f      	str	r7, [r1, #0]
 80049aa:	608b      	str	r3, [r1, #8]
 80049ac:	2e00      	cmp	r6, #0
 80049ae:	ddeb      	ble.n	8004988 <__sflush_r+0xac>
 80049b0:	4633      	mov	r3, r6
 80049b2:	463a      	mov	r2, r7
 80049b4:	4628      	mov	r0, r5
 80049b6:	6a21      	ldr	r1, [r4, #32]
 80049b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80049bc:	47e0      	blx	ip
 80049be:	2800      	cmp	r0, #0
 80049c0:	dc07      	bgt.n	80049d2 <__sflush_r+0xf6>
 80049c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049ce:	81a3      	strh	r3, [r4, #12]
 80049d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049d2:	4407      	add	r7, r0
 80049d4:	1a36      	subs	r6, r6, r0
 80049d6:	e7e9      	b.n	80049ac <__sflush_r+0xd0>
 80049d8:	dfbffffe 	.word	0xdfbffffe

080049dc <_fflush_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	690b      	ldr	r3, [r1, #16]
 80049e0:	4605      	mov	r5, r0
 80049e2:	460c      	mov	r4, r1
 80049e4:	b913      	cbnz	r3, 80049ec <_fflush_r+0x10>
 80049e6:	2500      	movs	r5, #0
 80049e8:	4628      	mov	r0, r5
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	b118      	cbz	r0, 80049f6 <_fflush_r+0x1a>
 80049ee:	6a03      	ldr	r3, [r0, #32]
 80049f0:	b90b      	cbnz	r3, 80049f6 <_fflush_r+0x1a>
 80049f2:	f7fe fea1 	bl	8003738 <__sinit>
 80049f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f3      	beq.n	80049e6 <_fflush_r+0xa>
 80049fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a00:	07d0      	lsls	r0, r2, #31
 8004a02:	d404      	bmi.n	8004a0e <_fflush_r+0x32>
 8004a04:	0599      	lsls	r1, r3, #22
 8004a06:	d402      	bmi.n	8004a0e <_fflush_r+0x32>
 8004a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a0a:	f7fe ff02 	bl	8003812 <__retarget_lock_acquire_recursive>
 8004a0e:	4628      	mov	r0, r5
 8004a10:	4621      	mov	r1, r4
 8004a12:	f7ff ff63 	bl	80048dc <__sflush_r>
 8004a16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a18:	4605      	mov	r5, r0
 8004a1a:	07da      	lsls	r2, r3, #31
 8004a1c:	d4e4      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	059b      	lsls	r3, r3, #22
 8004a22:	d4e1      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a26:	f7fe fef5 	bl	8003814 <__retarget_lock_release_recursive>
 8004a2a:	e7dd      	b.n	80049e8 <_fflush_r+0xc>

08004a2c <__malloc_lock>:
 8004a2c:	4801      	ldr	r0, [pc, #4]	@ (8004a34 <__malloc_lock+0x8>)
 8004a2e:	f7fe bef0 	b.w	8003812 <__retarget_lock_acquire_recursive>
 8004a32:	bf00      	nop
 8004a34:	200003f4 	.word	0x200003f4

08004a38 <__malloc_unlock>:
 8004a38:	4801      	ldr	r0, [pc, #4]	@ (8004a40 <__malloc_unlock+0x8>)
 8004a3a:	f7fe beeb 	b.w	8003814 <__retarget_lock_release_recursive>
 8004a3e:	bf00      	nop
 8004a40:	200003f4 	.word	0x200003f4

08004a44 <_Balloc>:
 8004a44:	b570      	push	{r4, r5, r6, lr}
 8004a46:	69c6      	ldr	r6, [r0, #28]
 8004a48:	4604      	mov	r4, r0
 8004a4a:	460d      	mov	r5, r1
 8004a4c:	b976      	cbnz	r6, 8004a6c <_Balloc+0x28>
 8004a4e:	2010      	movs	r0, #16
 8004a50:	f7ff fe9a 	bl	8004788 <malloc>
 8004a54:	4602      	mov	r2, r0
 8004a56:	61e0      	str	r0, [r4, #28]
 8004a58:	b920      	cbnz	r0, 8004a64 <_Balloc+0x20>
 8004a5a:	216b      	movs	r1, #107	@ 0x6b
 8004a5c:	4b17      	ldr	r3, [pc, #92]	@ (8004abc <_Balloc+0x78>)
 8004a5e:	4818      	ldr	r0, [pc, #96]	@ (8004ac0 <_Balloc+0x7c>)
 8004a60:	f000 fc60 	bl	8005324 <__assert_func>
 8004a64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004a68:	6006      	str	r6, [r0, #0]
 8004a6a:	60c6      	str	r6, [r0, #12]
 8004a6c:	69e6      	ldr	r6, [r4, #28]
 8004a6e:	68f3      	ldr	r3, [r6, #12]
 8004a70:	b183      	cbz	r3, 8004a94 <_Balloc+0x50>
 8004a72:	69e3      	ldr	r3, [r4, #28]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004a7a:	b9b8      	cbnz	r0, 8004aac <_Balloc+0x68>
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	fa01 f605 	lsl.w	r6, r1, r5
 8004a82:	1d72      	adds	r2, r6, #5
 8004a84:	4620      	mov	r0, r4
 8004a86:	0092      	lsls	r2, r2, #2
 8004a88:	f000 fc6a 	bl	8005360 <_calloc_r>
 8004a8c:	b160      	cbz	r0, 8004aa8 <_Balloc+0x64>
 8004a8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004a92:	e00e      	b.n	8004ab2 <_Balloc+0x6e>
 8004a94:	2221      	movs	r2, #33	@ 0x21
 8004a96:	2104      	movs	r1, #4
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f000 fc61 	bl	8005360 <_calloc_r>
 8004a9e:	69e3      	ldr	r3, [r4, #28]
 8004aa0:	60f0      	str	r0, [r6, #12]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1e4      	bne.n	8004a72 <_Balloc+0x2e>
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	bd70      	pop	{r4, r5, r6, pc}
 8004aac:	6802      	ldr	r2, [r0, #0]
 8004aae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004ab8:	e7f7      	b.n	8004aaa <_Balloc+0x66>
 8004aba:	bf00      	nop
 8004abc:	08005a63 	.word	0x08005a63
 8004ac0:	08005af4 	.word	0x08005af4

08004ac4 <_Bfree>:
 8004ac4:	b570      	push	{r4, r5, r6, lr}
 8004ac6:	69c6      	ldr	r6, [r0, #28]
 8004ac8:	4605      	mov	r5, r0
 8004aca:	460c      	mov	r4, r1
 8004acc:	b976      	cbnz	r6, 8004aec <_Bfree+0x28>
 8004ace:	2010      	movs	r0, #16
 8004ad0:	f7ff fe5a 	bl	8004788 <malloc>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	61e8      	str	r0, [r5, #28]
 8004ad8:	b920      	cbnz	r0, 8004ae4 <_Bfree+0x20>
 8004ada:	218f      	movs	r1, #143	@ 0x8f
 8004adc:	4b08      	ldr	r3, [pc, #32]	@ (8004b00 <_Bfree+0x3c>)
 8004ade:	4809      	ldr	r0, [pc, #36]	@ (8004b04 <_Bfree+0x40>)
 8004ae0:	f000 fc20 	bl	8005324 <__assert_func>
 8004ae4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ae8:	6006      	str	r6, [r0, #0]
 8004aea:	60c6      	str	r6, [r0, #12]
 8004aec:	b13c      	cbz	r4, 8004afe <_Bfree+0x3a>
 8004aee:	69eb      	ldr	r3, [r5, #28]
 8004af0:	6862      	ldr	r2, [r4, #4]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004af8:	6021      	str	r1, [r4, #0]
 8004afa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004afe:	bd70      	pop	{r4, r5, r6, pc}
 8004b00:	08005a63 	.word	0x08005a63
 8004b04:	08005af4 	.word	0x08005af4

08004b08 <__multadd>:
 8004b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b0c:	4607      	mov	r7, r0
 8004b0e:	460c      	mov	r4, r1
 8004b10:	461e      	mov	r6, r3
 8004b12:	2000      	movs	r0, #0
 8004b14:	690d      	ldr	r5, [r1, #16]
 8004b16:	f101 0c14 	add.w	ip, r1, #20
 8004b1a:	f8dc 3000 	ldr.w	r3, [ip]
 8004b1e:	3001      	adds	r0, #1
 8004b20:	b299      	uxth	r1, r3
 8004b22:	fb02 6101 	mla	r1, r2, r1, r6
 8004b26:	0c1e      	lsrs	r6, r3, #16
 8004b28:	0c0b      	lsrs	r3, r1, #16
 8004b2a:	fb02 3306 	mla	r3, r2, r6, r3
 8004b2e:	b289      	uxth	r1, r1
 8004b30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004b34:	4285      	cmp	r5, r0
 8004b36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004b3a:	f84c 1b04 	str.w	r1, [ip], #4
 8004b3e:	dcec      	bgt.n	8004b1a <__multadd+0x12>
 8004b40:	b30e      	cbz	r6, 8004b86 <__multadd+0x7e>
 8004b42:	68a3      	ldr	r3, [r4, #8]
 8004b44:	42ab      	cmp	r3, r5
 8004b46:	dc19      	bgt.n	8004b7c <__multadd+0x74>
 8004b48:	6861      	ldr	r1, [r4, #4]
 8004b4a:	4638      	mov	r0, r7
 8004b4c:	3101      	adds	r1, #1
 8004b4e:	f7ff ff79 	bl	8004a44 <_Balloc>
 8004b52:	4680      	mov	r8, r0
 8004b54:	b928      	cbnz	r0, 8004b62 <__multadd+0x5a>
 8004b56:	4602      	mov	r2, r0
 8004b58:	21ba      	movs	r1, #186	@ 0xba
 8004b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b8c <__multadd+0x84>)
 8004b5c:	480c      	ldr	r0, [pc, #48]	@ (8004b90 <__multadd+0x88>)
 8004b5e:	f000 fbe1 	bl	8005324 <__assert_func>
 8004b62:	6922      	ldr	r2, [r4, #16]
 8004b64:	f104 010c 	add.w	r1, r4, #12
 8004b68:	3202      	adds	r2, #2
 8004b6a:	0092      	lsls	r2, r2, #2
 8004b6c:	300c      	adds	r0, #12
 8004b6e:	f000 fbcb 	bl	8005308 <memcpy>
 8004b72:	4621      	mov	r1, r4
 8004b74:	4638      	mov	r0, r7
 8004b76:	f7ff ffa5 	bl	8004ac4 <_Bfree>
 8004b7a:	4644      	mov	r4, r8
 8004b7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004b80:	3501      	adds	r5, #1
 8004b82:	615e      	str	r6, [r3, #20]
 8004b84:	6125      	str	r5, [r4, #16]
 8004b86:	4620      	mov	r0, r4
 8004b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b8c:	08005ad2 	.word	0x08005ad2
 8004b90:	08005af4 	.word	0x08005af4

08004b94 <__hi0bits>:
 8004b94:	4603      	mov	r3, r0
 8004b96:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004b9a:	bf3a      	itte	cc
 8004b9c:	0403      	lslcc	r3, r0, #16
 8004b9e:	2010      	movcc	r0, #16
 8004ba0:	2000      	movcs	r0, #0
 8004ba2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ba6:	bf3c      	itt	cc
 8004ba8:	021b      	lslcc	r3, r3, #8
 8004baa:	3008      	addcc	r0, #8
 8004bac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bb0:	bf3c      	itt	cc
 8004bb2:	011b      	lslcc	r3, r3, #4
 8004bb4:	3004      	addcc	r0, #4
 8004bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bba:	bf3c      	itt	cc
 8004bbc:	009b      	lslcc	r3, r3, #2
 8004bbe:	3002      	addcc	r0, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	db05      	blt.n	8004bd0 <__hi0bits+0x3c>
 8004bc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004bc8:	f100 0001 	add.w	r0, r0, #1
 8004bcc:	bf08      	it	eq
 8004bce:	2020      	moveq	r0, #32
 8004bd0:	4770      	bx	lr

08004bd2 <__lo0bits>:
 8004bd2:	6803      	ldr	r3, [r0, #0]
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	f013 0007 	ands.w	r0, r3, #7
 8004bda:	d00b      	beq.n	8004bf4 <__lo0bits+0x22>
 8004bdc:	07d9      	lsls	r1, r3, #31
 8004bde:	d421      	bmi.n	8004c24 <__lo0bits+0x52>
 8004be0:	0798      	lsls	r0, r3, #30
 8004be2:	bf49      	itett	mi
 8004be4:	085b      	lsrmi	r3, r3, #1
 8004be6:	089b      	lsrpl	r3, r3, #2
 8004be8:	2001      	movmi	r0, #1
 8004bea:	6013      	strmi	r3, [r2, #0]
 8004bec:	bf5c      	itt	pl
 8004bee:	2002      	movpl	r0, #2
 8004bf0:	6013      	strpl	r3, [r2, #0]
 8004bf2:	4770      	bx	lr
 8004bf4:	b299      	uxth	r1, r3
 8004bf6:	b909      	cbnz	r1, 8004bfc <__lo0bits+0x2a>
 8004bf8:	2010      	movs	r0, #16
 8004bfa:	0c1b      	lsrs	r3, r3, #16
 8004bfc:	b2d9      	uxtb	r1, r3
 8004bfe:	b909      	cbnz	r1, 8004c04 <__lo0bits+0x32>
 8004c00:	3008      	adds	r0, #8
 8004c02:	0a1b      	lsrs	r3, r3, #8
 8004c04:	0719      	lsls	r1, r3, #28
 8004c06:	bf04      	itt	eq
 8004c08:	091b      	lsreq	r3, r3, #4
 8004c0a:	3004      	addeq	r0, #4
 8004c0c:	0799      	lsls	r1, r3, #30
 8004c0e:	bf04      	itt	eq
 8004c10:	089b      	lsreq	r3, r3, #2
 8004c12:	3002      	addeq	r0, #2
 8004c14:	07d9      	lsls	r1, r3, #31
 8004c16:	d403      	bmi.n	8004c20 <__lo0bits+0x4e>
 8004c18:	085b      	lsrs	r3, r3, #1
 8004c1a:	f100 0001 	add.w	r0, r0, #1
 8004c1e:	d003      	beq.n	8004c28 <__lo0bits+0x56>
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	4770      	bx	lr
 8004c24:	2000      	movs	r0, #0
 8004c26:	4770      	bx	lr
 8004c28:	2020      	movs	r0, #32
 8004c2a:	4770      	bx	lr

08004c2c <__i2b>:
 8004c2c:	b510      	push	{r4, lr}
 8004c2e:	460c      	mov	r4, r1
 8004c30:	2101      	movs	r1, #1
 8004c32:	f7ff ff07 	bl	8004a44 <_Balloc>
 8004c36:	4602      	mov	r2, r0
 8004c38:	b928      	cbnz	r0, 8004c46 <__i2b+0x1a>
 8004c3a:	f240 1145 	movw	r1, #325	@ 0x145
 8004c3e:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <__i2b+0x24>)
 8004c40:	4804      	ldr	r0, [pc, #16]	@ (8004c54 <__i2b+0x28>)
 8004c42:	f000 fb6f 	bl	8005324 <__assert_func>
 8004c46:	2301      	movs	r3, #1
 8004c48:	6144      	str	r4, [r0, #20]
 8004c4a:	6103      	str	r3, [r0, #16]
 8004c4c:	bd10      	pop	{r4, pc}
 8004c4e:	bf00      	nop
 8004c50:	08005ad2 	.word	0x08005ad2
 8004c54:	08005af4 	.word	0x08005af4

08004c58 <__multiply>:
 8004c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c5c:	4614      	mov	r4, r2
 8004c5e:	690a      	ldr	r2, [r1, #16]
 8004c60:	6923      	ldr	r3, [r4, #16]
 8004c62:	460f      	mov	r7, r1
 8004c64:	429a      	cmp	r2, r3
 8004c66:	bfa2      	ittt	ge
 8004c68:	4623      	movge	r3, r4
 8004c6a:	460c      	movge	r4, r1
 8004c6c:	461f      	movge	r7, r3
 8004c6e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004c72:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004c76:	68a3      	ldr	r3, [r4, #8]
 8004c78:	6861      	ldr	r1, [r4, #4]
 8004c7a:	eb0a 0609 	add.w	r6, sl, r9
 8004c7e:	42b3      	cmp	r3, r6
 8004c80:	b085      	sub	sp, #20
 8004c82:	bfb8      	it	lt
 8004c84:	3101      	addlt	r1, #1
 8004c86:	f7ff fedd 	bl	8004a44 <_Balloc>
 8004c8a:	b930      	cbnz	r0, 8004c9a <__multiply+0x42>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004c92:	4b43      	ldr	r3, [pc, #268]	@ (8004da0 <__multiply+0x148>)
 8004c94:	4843      	ldr	r0, [pc, #268]	@ (8004da4 <__multiply+0x14c>)
 8004c96:	f000 fb45 	bl	8005324 <__assert_func>
 8004c9a:	f100 0514 	add.w	r5, r0, #20
 8004c9e:	462b      	mov	r3, r5
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004ca6:	4543      	cmp	r3, r8
 8004ca8:	d321      	bcc.n	8004cee <__multiply+0x96>
 8004caa:	f107 0114 	add.w	r1, r7, #20
 8004cae:	f104 0214 	add.w	r2, r4, #20
 8004cb2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004cb6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004cba:	9302      	str	r3, [sp, #8]
 8004cbc:	1b13      	subs	r3, r2, r4
 8004cbe:	3b15      	subs	r3, #21
 8004cc0:	f023 0303 	bic.w	r3, r3, #3
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	f104 0715 	add.w	r7, r4, #21
 8004cca:	42ba      	cmp	r2, r7
 8004ccc:	bf38      	it	cc
 8004cce:	2304      	movcc	r3, #4
 8004cd0:	9301      	str	r3, [sp, #4]
 8004cd2:	9b02      	ldr	r3, [sp, #8]
 8004cd4:	9103      	str	r1, [sp, #12]
 8004cd6:	428b      	cmp	r3, r1
 8004cd8:	d80c      	bhi.n	8004cf4 <__multiply+0x9c>
 8004cda:	2e00      	cmp	r6, #0
 8004cdc:	dd03      	ble.n	8004ce6 <__multiply+0x8e>
 8004cde:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d05a      	beq.n	8004d9c <__multiply+0x144>
 8004ce6:	6106      	str	r6, [r0, #16]
 8004ce8:	b005      	add	sp, #20
 8004cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cee:	f843 2b04 	str.w	r2, [r3], #4
 8004cf2:	e7d8      	b.n	8004ca6 <__multiply+0x4e>
 8004cf4:	f8b1 a000 	ldrh.w	sl, [r1]
 8004cf8:	f1ba 0f00 	cmp.w	sl, #0
 8004cfc:	d023      	beq.n	8004d46 <__multiply+0xee>
 8004cfe:	46a9      	mov	r9, r5
 8004d00:	f04f 0c00 	mov.w	ip, #0
 8004d04:	f104 0e14 	add.w	lr, r4, #20
 8004d08:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004d0c:	f8d9 3000 	ldr.w	r3, [r9]
 8004d10:	fa1f fb87 	uxth.w	fp, r7
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	fb0a 330b 	mla	r3, sl, fp, r3
 8004d1a:	4463      	add	r3, ip
 8004d1c:	f8d9 c000 	ldr.w	ip, [r9]
 8004d20:	0c3f      	lsrs	r7, r7, #16
 8004d22:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004d26:	fb0a c707 	mla	r7, sl, r7, ip
 8004d2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004d34:	4572      	cmp	r2, lr
 8004d36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004d3a:	f849 3b04 	str.w	r3, [r9], #4
 8004d3e:	d8e3      	bhi.n	8004d08 <__multiply+0xb0>
 8004d40:	9b01      	ldr	r3, [sp, #4]
 8004d42:	f845 c003 	str.w	ip, [r5, r3]
 8004d46:	9b03      	ldr	r3, [sp, #12]
 8004d48:	3104      	adds	r1, #4
 8004d4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004d4e:	f1b9 0f00 	cmp.w	r9, #0
 8004d52:	d021      	beq.n	8004d98 <__multiply+0x140>
 8004d54:	46ae      	mov	lr, r5
 8004d56:	f04f 0a00 	mov.w	sl, #0
 8004d5a:	682b      	ldr	r3, [r5, #0]
 8004d5c:	f104 0c14 	add.w	ip, r4, #20
 8004d60:	f8bc b000 	ldrh.w	fp, [ip]
 8004d64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	fb09 770b 	mla	r7, r9, fp, r7
 8004d6e:	4457      	add	r7, sl
 8004d70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004d74:	f84e 3b04 	str.w	r3, [lr], #4
 8004d78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004d7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004d80:	f8be 3000 	ldrh.w	r3, [lr]
 8004d84:	4562      	cmp	r2, ip
 8004d86:	fb09 330a 	mla	r3, r9, sl, r3
 8004d8a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004d8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004d92:	d8e5      	bhi.n	8004d60 <__multiply+0x108>
 8004d94:	9f01      	ldr	r7, [sp, #4]
 8004d96:	51eb      	str	r3, [r5, r7]
 8004d98:	3504      	adds	r5, #4
 8004d9a:	e79a      	b.n	8004cd2 <__multiply+0x7a>
 8004d9c:	3e01      	subs	r6, #1
 8004d9e:	e79c      	b.n	8004cda <__multiply+0x82>
 8004da0:	08005ad2 	.word	0x08005ad2
 8004da4:	08005af4 	.word	0x08005af4

08004da8 <__pow5mult>:
 8004da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dac:	4615      	mov	r5, r2
 8004dae:	f012 0203 	ands.w	r2, r2, #3
 8004db2:	4607      	mov	r7, r0
 8004db4:	460e      	mov	r6, r1
 8004db6:	d007      	beq.n	8004dc8 <__pow5mult+0x20>
 8004db8:	4c25      	ldr	r4, [pc, #148]	@ (8004e50 <__pow5mult+0xa8>)
 8004dba:	3a01      	subs	r2, #1
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004dc2:	f7ff fea1 	bl	8004b08 <__multadd>
 8004dc6:	4606      	mov	r6, r0
 8004dc8:	10ad      	asrs	r5, r5, #2
 8004dca:	d03d      	beq.n	8004e48 <__pow5mult+0xa0>
 8004dcc:	69fc      	ldr	r4, [r7, #28]
 8004dce:	b97c      	cbnz	r4, 8004df0 <__pow5mult+0x48>
 8004dd0:	2010      	movs	r0, #16
 8004dd2:	f7ff fcd9 	bl	8004788 <malloc>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	61f8      	str	r0, [r7, #28]
 8004dda:	b928      	cbnz	r0, 8004de8 <__pow5mult+0x40>
 8004ddc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004de0:	4b1c      	ldr	r3, [pc, #112]	@ (8004e54 <__pow5mult+0xac>)
 8004de2:	481d      	ldr	r0, [pc, #116]	@ (8004e58 <__pow5mult+0xb0>)
 8004de4:	f000 fa9e 	bl	8005324 <__assert_func>
 8004de8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004dec:	6004      	str	r4, [r0, #0]
 8004dee:	60c4      	str	r4, [r0, #12]
 8004df0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004df4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004df8:	b94c      	cbnz	r4, 8004e0e <__pow5mult+0x66>
 8004dfa:	f240 2171 	movw	r1, #625	@ 0x271
 8004dfe:	4638      	mov	r0, r7
 8004e00:	f7ff ff14 	bl	8004c2c <__i2b>
 8004e04:	2300      	movs	r3, #0
 8004e06:	4604      	mov	r4, r0
 8004e08:	f8c8 0008 	str.w	r0, [r8, #8]
 8004e0c:	6003      	str	r3, [r0, #0]
 8004e0e:	f04f 0900 	mov.w	r9, #0
 8004e12:	07eb      	lsls	r3, r5, #31
 8004e14:	d50a      	bpl.n	8004e2c <__pow5mult+0x84>
 8004e16:	4631      	mov	r1, r6
 8004e18:	4622      	mov	r2, r4
 8004e1a:	4638      	mov	r0, r7
 8004e1c:	f7ff ff1c 	bl	8004c58 <__multiply>
 8004e20:	4680      	mov	r8, r0
 8004e22:	4631      	mov	r1, r6
 8004e24:	4638      	mov	r0, r7
 8004e26:	f7ff fe4d 	bl	8004ac4 <_Bfree>
 8004e2a:	4646      	mov	r6, r8
 8004e2c:	106d      	asrs	r5, r5, #1
 8004e2e:	d00b      	beq.n	8004e48 <__pow5mult+0xa0>
 8004e30:	6820      	ldr	r0, [r4, #0]
 8004e32:	b938      	cbnz	r0, 8004e44 <__pow5mult+0x9c>
 8004e34:	4622      	mov	r2, r4
 8004e36:	4621      	mov	r1, r4
 8004e38:	4638      	mov	r0, r7
 8004e3a:	f7ff ff0d 	bl	8004c58 <__multiply>
 8004e3e:	6020      	str	r0, [r4, #0]
 8004e40:	f8c0 9000 	str.w	r9, [r0]
 8004e44:	4604      	mov	r4, r0
 8004e46:	e7e4      	b.n	8004e12 <__pow5mult+0x6a>
 8004e48:	4630      	mov	r0, r6
 8004e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e4e:	bf00      	nop
 8004e50:	08005b50 	.word	0x08005b50
 8004e54:	08005a63 	.word	0x08005a63
 8004e58:	08005af4 	.word	0x08005af4

08004e5c <__lshift>:
 8004e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e60:	460c      	mov	r4, r1
 8004e62:	4607      	mov	r7, r0
 8004e64:	4691      	mov	r9, r2
 8004e66:	6923      	ldr	r3, [r4, #16]
 8004e68:	6849      	ldr	r1, [r1, #4]
 8004e6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004e6e:	68a3      	ldr	r3, [r4, #8]
 8004e70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004e74:	f108 0601 	add.w	r6, r8, #1
 8004e78:	42b3      	cmp	r3, r6
 8004e7a:	db0b      	blt.n	8004e94 <__lshift+0x38>
 8004e7c:	4638      	mov	r0, r7
 8004e7e:	f7ff fde1 	bl	8004a44 <_Balloc>
 8004e82:	4605      	mov	r5, r0
 8004e84:	b948      	cbnz	r0, 8004e9a <__lshift+0x3e>
 8004e86:	4602      	mov	r2, r0
 8004e88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004e8c:	4b27      	ldr	r3, [pc, #156]	@ (8004f2c <__lshift+0xd0>)
 8004e8e:	4828      	ldr	r0, [pc, #160]	@ (8004f30 <__lshift+0xd4>)
 8004e90:	f000 fa48 	bl	8005324 <__assert_func>
 8004e94:	3101      	adds	r1, #1
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	e7ee      	b.n	8004e78 <__lshift+0x1c>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	f100 0114 	add.w	r1, r0, #20
 8004ea0:	f100 0210 	add.w	r2, r0, #16
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	4553      	cmp	r3, sl
 8004ea8:	db33      	blt.n	8004f12 <__lshift+0xb6>
 8004eaa:	6920      	ldr	r0, [r4, #16]
 8004eac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004eb0:	f104 0314 	add.w	r3, r4, #20
 8004eb4:	f019 091f 	ands.w	r9, r9, #31
 8004eb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004ebc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004ec0:	d02b      	beq.n	8004f1a <__lshift+0xbe>
 8004ec2:	468a      	mov	sl, r1
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f1c9 0e20 	rsb	lr, r9, #32
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	fa00 f009 	lsl.w	r0, r0, r9
 8004ed0:	4310      	orrs	r0, r2
 8004ed2:	f84a 0b04 	str.w	r0, [sl], #4
 8004ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eda:	459c      	cmp	ip, r3
 8004edc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004ee0:	d8f3      	bhi.n	8004eca <__lshift+0x6e>
 8004ee2:	ebac 0304 	sub.w	r3, ip, r4
 8004ee6:	3b15      	subs	r3, #21
 8004ee8:	f023 0303 	bic.w	r3, r3, #3
 8004eec:	3304      	adds	r3, #4
 8004eee:	f104 0015 	add.w	r0, r4, #21
 8004ef2:	4584      	cmp	ip, r0
 8004ef4:	bf38      	it	cc
 8004ef6:	2304      	movcc	r3, #4
 8004ef8:	50ca      	str	r2, [r1, r3]
 8004efa:	b10a      	cbz	r2, 8004f00 <__lshift+0xa4>
 8004efc:	f108 0602 	add.w	r6, r8, #2
 8004f00:	3e01      	subs	r6, #1
 8004f02:	4638      	mov	r0, r7
 8004f04:	4621      	mov	r1, r4
 8004f06:	612e      	str	r6, [r5, #16]
 8004f08:	f7ff fddc 	bl	8004ac4 <_Bfree>
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f12:	f842 0f04 	str.w	r0, [r2, #4]!
 8004f16:	3301      	adds	r3, #1
 8004f18:	e7c5      	b.n	8004ea6 <__lshift+0x4a>
 8004f1a:	3904      	subs	r1, #4
 8004f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f20:	459c      	cmp	ip, r3
 8004f22:	f841 2f04 	str.w	r2, [r1, #4]!
 8004f26:	d8f9      	bhi.n	8004f1c <__lshift+0xc0>
 8004f28:	e7ea      	b.n	8004f00 <__lshift+0xa4>
 8004f2a:	bf00      	nop
 8004f2c:	08005ad2 	.word	0x08005ad2
 8004f30:	08005af4 	.word	0x08005af4

08004f34 <__mcmp>:
 8004f34:	4603      	mov	r3, r0
 8004f36:	690a      	ldr	r2, [r1, #16]
 8004f38:	6900      	ldr	r0, [r0, #16]
 8004f3a:	b530      	push	{r4, r5, lr}
 8004f3c:	1a80      	subs	r0, r0, r2
 8004f3e:	d10e      	bne.n	8004f5e <__mcmp+0x2a>
 8004f40:	3314      	adds	r3, #20
 8004f42:	3114      	adds	r1, #20
 8004f44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004f48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004f4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004f50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004f54:	4295      	cmp	r5, r2
 8004f56:	d003      	beq.n	8004f60 <__mcmp+0x2c>
 8004f58:	d205      	bcs.n	8004f66 <__mcmp+0x32>
 8004f5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f5e:	bd30      	pop	{r4, r5, pc}
 8004f60:	42a3      	cmp	r3, r4
 8004f62:	d3f3      	bcc.n	8004f4c <__mcmp+0x18>
 8004f64:	e7fb      	b.n	8004f5e <__mcmp+0x2a>
 8004f66:	2001      	movs	r0, #1
 8004f68:	e7f9      	b.n	8004f5e <__mcmp+0x2a>
	...

08004f6c <__mdiff>:
 8004f6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f70:	4689      	mov	r9, r1
 8004f72:	4606      	mov	r6, r0
 8004f74:	4611      	mov	r1, r2
 8004f76:	4648      	mov	r0, r9
 8004f78:	4614      	mov	r4, r2
 8004f7a:	f7ff ffdb 	bl	8004f34 <__mcmp>
 8004f7e:	1e05      	subs	r5, r0, #0
 8004f80:	d112      	bne.n	8004fa8 <__mdiff+0x3c>
 8004f82:	4629      	mov	r1, r5
 8004f84:	4630      	mov	r0, r6
 8004f86:	f7ff fd5d 	bl	8004a44 <_Balloc>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	b928      	cbnz	r0, 8004f9a <__mdiff+0x2e>
 8004f8e:	f240 2137 	movw	r1, #567	@ 0x237
 8004f92:	4b3e      	ldr	r3, [pc, #248]	@ (800508c <__mdiff+0x120>)
 8004f94:	483e      	ldr	r0, [pc, #248]	@ (8005090 <__mdiff+0x124>)
 8004f96:	f000 f9c5 	bl	8005324 <__assert_func>
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	b003      	add	sp, #12
 8004fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa8:	bfbc      	itt	lt
 8004faa:	464b      	movlt	r3, r9
 8004fac:	46a1      	movlt	r9, r4
 8004fae:	4630      	mov	r0, r6
 8004fb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004fb4:	bfba      	itte	lt
 8004fb6:	461c      	movlt	r4, r3
 8004fb8:	2501      	movlt	r5, #1
 8004fba:	2500      	movge	r5, #0
 8004fbc:	f7ff fd42 	bl	8004a44 <_Balloc>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	b918      	cbnz	r0, 8004fcc <__mdiff+0x60>
 8004fc4:	f240 2145 	movw	r1, #581	@ 0x245
 8004fc8:	4b30      	ldr	r3, [pc, #192]	@ (800508c <__mdiff+0x120>)
 8004fca:	e7e3      	b.n	8004f94 <__mdiff+0x28>
 8004fcc:	f100 0b14 	add.w	fp, r0, #20
 8004fd0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004fd4:	f109 0310 	add.w	r3, r9, #16
 8004fd8:	60c5      	str	r5, [r0, #12]
 8004fda:	f04f 0c00 	mov.w	ip, #0
 8004fde:	f109 0514 	add.w	r5, r9, #20
 8004fe2:	46d9      	mov	r9, fp
 8004fe4:	6926      	ldr	r6, [r4, #16]
 8004fe6:	f104 0e14 	add.w	lr, r4, #20
 8004fea:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004fee:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004ff2:	9301      	str	r3, [sp, #4]
 8004ff4:	9b01      	ldr	r3, [sp, #4]
 8004ff6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004ffa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004ffe:	b281      	uxth	r1, r0
 8005000:	9301      	str	r3, [sp, #4]
 8005002:	fa1f f38a 	uxth.w	r3, sl
 8005006:	1a5b      	subs	r3, r3, r1
 8005008:	0c00      	lsrs	r0, r0, #16
 800500a:	4463      	add	r3, ip
 800500c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005010:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005014:	b29b      	uxth	r3, r3
 8005016:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800501a:	4576      	cmp	r6, lr
 800501c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005020:	f849 3b04 	str.w	r3, [r9], #4
 8005024:	d8e6      	bhi.n	8004ff4 <__mdiff+0x88>
 8005026:	1b33      	subs	r3, r6, r4
 8005028:	3b15      	subs	r3, #21
 800502a:	f023 0303 	bic.w	r3, r3, #3
 800502e:	3415      	adds	r4, #21
 8005030:	3304      	adds	r3, #4
 8005032:	42a6      	cmp	r6, r4
 8005034:	bf38      	it	cc
 8005036:	2304      	movcc	r3, #4
 8005038:	441d      	add	r5, r3
 800503a:	445b      	add	r3, fp
 800503c:	461e      	mov	r6, r3
 800503e:	462c      	mov	r4, r5
 8005040:	4544      	cmp	r4, r8
 8005042:	d30e      	bcc.n	8005062 <__mdiff+0xf6>
 8005044:	f108 0103 	add.w	r1, r8, #3
 8005048:	1b49      	subs	r1, r1, r5
 800504a:	f021 0103 	bic.w	r1, r1, #3
 800504e:	3d03      	subs	r5, #3
 8005050:	45a8      	cmp	r8, r5
 8005052:	bf38      	it	cc
 8005054:	2100      	movcc	r1, #0
 8005056:	440b      	add	r3, r1
 8005058:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800505c:	b199      	cbz	r1, 8005086 <__mdiff+0x11a>
 800505e:	6117      	str	r7, [r2, #16]
 8005060:	e79e      	b.n	8004fa0 <__mdiff+0x34>
 8005062:	46e6      	mov	lr, ip
 8005064:	f854 1b04 	ldr.w	r1, [r4], #4
 8005068:	fa1f fc81 	uxth.w	ip, r1
 800506c:	44f4      	add	ip, lr
 800506e:	0c08      	lsrs	r0, r1, #16
 8005070:	4471      	add	r1, lr
 8005072:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005076:	b289      	uxth	r1, r1
 8005078:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800507c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005080:	f846 1b04 	str.w	r1, [r6], #4
 8005084:	e7dc      	b.n	8005040 <__mdiff+0xd4>
 8005086:	3f01      	subs	r7, #1
 8005088:	e7e6      	b.n	8005058 <__mdiff+0xec>
 800508a:	bf00      	nop
 800508c:	08005ad2 	.word	0x08005ad2
 8005090:	08005af4 	.word	0x08005af4

08005094 <__d2b>:
 8005094:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005098:	2101      	movs	r1, #1
 800509a:	4690      	mov	r8, r2
 800509c:	4699      	mov	r9, r3
 800509e:	9e08      	ldr	r6, [sp, #32]
 80050a0:	f7ff fcd0 	bl	8004a44 <_Balloc>
 80050a4:	4604      	mov	r4, r0
 80050a6:	b930      	cbnz	r0, 80050b6 <__d2b+0x22>
 80050a8:	4602      	mov	r2, r0
 80050aa:	f240 310f 	movw	r1, #783	@ 0x30f
 80050ae:	4b23      	ldr	r3, [pc, #140]	@ (800513c <__d2b+0xa8>)
 80050b0:	4823      	ldr	r0, [pc, #140]	@ (8005140 <__d2b+0xac>)
 80050b2:	f000 f937 	bl	8005324 <__assert_func>
 80050b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80050ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80050be:	b10d      	cbz	r5, 80050c4 <__d2b+0x30>
 80050c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	f1b8 0300 	subs.w	r3, r8, #0
 80050ca:	d024      	beq.n	8005116 <__d2b+0x82>
 80050cc:	4668      	mov	r0, sp
 80050ce:	9300      	str	r3, [sp, #0]
 80050d0:	f7ff fd7f 	bl	8004bd2 <__lo0bits>
 80050d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80050d8:	b1d8      	cbz	r0, 8005112 <__d2b+0x7e>
 80050da:	f1c0 0320 	rsb	r3, r0, #32
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	430b      	orrs	r3, r1
 80050e4:	40c2      	lsrs	r2, r0
 80050e6:	6163      	str	r3, [r4, #20]
 80050e8:	9201      	str	r2, [sp, #4]
 80050ea:	9b01      	ldr	r3, [sp, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	bf0c      	ite	eq
 80050f0:	2201      	moveq	r2, #1
 80050f2:	2202      	movne	r2, #2
 80050f4:	61a3      	str	r3, [r4, #24]
 80050f6:	6122      	str	r2, [r4, #16]
 80050f8:	b1ad      	cbz	r5, 8005126 <__d2b+0x92>
 80050fa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80050fe:	4405      	add	r5, r0
 8005100:	6035      	str	r5, [r6, #0]
 8005102:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005108:	6018      	str	r0, [r3, #0]
 800510a:	4620      	mov	r0, r4
 800510c:	b002      	add	sp, #8
 800510e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005112:	6161      	str	r1, [r4, #20]
 8005114:	e7e9      	b.n	80050ea <__d2b+0x56>
 8005116:	a801      	add	r0, sp, #4
 8005118:	f7ff fd5b 	bl	8004bd2 <__lo0bits>
 800511c:	9b01      	ldr	r3, [sp, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	6163      	str	r3, [r4, #20]
 8005122:	3020      	adds	r0, #32
 8005124:	e7e7      	b.n	80050f6 <__d2b+0x62>
 8005126:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800512a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800512e:	6030      	str	r0, [r6, #0]
 8005130:	6918      	ldr	r0, [r3, #16]
 8005132:	f7ff fd2f 	bl	8004b94 <__hi0bits>
 8005136:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800513a:	e7e4      	b.n	8005106 <__d2b+0x72>
 800513c:	08005ad2 	.word	0x08005ad2
 8005140:	08005af4 	.word	0x08005af4

08005144 <__sread>:
 8005144:	b510      	push	{r4, lr}
 8005146:	460c      	mov	r4, r1
 8005148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800514c:	f000 f8a8 	bl	80052a0 <_read_r>
 8005150:	2800      	cmp	r0, #0
 8005152:	bfab      	itete	ge
 8005154:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005156:	89a3      	ldrhlt	r3, [r4, #12]
 8005158:	181b      	addge	r3, r3, r0
 800515a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800515e:	bfac      	ite	ge
 8005160:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005162:	81a3      	strhlt	r3, [r4, #12]
 8005164:	bd10      	pop	{r4, pc}

08005166 <__swrite>:
 8005166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800516a:	461f      	mov	r7, r3
 800516c:	898b      	ldrh	r3, [r1, #12]
 800516e:	4605      	mov	r5, r0
 8005170:	05db      	lsls	r3, r3, #23
 8005172:	460c      	mov	r4, r1
 8005174:	4616      	mov	r6, r2
 8005176:	d505      	bpl.n	8005184 <__swrite+0x1e>
 8005178:	2302      	movs	r3, #2
 800517a:	2200      	movs	r2, #0
 800517c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005180:	f000 f87c 	bl	800527c <_lseek_r>
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	4632      	mov	r2, r6
 8005188:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800518c:	81a3      	strh	r3, [r4, #12]
 800518e:	4628      	mov	r0, r5
 8005190:	463b      	mov	r3, r7
 8005192:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800519a:	f000 b8a3 	b.w	80052e4 <_write_r>

0800519e <__sseek>:
 800519e:	b510      	push	{r4, lr}
 80051a0:	460c      	mov	r4, r1
 80051a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a6:	f000 f869 	bl	800527c <_lseek_r>
 80051aa:	1c43      	adds	r3, r0, #1
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	bf15      	itete	ne
 80051b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051ba:	81a3      	strheq	r3, [r4, #12]
 80051bc:	bf18      	it	ne
 80051be:	81a3      	strhne	r3, [r4, #12]
 80051c0:	bd10      	pop	{r4, pc}

080051c2 <__sclose>:
 80051c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c6:	f000 b849 	b.w	800525c <_close_r>

080051ca <_realloc_r>:
 80051ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051ce:	4680      	mov	r8, r0
 80051d0:	4615      	mov	r5, r2
 80051d2:	460c      	mov	r4, r1
 80051d4:	b921      	cbnz	r1, 80051e0 <_realloc_r+0x16>
 80051d6:	4611      	mov	r1, r2
 80051d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051dc:	f7ff bafe 	b.w	80047dc <_malloc_r>
 80051e0:	b92a      	cbnz	r2, 80051ee <_realloc_r+0x24>
 80051e2:	f000 f8d1 	bl	8005388 <_free_r>
 80051e6:	2400      	movs	r4, #0
 80051e8:	4620      	mov	r0, r4
 80051ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ee:	f000 f925 	bl	800543c <_malloc_usable_size_r>
 80051f2:	4285      	cmp	r5, r0
 80051f4:	4606      	mov	r6, r0
 80051f6:	d802      	bhi.n	80051fe <_realloc_r+0x34>
 80051f8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80051fc:	d8f4      	bhi.n	80051e8 <_realloc_r+0x1e>
 80051fe:	4629      	mov	r1, r5
 8005200:	4640      	mov	r0, r8
 8005202:	f7ff faeb 	bl	80047dc <_malloc_r>
 8005206:	4607      	mov	r7, r0
 8005208:	2800      	cmp	r0, #0
 800520a:	d0ec      	beq.n	80051e6 <_realloc_r+0x1c>
 800520c:	42b5      	cmp	r5, r6
 800520e:	462a      	mov	r2, r5
 8005210:	4621      	mov	r1, r4
 8005212:	bf28      	it	cs
 8005214:	4632      	movcs	r2, r6
 8005216:	f000 f877 	bl	8005308 <memcpy>
 800521a:	4621      	mov	r1, r4
 800521c:	4640      	mov	r0, r8
 800521e:	f000 f8b3 	bl	8005388 <_free_r>
 8005222:	463c      	mov	r4, r7
 8005224:	e7e0      	b.n	80051e8 <_realloc_r+0x1e>

08005226 <memmove>:
 8005226:	4288      	cmp	r0, r1
 8005228:	b510      	push	{r4, lr}
 800522a:	eb01 0402 	add.w	r4, r1, r2
 800522e:	d902      	bls.n	8005236 <memmove+0x10>
 8005230:	4284      	cmp	r4, r0
 8005232:	4623      	mov	r3, r4
 8005234:	d807      	bhi.n	8005246 <memmove+0x20>
 8005236:	1e43      	subs	r3, r0, #1
 8005238:	42a1      	cmp	r1, r4
 800523a:	d008      	beq.n	800524e <memmove+0x28>
 800523c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005240:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005244:	e7f8      	b.n	8005238 <memmove+0x12>
 8005246:	4601      	mov	r1, r0
 8005248:	4402      	add	r2, r0
 800524a:	428a      	cmp	r2, r1
 800524c:	d100      	bne.n	8005250 <memmove+0x2a>
 800524e:	bd10      	pop	{r4, pc}
 8005250:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005254:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005258:	e7f7      	b.n	800524a <memmove+0x24>
	...

0800525c <_close_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	2300      	movs	r3, #0
 8005260:	4d05      	ldr	r5, [pc, #20]	@ (8005278 <_close_r+0x1c>)
 8005262:	4604      	mov	r4, r0
 8005264:	4608      	mov	r0, r1
 8005266:	602b      	str	r3, [r5, #0]
 8005268:	f7fc f895 	bl	8001396 <_close>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d102      	bne.n	8005276 <_close_r+0x1a>
 8005270:	682b      	ldr	r3, [r5, #0]
 8005272:	b103      	cbz	r3, 8005276 <_close_r+0x1a>
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	bd38      	pop	{r3, r4, r5, pc}
 8005278:	20000400 	.word	0x20000400

0800527c <_lseek_r>:
 800527c:	b538      	push	{r3, r4, r5, lr}
 800527e:	4604      	mov	r4, r0
 8005280:	4608      	mov	r0, r1
 8005282:	4611      	mov	r1, r2
 8005284:	2200      	movs	r2, #0
 8005286:	4d05      	ldr	r5, [pc, #20]	@ (800529c <_lseek_r+0x20>)
 8005288:	602a      	str	r2, [r5, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	f7fc f8a7 	bl	80013de <_lseek>
 8005290:	1c43      	adds	r3, r0, #1
 8005292:	d102      	bne.n	800529a <_lseek_r+0x1e>
 8005294:	682b      	ldr	r3, [r5, #0]
 8005296:	b103      	cbz	r3, 800529a <_lseek_r+0x1e>
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	bd38      	pop	{r3, r4, r5, pc}
 800529c:	20000400 	.word	0x20000400

080052a0 <_read_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	4604      	mov	r4, r0
 80052a4:	4608      	mov	r0, r1
 80052a6:	4611      	mov	r1, r2
 80052a8:	2200      	movs	r2, #0
 80052aa:	4d05      	ldr	r5, [pc, #20]	@ (80052c0 <_read_r+0x20>)
 80052ac:	602a      	str	r2, [r5, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	f7fc f838 	bl	8001324 <_read>
 80052b4:	1c43      	adds	r3, r0, #1
 80052b6:	d102      	bne.n	80052be <_read_r+0x1e>
 80052b8:	682b      	ldr	r3, [r5, #0]
 80052ba:	b103      	cbz	r3, 80052be <_read_r+0x1e>
 80052bc:	6023      	str	r3, [r4, #0]
 80052be:	bd38      	pop	{r3, r4, r5, pc}
 80052c0:	20000400 	.word	0x20000400

080052c4 <_sbrk_r>:
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	2300      	movs	r3, #0
 80052c8:	4d05      	ldr	r5, [pc, #20]	@ (80052e0 <_sbrk_r+0x1c>)
 80052ca:	4604      	mov	r4, r0
 80052cc:	4608      	mov	r0, r1
 80052ce:	602b      	str	r3, [r5, #0]
 80052d0:	f7fc f892 	bl	80013f8 <_sbrk>
 80052d4:	1c43      	adds	r3, r0, #1
 80052d6:	d102      	bne.n	80052de <_sbrk_r+0x1a>
 80052d8:	682b      	ldr	r3, [r5, #0]
 80052da:	b103      	cbz	r3, 80052de <_sbrk_r+0x1a>
 80052dc:	6023      	str	r3, [r4, #0]
 80052de:	bd38      	pop	{r3, r4, r5, pc}
 80052e0:	20000400 	.word	0x20000400

080052e4 <_write_r>:
 80052e4:	b538      	push	{r3, r4, r5, lr}
 80052e6:	4604      	mov	r4, r0
 80052e8:	4608      	mov	r0, r1
 80052ea:	4611      	mov	r1, r2
 80052ec:	2200      	movs	r2, #0
 80052ee:	4d05      	ldr	r5, [pc, #20]	@ (8005304 <_write_r+0x20>)
 80052f0:	602a      	str	r2, [r5, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	f7fc f833 	bl	800135e <_write>
 80052f8:	1c43      	adds	r3, r0, #1
 80052fa:	d102      	bne.n	8005302 <_write_r+0x1e>
 80052fc:	682b      	ldr	r3, [r5, #0]
 80052fe:	b103      	cbz	r3, 8005302 <_write_r+0x1e>
 8005300:	6023      	str	r3, [r4, #0]
 8005302:	bd38      	pop	{r3, r4, r5, pc}
 8005304:	20000400 	.word	0x20000400

08005308 <memcpy>:
 8005308:	440a      	add	r2, r1
 800530a:	4291      	cmp	r1, r2
 800530c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005310:	d100      	bne.n	8005314 <memcpy+0xc>
 8005312:	4770      	bx	lr
 8005314:	b510      	push	{r4, lr}
 8005316:	f811 4b01 	ldrb.w	r4, [r1], #1
 800531a:	4291      	cmp	r1, r2
 800531c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005320:	d1f9      	bne.n	8005316 <memcpy+0xe>
 8005322:	bd10      	pop	{r4, pc}

08005324 <__assert_func>:
 8005324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005326:	4614      	mov	r4, r2
 8005328:	461a      	mov	r2, r3
 800532a:	4b09      	ldr	r3, [pc, #36]	@ (8005350 <__assert_func+0x2c>)
 800532c:	4605      	mov	r5, r0
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68d8      	ldr	r0, [r3, #12]
 8005332:	b954      	cbnz	r4, 800534a <__assert_func+0x26>
 8005334:	4b07      	ldr	r3, [pc, #28]	@ (8005354 <__assert_func+0x30>)
 8005336:	461c      	mov	r4, r3
 8005338:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800533c:	9100      	str	r1, [sp, #0]
 800533e:	462b      	mov	r3, r5
 8005340:	4905      	ldr	r1, [pc, #20]	@ (8005358 <__assert_func+0x34>)
 8005342:	f000 f883 	bl	800544c <fiprintf>
 8005346:	f000 f8a0 	bl	800548a <abort>
 800534a:	4b04      	ldr	r3, [pc, #16]	@ (800535c <__assert_func+0x38>)
 800534c:	e7f4      	b.n	8005338 <__assert_func+0x14>
 800534e:	bf00      	nop
 8005350:	20000018 	.word	0x20000018
 8005354:	08005d96 	.word	0x08005d96
 8005358:	08005d68 	.word	0x08005d68
 800535c:	08005d5b 	.word	0x08005d5b

08005360 <_calloc_r>:
 8005360:	b570      	push	{r4, r5, r6, lr}
 8005362:	fba1 5402 	umull	r5, r4, r1, r2
 8005366:	b93c      	cbnz	r4, 8005378 <_calloc_r+0x18>
 8005368:	4629      	mov	r1, r5
 800536a:	f7ff fa37 	bl	80047dc <_malloc_r>
 800536e:	4606      	mov	r6, r0
 8005370:	b928      	cbnz	r0, 800537e <_calloc_r+0x1e>
 8005372:	2600      	movs	r6, #0
 8005374:	4630      	mov	r0, r6
 8005376:	bd70      	pop	{r4, r5, r6, pc}
 8005378:	220c      	movs	r2, #12
 800537a:	6002      	str	r2, [r0, #0]
 800537c:	e7f9      	b.n	8005372 <_calloc_r+0x12>
 800537e:	462a      	mov	r2, r5
 8005380:	4621      	mov	r1, r4
 8005382:	f7fe fa0f 	bl	80037a4 <memset>
 8005386:	e7f5      	b.n	8005374 <_calloc_r+0x14>

08005388 <_free_r>:
 8005388:	b538      	push	{r3, r4, r5, lr}
 800538a:	4605      	mov	r5, r0
 800538c:	2900      	cmp	r1, #0
 800538e:	d040      	beq.n	8005412 <_free_r+0x8a>
 8005390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005394:	1f0c      	subs	r4, r1, #4
 8005396:	2b00      	cmp	r3, #0
 8005398:	bfb8      	it	lt
 800539a:	18e4      	addlt	r4, r4, r3
 800539c:	f7ff fb46 	bl	8004a2c <__malloc_lock>
 80053a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005414 <_free_r+0x8c>)
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	b933      	cbnz	r3, 80053b4 <_free_r+0x2c>
 80053a6:	6063      	str	r3, [r4, #4]
 80053a8:	6014      	str	r4, [r2, #0]
 80053aa:	4628      	mov	r0, r5
 80053ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053b0:	f7ff bb42 	b.w	8004a38 <__malloc_unlock>
 80053b4:	42a3      	cmp	r3, r4
 80053b6:	d908      	bls.n	80053ca <_free_r+0x42>
 80053b8:	6820      	ldr	r0, [r4, #0]
 80053ba:	1821      	adds	r1, r4, r0
 80053bc:	428b      	cmp	r3, r1
 80053be:	bf01      	itttt	eq
 80053c0:	6819      	ldreq	r1, [r3, #0]
 80053c2:	685b      	ldreq	r3, [r3, #4]
 80053c4:	1809      	addeq	r1, r1, r0
 80053c6:	6021      	streq	r1, [r4, #0]
 80053c8:	e7ed      	b.n	80053a6 <_free_r+0x1e>
 80053ca:	461a      	mov	r2, r3
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	b10b      	cbz	r3, 80053d4 <_free_r+0x4c>
 80053d0:	42a3      	cmp	r3, r4
 80053d2:	d9fa      	bls.n	80053ca <_free_r+0x42>
 80053d4:	6811      	ldr	r1, [r2, #0]
 80053d6:	1850      	adds	r0, r2, r1
 80053d8:	42a0      	cmp	r0, r4
 80053da:	d10b      	bne.n	80053f4 <_free_r+0x6c>
 80053dc:	6820      	ldr	r0, [r4, #0]
 80053de:	4401      	add	r1, r0
 80053e0:	1850      	adds	r0, r2, r1
 80053e2:	4283      	cmp	r3, r0
 80053e4:	6011      	str	r1, [r2, #0]
 80053e6:	d1e0      	bne.n	80053aa <_free_r+0x22>
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4408      	add	r0, r1
 80053ee:	6010      	str	r0, [r2, #0]
 80053f0:	6053      	str	r3, [r2, #4]
 80053f2:	e7da      	b.n	80053aa <_free_r+0x22>
 80053f4:	d902      	bls.n	80053fc <_free_r+0x74>
 80053f6:	230c      	movs	r3, #12
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	e7d6      	b.n	80053aa <_free_r+0x22>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	1821      	adds	r1, r4, r0
 8005400:	428b      	cmp	r3, r1
 8005402:	bf01      	itttt	eq
 8005404:	6819      	ldreq	r1, [r3, #0]
 8005406:	685b      	ldreq	r3, [r3, #4]
 8005408:	1809      	addeq	r1, r1, r0
 800540a:	6021      	streq	r1, [r4, #0]
 800540c:	6063      	str	r3, [r4, #4]
 800540e:	6054      	str	r4, [r2, #4]
 8005410:	e7cb      	b.n	80053aa <_free_r+0x22>
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	200003fc 	.word	0x200003fc

08005418 <__ascii_mbtowc>:
 8005418:	b082      	sub	sp, #8
 800541a:	b901      	cbnz	r1, 800541e <__ascii_mbtowc+0x6>
 800541c:	a901      	add	r1, sp, #4
 800541e:	b142      	cbz	r2, 8005432 <__ascii_mbtowc+0x1a>
 8005420:	b14b      	cbz	r3, 8005436 <__ascii_mbtowc+0x1e>
 8005422:	7813      	ldrb	r3, [r2, #0]
 8005424:	600b      	str	r3, [r1, #0]
 8005426:	7812      	ldrb	r2, [r2, #0]
 8005428:	1e10      	subs	r0, r2, #0
 800542a:	bf18      	it	ne
 800542c:	2001      	movne	r0, #1
 800542e:	b002      	add	sp, #8
 8005430:	4770      	bx	lr
 8005432:	4610      	mov	r0, r2
 8005434:	e7fb      	b.n	800542e <__ascii_mbtowc+0x16>
 8005436:	f06f 0001 	mvn.w	r0, #1
 800543a:	e7f8      	b.n	800542e <__ascii_mbtowc+0x16>

0800543c <_malloc_usable_size_r>:
 800543c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005440:	1f18      	subs	r0, r3, #4
 8005442:	2b00      	cmp	r3, #0
 8005444:	bfbc      	itt	lt
 8005446:	580b      	ldrlt	r3, [r1, r0]
 8005448:	18c0      	addlt	r0, r0, r3
 800544a:	4770      	bx	lr

0800544c <fiprintf>:
 800544c:	b40e      	push	{r1, r2, r3}
 800544e:	b503      	push	{r0, r1, lr}
 8005450:	4601      	mov	r1, r0
 8005452:	ab03      	add	r3, sp, #12
 8005454:	4805      	ldr	r0, [pc, #20]	@ (800546c <fiprintf+0x20>)
 8005456:	f853 2b04 	ldr.w	r2, [r3], #4
 800545a:	6800      	ldr	r0, [r0, #0]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	f000 f843 	bl	80054e8 <_vfiprintf_r>
 8005462:	b002      	add	sp, #8
 8005464:	f85d eb04 	ldr.w	lr, [sp], #4
 8005468:	b003      	add	sp, #12
 800546a:	4770      	bx	lr
 800546c:	20000018 	.word	0x20000018

08005470 <__ascii_wctomb>:
 8005470:	4603      	mov	r3, r0
 8005472:	4608      	mov	r0, r1
 8005474:	b141      	cbz	r1, 8005488 <__ascii_wctomb+0x18>
 8005476:	2aff      	cmp	r2, #255	@ 0xff
 8005478:	d904      	bls.n	8005484 <__ascii_wctomb+0x14>
 800547a:	228a      	movs	r2, #138	@ 0x8a
 800547c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4770      	bx	lr
 8005484:	2001      	movs	r0, #1
 8005486:	700a      	strb	r2, [r1, #0]
 8005488:	4770      	bx	lr

0800548a <abort>:
 800548a:	2006      	movs	r0, #6
 800548c:	b508      	push	{r3, lr}
 800548e:	f000 fa83 	bl	8005998 <raise>
 8005492:	2001      	movs	r0, #1
 8005494:	f7fb ff3b 	bl	800130e <_exit>

08005498 <__sfputc_r>:
 8005498:	6893      	ldr	r3, [r2, #8]
 800549a:	b410      	push	{r4}
 800549c:	3b01      	subs	r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	6093      	str	r3, [r2, #8]
 80054a2:	da07      	bge.n	80054b4 <__sfputc_r+0x1c>
 80054a4:	6994      	ldr	r4, [r2, #24]
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	db01      	blt.n	80054ae <__sfputc_r+0x16>
 80054aa:	290a      	cmp	r1, #10
 80054ac:	d102      	bne.n	80054b4 <__sfputc_r+0x1c>
 80054ae:	bc10      	pop	{r4}
 80054b0:	f000 b932 	b.w	8005718 <__swbuf_r>
 80054b4:	6813      	ldr	r3, [r2, #0]
 80054b6:	1c58      	adds	r0, r3, #1
 80054b8:	6010      	str	r0, [r2, #0]
 80054ba:	7019      	strb	r1, [r3, #0]
 80054bc:	4608      	mov	r0, r1
 80054be:	bc10      	pop	{r4}
 80054c0:	4770      	bx	lr

080054c2 <__sfputs_r>:
 80054c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c4:	4606      	mov	r6, r0
 80054c6:	460f      	mov	r7, r1
 80054c8:	4614      	mov	r4, r2
 80054ca:	18d5      	adds	r5, r2, r3
 80054cc:	42ac      	cmp	r4, r5
 80054ce:	d101      	bne.n	80054d4 <__sfputs_r+0x12>
 80054d0:	2000      	movs	r0, #0
 80054d2:	e007      	b.n	80054e4 <__sfputs_r+0x22>
 80054d4:	463a      	mov	r2, r7
 80054d6:	4630      	mov	r0, r6
 80054d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054dc:	f7ff ffdc 	bl	8005498 <__sfputc_r>
 80054e0:	1c43      	adds	r3, r0, #1
 80054e2:	d1f3      	bne.n	80054cc <__sfputs_r+0xa>
 80054e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054e8 <_vfiprintf_r>:
 80054e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	460d      	mov	r5, r1
 80054ee:	4614      	mov	r4, r2
 80054f0:	4698      	mov	r8, r3
 80054f2:	4606      	mov	r6, r0
 80054f4:	b09d      	sub	sp, #116	@ 0x74
 80054f6:	b118      	cbz	r0, 8005500 <_vfiprintf_r+0x18>
 80054f8:	6a03      	ldr	r3, [r0, #32]
 80054fa:	b90b      	cbnz	r3, 8005500 <_vfiprintf_r+0x18>
 80054fc:	f7fe f91c 	bl	8003738 <__sinit>
 8005500:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005502:	07d9      	lsls	r1, r3, #31
 8005504:	d405      	bmi.n	8005512 <_vfiprintf_r+0x2a>
 8005506:	89ab      	ldrh	r3, [r5, #12]
 8005508:	059a      	lsls	r2, r3, #22
 800550a:	d402      	bmi.n	8005512 <_vfiprintf_r+0x2a>
 800550c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800550e:	f7fe f980 	bl	8003812 <__retarget_lock_acquire_recursive>
 8005512:	89ab      	ldrh	r3, [r5, #12]
 8005514:	071b      	lsls	r3, r3, #28
 8005516:	d501      	bpl.n	800551c <_vfiprintf_r+0x34>
 8005518:	692b      	ldr	r3, [r5, #16]
 800551a:	b99b      	cbnz	r3, 8005544 <_vfiprintf_r+0x5c>
 800551c:	4629      	mov	r1, r5
 800551e:	4630      	mov	r0, r6
 8005520:	f000 f938 	bl	8005794 <__swsetup_r>
 8005524:	b170      	cbz	r0, 8005544 <_vfiprintf_r+0x5c>
 8005526:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005528:	07dc      	lsls	r4, r3, #31
 800552a:	d504      	bpl.n	8005536 <_vfiprintf_r+0x4e>
 800552c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005530:	b01d      	add	sp, #116	@ 0x74
 8005532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005536:	89ab      	ldrh	r3, [r5, #12]
 8005538:	0598      	lsls	r0, r3, #22
 800553a:	d4f7      	bmi.n	800552c <_vfiprintf_r+0x44>
 800553c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800553e:	f7fe f969 	bl	8003814 <__retarget_lock_release_recursive>
 8005542:	e7f3      	b.n	800552c <_vfiprintf_r+0x44>
 8005544:	2300      	movs	r3, #0
 8005546:	9309      	str	r3, [sp, #36]	@ 0x24
 8005548:	2320      	movs	r3, #32
 800554a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800554e:	2330      	movs	r3, #48	@ 0x30
 8005550:	f04f 0901 	mov.w	r9, #1
 8005554:	f8cd 800c 	str.w	r8, [sp, #12]
 8005558:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005704 <_vfiprintf_r+0x21c>
 800555c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005560:	4623      	mov	r3, r4
 8005562:	469a      	mov	sl, r3
 8005564:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005568:	b10a      	cbz	r2, 800556e <_vfiprintf_r+0x86>
 800556a:	2a25      	cmp	r2, #37	@ 0x25
 800556c:	d1f9      	bne.n	8005562 <_vfiprintf_r+0x7a>
 800556e:	ebba 0b04 	subs.w	fp, sl, r4
 8005572:	d00b      	beq.n	800558c <_vfiprintf_r+0xa4>
 8005574:	465b      	mov	r3, fp
 8005576:	4622      	mov	r2, r4
 8005578:	4629      	mov	r1, r5
 800557a:	4630      	mov	r0, r6
 800557c:	f7ff ffa1 	bl	80054c2 <__sfputs_r>
 8005580:	3001      	adds	r0, #1
 8005582:	f000 80a7 	beq.w	80056d4 <_vfiprintf_r+0x1ec>
 8005586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005588:	445a      	add	r2, fp
 800558a:	9209      	str	r2, [sp, #36]	@ 0x24
 800558c:	f89a 3000 	ldrb.w	r3, [sl]
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 809f 	beq.w	80056d4 <_vfiprintf_r+0x1ec>
 8005596:	2300      	movs	r3, #0
 8005598:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800559c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055a0:	f10a 0a01 	add.w	sl, sl, #1
 80055a4:	9304      	str	r3, [sp, #16]
 80055a6:	9307      	str	r3, [sp, #28]
 80055a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80055ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80055ae:	4654      	mov	r4, sl
 80055b0:	2205      	movs	r2, #5
 80055b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b6:	4853      	ldr	r0, [pc, #332]	@ (8005704 <_vfiprintf_r+0x21c>)
 80055b8:	f7fe f92d 	bl	8003816 <memchr>
 80055bc:	9a04      	ldr	r2, [sp, #16]
 80055be:	b9d8      	cbnz	r0, 80055f8 <_vfiprintf_r+0x110>
 80055c0:	06d1      	lsls	r1, r2, #27
 80055c2:	bf44      	itt	mi
 80055c4:	2320      	movmi	r3, #32
 80055c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055ca:	0713      	lsls	r3, r2, #28
 80055cc:	bf44      	itt	mi
 80055ce:	232b      	movmi	r3, #43	@ 0x2b
 80055d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055d4:	f89a 3000 	ldrb.w	r3, [sl]
 80055d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80055da:	d015      	beq.n	8005608 <_vfiprintf_r+0x120>
 80055dc:	4654      	mov	r4, sl
 80055de:	2000      	movs	r0, #0
 80055e0:	f04f 0c0a 	mov.w	ip, #10
 80055e4:	9a07      	ldr	r2, [sp, #28]
 80055e6:	4621      	mov	r1, r4
 80055e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055ec:	3b30      	subs	r3, #48	@ 0x30
 80055ee:	2b09      	cmp	r3, #9
 80055f0:	d94b      	bls.n	800568a <_vfiprintf_r+0x1a2>
 80055f2:	b1b0      	cbz	r0, 8005622 <_vfiprintf_r+0x13a>
 80055f4:	9207      	str	r2, [sp, #28]
 80055f6:	e014      	b.n	8005622 <_vfiprintf_r+0x13a>
 80055f8:	eba0 0308 	sub.w	r3, r0, r8
 80055fc:	fa09 f303 	lsl.w	r3, r9, r3
 8005600:	4313      	orrs	r3, r2
 8005602:	46a2      	mov	sl, r4
 8005604:	9304      	str	r3, [sp, #16]
 8005606:	e7d2      	b.n	80055ae <_vfiprintf_r+0xc6>
 8005608:	9b03      	ldr	r3, [sp, #12]
 800560a:	1d19      	adds	r1, r3, #4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	9103      	str	r1, [sp, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	bfbb      	ittet	lt
 8005614:	425b      	neglt	r3, r3
 8005616:	f042 0202 	orrlt.w	r2, r2, #2
 800561a:	9307      	strge	r3, [sp, #28]
 800561c:	9307      	strlt	r3, [sp, #28]
 800561e:	bfb8      	it	lt
 8005620:	9204      	strlt	r2, [sp, #16]
 8005622:	7823      	ldrb	r3, [r4, #0]
 8005624:	2b2e      	cmp	r3, #46	@ 0x2e
 8005626:	d10a      	bne.n	800563e <_vfiprintf_r+0x156>
 8005628:	7863      	ldrb	r3, [r4, #1]
 800562a:	2b2a      	cmp	r3, #42	@ 0x2a
 800562c:	d132      	bne.n	8005694 <_vfiprintf_r+0x1ac>
 800562e:	9b03      	ldr	r3, [sp, #12]
 8005630:	3402      	adds	r4, #2
 8005632:	1d1a      	adds	r2, r3, #4
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	9203      	str	r2, [sp, #12]
 8005638:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800563c:	9305      	str	r3, [sp, #20]
 800563e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005708 <_vfiprintf_r+0x220>
 8005642:	2203      	movs	r2, #3
 8005644:	4650      	mov	r0, sl
 8005646:	7821      	ldrb	r1, [r4, #0]
 8005648:	f7fe f8e5 	bl	8003816 <memchr>
 800564c:	b138      	cbz	r0, 800565e <_vfiprintf_r+0x176>
 800564e:	2240      	movs	r2, #64	@ 0x40
 8005650:	9b04      	ldr	r3, [sp, #16]
 8005652:	eba0 000a 	sub.w	r0, r0, sl
 8005656:	4082      	lsls	r2, r0
 8005658:	4313      	orrs	r3, r2
 800565a:	3401      	adds	r4, #1
 800565c:	9304      	str	r3, [sp, #16]
 800565e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005662:	2206      	movs	r2, #6
 8005664:	4829      	ldr	r0, [pc, #164]	@ (800570c <_vfiprintf_r+0x224>)
 8005666:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800566a:	f7fe f8d4 	bl	8003816 <memchr>
 800566e:	2800      	cmp	r0, #0
 8005670:	d03f      	beq.n	80056f2 <_vfiprintf_r+0x20a>
 8005672:	4b27      	ldr	r3, [pc, #156]	@ (8005710 <_vfiprintf_r+0x228>)
 8005674:	bb1b      	cbnz	r3, 80056be <_vfiprintf_r+0x1d6>
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	3307      	adds	r3, #7
 800567a:	f023 0307 	bic.w	r3, r3, #7
 800567e:	3308      	adds	r3, #8
 8005680:	9303      	str	r3, [sp, #12]
 8005682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005684:	443b      	add	r3, r7
 8005686:	9309      	str	r3, [sp, #36]	@ 0x24
 8005688:	e76a      	b.n	8005560 <_vfiprintf_r+0x78>
 800568a:	460c      	mov	r4, r1
 800568c:	2001      	movs	r0, #1
 800568e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005692:	e7a8      	b.n	80055e6 <_vfiprintf_r+0xfe>
 8005694:	2300      	movs	r3, #0
 8005696:	f04f 0c0a 	mov.w	ip, #10
 800569a:	4619      	mov	r1, r3
 800569c:	3401      	adds	r4, #1
 800569e:	9305      	str	r3, [sp, #20]
 80056a0:	4620      	mov	r0, r4
 80056a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056a6:	3a30      	subs	r2, #48	@ 0x30
 80056a8:	2a09      	cmp	r2, #9
 80056aa:	d903      	bls.n	80056b4 <_vfiprintf_r+0x1cc>
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d0c6      	beq.n	800563e <_vfiprintf_r+0x156>
 80056b0:	9105      	str	r1, [sp, #20]
 80056b2:	e7c4      	b.n	800563e <_vfiprintf_r+0x156>
 80056b4:	4604      	mov	r4, r0
 80056b6:	2301      	movs	r3, #1
 80056b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80056bc:	e7f0      	b.n	80056a0 <_vfiprintf_r+0x1b8>
 80056be:	ab03      	add	r3, sp, #12
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	462a      	mov	r2, r5
 80056c4:	4630      	mov	r0, r6
 80056c6:	4b13      	ldr	r3, [pc, #76]	@ (8005714 <_vfiprintf_r+0x22c>)
 80056c8:	a904      	add	r1, sp, #16
 80056ca:	f7fd fbb7 	bl	8002e3c <_printf_float>
 80056ce:	4607      	mov	r7, r0
 80056d0:	1c78      	adds	r0, r7, #1
 80056d2:	d1d6      	bne.n	8005682 <_vfiprintf_r+0x19a>
 80056d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80056d6:	07d9      	lsls	r1, r3, #31
 80056d8:	d405      	bmi.n	80056e6 <_vfiprintf_r+0x1fe>
 80056da:	89ab      	ldrh	r3, [r5, #12]
 80056dc:	059a      	lsls	r2, r3, #22
 80056de:	d402      	bmi.n	80056e6 <_vfiprintf_r+0x1fe>
 80056e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80056e2:	f7fe f897 	bl	8003814 <__retarget_lock_release_recursive>
 80056e6:	89ab      	ldrh	r3, [r5, #12]
 80056e8:	065b      	lsls	r3, r3, #25
 80056ea:	f53f af1f 	bmi.w	800552c <_vfiprintf_r+0x44>
 80056ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056f0:	e71e      	b.n	8005530 <_vfiprintf_r+0x48>
 80056f2:	ab03      	add	r3, sp, #12
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	462a      	mov	r2, r5
 80056f8:	4630      	mov	r0, r6
 80056fa:	4b06      	ldr	r3, [pc, #24]	@ (8005714 <_vfiprintf_r+0x22c>)
 80056fc:	a904      	add	r1, sp, #16
 80056fe:	f7fd fe3b 	bl	8003378 <_printf_i>
 8005702:	e7e4      	b.n	80056ce <_vfiprintf_r+0x1e6>
 8005704:	08005ae3 	.word	0x08005ae3
 8005708:	08005ae9 	.word	0x08005ae9
 800570c:	08005aed 	.word	0x08005aed
 8005710:	08002e3d 	.word	0x08002e3d
 8005714:	080054c3 	.word	0x080054c3

08005718 <__swbuf_r>:
 8005718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571a:	460e      	mov	r6, r1
 800571c:	4614      	mov	r4, r2
 800571e:	4605      	mov	r5, r0
 8005720:	b118      	cbz	r0, 800572a <__swbuf_r+0x12>
 8005722:	6a03      	ldr	r3, [r0, #32]
 8005724:	b90b      	cbnz	r3, 800572a <__swbuf_r+0x12>
 8005726:	f7fe f807 	bl	8003738 <__sinit>
 800572a:	69a3      	ldr	r3, [r4, #24]
 800572c:	60a3      	str	r3, [r4, #8]
 800572e:	89a3      	ldrh	r3, [r4, #12]
 8005730:	071a      	lsls	r2, r3, #28
 8005732:	d501      	bpl.n	8005738 <__swbuf_r+0x20>
 8005734:	6923      	ldr	r3, [r4, #16]
 8005736:	b943      	cbnz	r3, 800574a <__swbuf_r+0x32>
 8005738:	4621      	mov	r1, r4
 800573a:	4628      	mov	r0, r5
 800573c:	f000 f82a 	bl	8005794 <__swsetup_r>
 8005740:	b118      	cbz	r0, 800574a <__swbuf_r+0x32>
 8005742:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005746:	4638      	mov	r0, r7
 8005748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800574a:	6823      	ldr	r3, [r4, #0]
 800574c:	6922      	ldr	r2, [r4, #16]
 800574e:	b2f6      	uxtb	r6, r6
 8005750:	1a98      	subs	r0, r3, r2
 8005752:	6963      	ldr	r3, [r4, #20]
 8005754:	4637      	mov	r7, r6
 8005756:	4283      	cmp	r3, r0
 8005758:	dc05      	bgt.n	8005766 <__swbuf_r+0x4e>
 800575a:	4621      	mov	r1, r4
 800575c:	4628      	mov	r0, r5
 800575e:	f7ff f93d 	bl	80049dc <_fflush_r>
 8005762:	2800      	cmp	r0, #0
 8005764:	d1ed      	bne.n	8005742 <__swbuf_r+0x2a>
 8005766:	68a3      	ldr	r3, [r4, #8]
 8005768:	3b01      	subs	r3, #1
 800576a:	60a3      	str	r3, [r4, #8]
 800576c:	6823      	ldr	r3, [r4, #0]
 800576e:	1c5a      	adds	r2, r3, #1
 8005770:	6022      	str	r2, [r4, #0]
 8005772:	701e      	strb	r6, [r3, #0]
 8005774:	6962      	ldr	r2, [r4, #20]
 8005776:	1c43      	adds	r3, r0, #1
 8005778:	429a      	cmp	r2, r3
 800577a:	d004      	beq.n	8005786 <__swbuf_r+0x6e>
 800577c:	89a3      	ldrh	r3, [r4, #12]
 800577e:	07db      	lsls	r3, r3, #31
 8005780:	d5e1      	bpl.n	8005746 <__swbuf_r+0x2e>
 8005782:	2e0a      	cmp	r6, #10
 8005784:	d1df      	bne.n	8005746 <__swbuf_r+0x2e>
 8005786:	4621      	mov	r1, r4
 8005788:	4628      	mov	r0, r5
 800578a:	f7ff f927 	bl	80049dc <_fflush_r>
 800578e:	2800      	cmp	r0, #0
 8005790:	d0d9      	beq.n	8005746 <__swbuf_r+0x2e>
 8005792:	e7d6      	b.n	8005742 <__swbuf_r+0x2a>

08005794 <__swsetup_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4b29      	ldr	r3, [pc, #164]	@ (800583c <__swsetup_r+0xa8>)
 8005798:	4605      	mov	r5, r0
 800579a:	6818      	ldr	r0, [r3, #0]
 800579c:	460c      	mov	r4, r1
 800579e:	b118      	cbz	r0, 80057a8 <__swsetup_r+0x14>
 80057a0:	6a03      	ldr	r3, [r0, #32]
 80057a2:	b90b      	cbnz	r3, 80057a8 <__swsetup_r+0x14>
 80057a4:	f7fd ffc8 	bl	8003738 <__sinit>
 80057a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ac:	0719      	lsls	r1, r3, #28
 80057ae:	d422      	bmi.n	80057f6 <__swsetup_r+0x62>
 80057b0:	06da      	lsls	r2, r3, #27
 80057b2:	d407      	bmi.n	80057c4 <__swsetup_r+0x30>
 80057b4:	2209      	movs	r2, #9
 80057b6:	602a      	str	r2, [r5, #0]
 80057b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057c0:	81a3      	strh	r3, [r4, #12]
 80057c2:	e033      	b.n	800582c <__swsetup_r+0x98>
 80057c4:	0758      	lsls	r0, r3, #29
 80057c6:	d512      	bpl.n	80057ee <__swsetup_r+0x5a>
 80057c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057ca:	b141      	cbz	r1, 80057de <__swsetup_r+0x4a>
 80057cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057d0:	4299      	cmp	r1, r3
 80057d2:	d002      	beq.n	80057da <__swsetup_r+0x46>
 80057d4:	4628      	mov	r0, r5
 80057d6:	f7ff fdd7 	bl	8005388 <_free_r>
 80057da:	2300      	movs	r3, #0
 80057dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80057de:	89a3      	ldrh	r3, [r4, #12]
 80057e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057e4:	81a3      	strh	r3, [r4, #12]
 80057e6:	2300      	movs	r3, #0
 80057e8:	6063      	str	r3, [r4, #4]
 80057ea:	6923      	ldr	r3, [r4, #16]
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	f043 0308 	orr.w	r3, r3, #8
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	6923      	ldr	r3, [r4, #16]
 80057f8:	b94b      	cbnz	r3, 800580e <__swsetup_r+0x7a>
 80057fa:	89a3      	ldrh	r3, [r4, #12]
 80057fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005804:	d003      	beq.n	800580e <__swsetup_r+0x7a>
 8005806:	4621      	mov	r1, r4
 8005808:	4628      	mov	r0, r5
 800580a:	f000 f83e 	bl	800588a <__smakebuf_r>
 800580e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005812:	f013 0201 	ands.w	r2, r3, #1
 8005816:	d00a      	beq.n	800582e <__swsetup_r+0x9a>
 8005818:	2200      	movs	r2, #0
 800581a:	60a2      	str	r2, [r4, #8]
 800581c:	6962      	ldr	r2, [r4, #20]
 800581e:	4252      	negs	r2, r2
 8005820:	61a2      	str	r2, [r4, #24]
 8005822:	6922      	ldr	r2, [r4, #16]
 8005824:	b942      	cbnz	r2, 8005838 <__swsetup_r+0xa4>
 8005826:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800582a:	d1c5      	bne.n	80057b8 <__swsetup_r+0x24>
 800582c:	bd38      	pop	{r3, r4, r5, pc}
 800582e:	0799      	lsls	r1, r3, #30
 8005830:	bf58      	it	pl
 8005832:	6962      	ldrpl	r2, [r4, #20]
 8005834:	60a2      	str	r2, [r4, #8]
 8005836:	e7f4      	b.n	8005822 <__swsetup_r+0x8e>
 8005838:	2000      	movs	r0, #0
 800583a:	e7f7      	b.n	800582c <__swsetup_r+0x98>
 800583c:	20000018 	.word	0x20000018

08005840 <__swhatbuf_r>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	460c      	mov	r4, r1
 8005844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005848:	4615      	mov	r5, r2
 800584a:	2900      	cmp	r1, #0
 800584c:	461e      	mov	r6, r3
 800584e:	b096      	sub	sp, #88	@ 0x58
 8005850:	da0c      	bge.n	800586c <__swhatbuf_r+0x2c>
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	2100      	movs	r1, #0
 8005856:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800585a:	bf14      	ite	ne
 800585c:	2340      	movne	r3, #64	@ 0x40
 800585e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005862:	2000      	movs	r0, #0
 8005864:	6031      	str	r1, [r6, #0]
 8005866:	602b      	str	r3, [r5, #0]
 8005868:	b016      	add	sp, #88	@ 0x58
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	466a      	mov	r2, sp
 800586e:	f000 f849 	bl	8005904 <_fstat_r>
 8005872:	2800      	cmp	r0, #0
 8005874:	dbed      	blt.n	8005852 <__swhatbuf_r+0x12>
 8005876:	9901      	ldr	r1, [sp, #4]
 8005878:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800587c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005880:	4259      	negs	r1, r3
 8005882:	4159      	adcs	r1, r3
 8005884:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005888:	e7eb      	b.n	8005862 <__swhatbuf_r+0x22>

0800588a <__smakebuf_r>:
 800588a:	898b      	ldrh	r3, [r1, #12]
 800588c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800588e:	079d      	lsls	r5, r3, #30
 8005890:	4606      	mov	r6, r0
 8005892:	460c      	mov	r4, r1
 8005894:	d507      	bpl.n	80058a6 <__smakebuf_r+0x1c>
 8005896:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800589a:	6023      	str	r3, [r4, #0]
 800589c:	6123      	str	r3, [r4, #16]
 800589e:	2301      	movs	r3, #1
 80058a0:	6163      	str	r3, [r4, #20]
 80058a2:	b003      	add	sp, #12
 80058a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058a6:	466a      	mov	r2, sp
 80058a8:	ab01      	add	r3, sp, #4
 80058aa:	f7ff ffc9 	bl	8005840 <__swhatbuf_r>
 80058ae:	9f00      	ldr	r7, [sp, #0]
 80058b0:	4605      	mov	r5, r0
 80058b2:	4639      	mov	r1, r7
 80058b4:	4630      	mov	r0, r6
 80058b6:	f7fe ff91 	bl	80047dc <_malloc_r>
 80058ba:	b948      	cbnz	r0, 80058d0 <__smakebuf_r+0x46>
 80058bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058c0:	059a      	lsls	r2, r3, #22
 80058c2:	d4ee      	bmi.n	80058a2 <__smakebuf_r+0x18>
 80058c4:	f023 0303 	bic.w	r3, r3, #3
 80058c8:	f043 0302 	orr.w	r3, r3, #2
 80058cc:	81a3      	strh	r3, [r4, #12]
 80058ce:	e7e2      	b.n	8005896 <__smakebuf_r+0xc>
 80058d0:	89a3      	ldrh	r3, [r4, #12]
 80058d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80058d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058da:	81a3      	strh	r3, [r4, #12]
 80058dc:	9b01      	ldr	r3, [sp, #4]
 80058de:	6020      	str	r0, [r4, #0]
 80058e0:	b15b      	cbz	r3, 80058fa <__smakebuf_r+0x70>
 80058e2:	4630      	mov	r0, r6
 80058e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058e8:	f000 f81e 	bl	8005928 <_isatty_r>
 80058ec:	b128      	cbz	r0, 80058fa <__smakebuf_r+0x70>
 80058ee:	89a3      	ldrh	r3, [r4, #12]
 80058f0:	f023 0303 	bic.w	r3, r3, #3
 80058f4:	f043 0301 	orr.w	r3, r3, #1
 80058f8:	81a3      	strh	r3, [r4, #12]
 80058fa:	89a3      	ldrh	r3, [r4, #12]
 80058fc:	431d      	orrs	r5, r3
 80058fe:	81a5      	strh	r5, [r4, #12]
 8005900:	e7cf      	b.n	80058a2 <__smakebuf_r+0x18>
	...

08005904 <_fstat_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	2300      	movs	r3, #0
 8005908:	4d06      	ldr	r5, [pc, #24]	@ (8005924 <_fstat_r+0x20>)
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	4611      	mov	r1, r2
 8005910:	602b      	str	r3, [r5, #0]
 8005912:	f7fb fd4b 	bl	80013ac <_fstat>
 8005916:	1c43      	adds	r3, r0, #1
 8005918:	d102      	bne.n	8005920 <_fstat_r+0x1c>
 800591a:	682b      	ldr	r3, [r5, #0]
 800591c:	b103      	cbz	r3, 8005920 <_fstat_r+0x1c>
 800591e:	6023      	str	r3, [r4, #0]
 8005920:	bd38      	pop	{r3, r4, r5, pc}
 8005922:	bf00      	nop
 8005924:	20000400 	.word	0x20000400

08005928 <_isatty_r>:
 8005928:	b538      	push	{r3, r4, r5, lr}
 800592a:	2300      	movs	r3, #0
 800592c:	4d05      	ldr	r5, [pc, #20]	@ (8005944 <_isatty_r+0x1c>)
 800592e:	4604      	mov	r4, r0
 8005930:	4608      	mov	r0, r1
 8005932:	602b      	str	r3, [r5, #0]
 8005934:	f7fb fd49 	bl	80013ca <_isatty>
 8005938:	1c43      	adds	r3, r0, #1
 800593a:	d102      	bne.n	8005942 <_isatty_r+0x1a>
 800593c:	682b      	ldr	r3, [r5, #0]
 800593e:	b103      	cbz	r3, 8005942 <_isatty_r+0x1a>
 8005940:	6023      	str	r3, [r4, #0]
 8005942:	bd38      	pop	{r3, r4, r5, pc}
 8005944:	20000400 	.word	0x20000400

08005948 <_raise_r>:
 8005948:	291f      	cmp	r1, #31
 800594a:	b538      	push	{r3, r4, r5, lr}
 800594c:	4605      	mov	r5, r0
 800594e:	460c      	mov	r4, r1
 8005950:	d904      	bls.n	800595c <_raise_r+0x14>
 8005952:	2316      	movs	r3, #22
 8005954:	6003      	str	r3, [r0, #0]
 8005956:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800595e:	b112      	cbz	r2, 8005966 <_raise_r+0x1e>
 8005960:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005964:	b94b      	cbnz	r3, 800597a <_raise_r+0x32>
 8005966:	4628      	mov	r0, r5
 8005968:	f000 f830 	bl	80059cc <_getpid_r>
 800596c:	4622      	mov	r2, r4
 800596e:	4601      	mov	r1, r0
 8005970:	4628      	mov	r0, r5
 8005972:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005976:	f000 b817 	b.w	80059a8 <_kill_r>
 800597a:	2b01      	cmp	r3, #1
 800597c:	d00a      	beq.n	8005994 <_raise_r+0x4c>
 800597e:	1c59      	adds	r1, r3, #1
 8005980:	d103      	bne.n	800598a <_raise_r+0x42>
 8005982:	2316      	movs	r3, #22
 8005984:	6003      	str	r3, [r0, #0]
 8005986:	2001      	movs	r0, #1
 8005988:	e7e7      	b.n	800595a <_raise_r+0x12>
 800598a:	2100      	movs	r1, #0
 800598c:	4620      	mov	r0, r4
 800598e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005992:	4798      	blx	r3
 8005994:	2000      	movs	r0, #0
 8005996:	e7e0      	b.n	800595a <_raise_r+0x12>

08005998 <raise>:
 8005998:	4b02      	ldr	r3, [pc, #8]	@ (80059a4 <raise+0xc>)
 800599a:	4601      	mov	r1, r0
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	f7ff bfd3 	b.w	8005948 <_raise_r>
 80059a2:	bf00      	nop
 80059a4:	20000018 	.word	0x20000018

080059a8 <_kill_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	2300      	movs	r3, #0
 80059ac:	4d06      	ldr	r5, [pc, #24]	@ (80059c8 <_kill_r+0x20>)
 80059ae:	4604      	mov	r4, r0
 80059b0:	4608      	mov	r0, r1
 80059b2:	4611      	mov	r1, r2
 80059b4:	602b      	str	r3, [r5, #0]
 80059b6:	f7fb fc9a 	bl	80012ee <_kill>
 80059ba:	1c43      	adds	r3, r0, #1
 80059bc:	d102      	bne.n	80059c4 <_kill_r+0x1c>
 80059be:	682b      	ldr	r3, [r5, #0]
 80059c0:	b103      	cbz	r3, 80059c4 <_kill_r+0x1c>
 80059c2:	6023      	str	r3, [r4, #0]
 80059c4:	bd38      	pop	{r3, r4, r5, pc}
 80059c6:	bf00      	nop
 80059c8:	20000400 	.word	0x20000400

080059cc <_getpid_r>:
 80059cc:	f7fb bc88 	b.w	80012e0 <_getpid>

080059d0 <_init>:
 80059d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d2:	bf00      	nop
 80059d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d6:	bc08      	pop	{r3}
 80059d8:	469e      	mov	lr, r3
 80059da:	4770      	bx	lr

080059dc <_fini>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	bf00      	nop
 80059e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059e2:	bc08      	pop	{r3}
 80059e4:	469e      	mov	lr, r3
 80059e6:	4770      	bx	lr
