# Reading E:/EYantra2k20/modelsim_ase/tcl/vsim/pref.tcl
# do RIPPLE_CARRY_ADDER_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/EYantra2k20/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIPPLE_CARRY_ADDER {E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:35 on Oct 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIPPLE_CARRY_ADDER" E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v 
# -- Compiling module FULL_ADDER
# 
# Top level modules:
# 	FULL_ADDER
# End time: 23:02:35 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIPPLE_CARRY_ADDER {E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:35 on Oct 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIPPLE_CARRY_ADDER" E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v 
# -- Compiling module RIPPLE_CARRY_ADDER
# 
# Top level modules:
# 	RIPPLE_CARRY_ADDER
# End time: 23:02:35 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIPPLE_CARRY_ADDER {E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER_TESTBENCH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:35 on Oct 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIPPLE_CARRY_ADDER" E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER_TESTBENCH.v 
# -- Compiling module RIPPLE_CARRY_ADDER_TESTBENCH
# 
# Top level modules:
# 	RIPPLE_CARRY_ADDER_TESTBENCH
# End time: 23:02:35 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  RIPPLE_CARRY_ADDER_TESTBENCH
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" RIPPLE_CARRY_ADDER_TESTBENCH 
# Start time: 23:02:37 on Oct 11,2020
# Loading work.RIPPLE_CARRY_ADDER_TESTBENCH
# Loading work.RIPPLE_CARRY_ADDER
# Loading work.FULL_ADDER
# ** Warning: (vsim-3017) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(9): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /RIPPLE_CARRY_ADDER_TESTBENCH/uut/FA0 File: E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v
# ** Warning: (vsim-3722) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(9): [TFMPC] - Missing connection for port 'c_out'.
# ** Warning: (vsim-3017) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(10): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /RIPPLE_CARRY_ADDER_TESTBENCH/uut/FA1 File: E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v
# ** Warning: (vsim-3722) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(10): [TFMPC] - Missing connection for port 'c_out'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Load canceled
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.RIPPLE_CARRY_ADDER_TESTBENCH
# End time: 23:06:31 on Oct 11,2020, Elapsed time: 0:03:54
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.RIPPLE_CARRY_ADDER_TESTBENCH 
# Start time: 23:06:31 on Oct 11,2020
# Loading work.RIPPLE_CARRY_ADDER_TESTBENCH
# Loading work.RIPPLE_CARRY_ADDER
# Loading work.FULL_ADDER
# ** Warning: (vsim-3017) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(9): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /RIPPLE_CARRY_ADDER_TESTBENCH/uut/FA0 File: E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v
# ** Warning: (vsim-3722) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(9): [TFMPC] - Missing connection for port 'c_out'.
# ** Warning: (vsim-3017) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(10): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /RIPPLE_CARRY_ADDER_TESTBENCH/uut/FA1 File: E:/RIPPLE_CARRY_ADDER/FULL_ADDER.v
# ** Warning: (vsim-3722) E:/RIPPLE_CARRY_ADDER/RIPPLE_CARRY_ADDER.v(10): [TFMPC] - Missing connection for port 'c_out'.
add wave  \
sim:/RIPPLE_CARRY_ADDER_TESTBENCH/a \
sim:/RIPPLE_CARRY_ADDER_TESTBENCH/b \
sim:/RIPPLE_CARRY_ADDER_TESTBENCH/cin \
sim:/RIPPLE_CARRY_ADDER_TESTBENCH/sum \
sim:/RIPPLE_CARRY_ADDER_TESTBENCH/c_out
run -all
# End time: 23:12:12 on Oct 11,2020, Elapsed time: 0:05:41
# Errors: 0, Warnings: 4
