[
    {
        "line": 6,
        "fullcodeline": "struct bpf_reg_state *regs = cur_regs(env);"
    },
    {
        "line": 7,
        "fullcodeline": "u8 opcode = BPF_OP(insn->code);"
    },
    {
        "line": 11,
        "fullcodeline": "u64 insn_bitness = (BPF_CLASS(insn->code) == BPF_ALU64) ? 64 : 32;"
    },
    {
        "line": 22,
        "fullcodeline": "smin_val = src_reg.smin_value;"
    },
    {
        "line": 23,
        "fullcodeline": "smax_val = src_reg.smax_value;"
    },
    {
        "line": 24,
        "fullcodeline": "umin_val = src_reg.umin_value;"
    },
    {
        "line": 25,
        "fullcodeline": "umax_val = src_reg.umax_value;"
    },
    {
        "line": 26,
        "fullcodeline": "src_known = tnum_is_const(src_reg.var_off);"
    },
    {
        "line": 27,
        "fullcodeline": "dst_known = tnum_is_const(dst_reg->var_off);"
    },
    {
        "line": 259,
        "fullcodeline": "__reg_deduce_bounds(dst_reg);"
    },
    {
        "line": 260,
        "fullcodeline": "__reg_bound_offset(dst_reg);"
    },
    {
        "line": 13,
        "fullcodeline": "if (insn_bitness == 32) {"
    },
    {
        "line": 29,
        "fullcodeline": "if ((src_known && (smin_val != smax_val || umin_val != umax_val)) ||"
    },
    {
        "line": 38,
        "fullcodeline": "if (!src_known &&"
    },
    {
        "line": 254,
        "fullcodeline": "if (BPF_CLASS(insn->code) != BPF_ALU64) {"
    },
    {
        "line": 18,
        "fullcodeline": "coerce_reg_to_size(dst_reg, 4);"
    },
    {
        "line": 19,
        "fullcodeline": "coerce_reg_to_size(&src_reg, 4);"
    },
    {
        "line": 30,
        "fullcodeline": "smin_val > smax_val || umin_val > umax_val) {"
    },
    {
        "line": 34,
        "fullcodeline": "__mark_reg_unknown(dst_reg);"
    },
    {
        "line": 39,
        "fullcodeline": "opcode != BPF_ADD && opcode != BPF_SUB && opcode != BPF_AND) {"
    },
    {
        "line": 40,
        "fullcodeline": "__mark_reg_unknown(dst_reg);"
    },
    {
        "line": 62,
        "fullcodeline": "dst_reg->var_off = tnum_add(dst_reg->var_off, src_reg.var_off);"
    },
    {
        "line": 83,
        "fullcodeline": "dst_reg->var_off = tnum_sub(dst_reg->var_off, src_reg.var_off);"
    },
    {
        "line": 86,
        "fullcodeline": "dst_reg->var_off = tnum_mul(dst_reg->var_off, src_reg.var_off);"
    },
    {
        "line": 103,
        "fullcodeline": "dst_reg->umin_value *= umin_val;"
    },
    {
        "line": 104,
        "fullcodeline": "dst_reg->umax_value *= umax_val;"
    },
    {
        "line": 123,
        "fullcodeline": "dst_reg->var_off = tnum_and(dst_reg->var_off, src_reg.var_off);"
    },
    {
        "line": 125,
        "fullcodeline": "dst_reg->umax_value = min(dst_reg->umax_value, umax_val);"
    },
    {
        "line": 140,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 151,
        "fullcodeline": "dst_reg->var_off = tnum_or(dst_reg->var_off, src_reg.var_off);"
    },
    {
        "line": 152,
        "fullcodeline": "dst_reg->umin_value = max(dst_reg->umin_value, umin_val);"
    },
    {
        "line": 153,
        "fullcodeline": "dst_reg->umax_value = dst_reg->var_off.value |"
    },
    {
        "line": 169,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 182,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 183,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 192,
        "fullcodeline": "dst_reg->var_off = tnum_lshift(dst_reg->var_off, umin_val);"
    },
    {
        "line": 194,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 218,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 219,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 220,
        "fullcodeline": "dst_reg->var_off = tnum_rshift(dst_reg->var_off, umin_val);"
    },
    {
        "line": 221,
        "fullcodeline": "dst_reg->umin_value >>= umax_val;"
    },
    {
        "line": 222,
        "fullcodeline": "dst_reg->umax_value >>= umin_val;"
    },
    {
        "line": 224,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 238,
        "fullcodeline": "dst_reg->smin_value >>= umin_val;"
    },
    {
        "line": 239,
        "fullcodeline": "dst_reg->smax_value >>= umin_val;"
    },
    {
        "line": 240,
        "fullcodeline": "dst_reg->var_off = tnum_arshift(dst_reg->var_off, umin_val);"
    },
    {
        "line": 245,
        "fullcodeline": "dst_reg->umin_value = 0;"
    },
    {
        "line": 246,
        "fullcodeline": "dst_reg->umax_value = U64_MAX;"
    },
    {
        "line": 247,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 250,
        "fullcodeline": "mark_reg_unknown(env, regs, insn->dst_reg);"
    },
    {
        "line": 256,
        "fullcodeline": "coerce_reg_to_size(dst_reg, 4);"
    },
    {
        "line": 46,
        "fullcodeline": "if (signed_add_overflows(dst_reg->smin_value, smin_val) ||"
    },
    {
        "line": 54,
        "fullcodeline": "if (dst_reg->umin_value + umin_val < umin_val ||"
    },
    {
        "line": 65,
        "fullcodeline": "if (signed_sub_overflows(dst_reg->smin_value, smax_val) ||"
    },
    {
        "line": 74,
        "fullcodeline": "if (dst_reg->umin_value < umax_val) {"
    },
    {
        "line": 87,
        "fullcodeline": "if (smin_val < 0 || dst_reg->smin_value < 0) {"
    },
    {
        "line": 96,
        "fullcodeline": "if (umax_val > U32_MAX || dst_reg->umax_value > U32_MAX) {"
    },
    {
        "line": 105,
        "fullcodeline": "if (dst_reg->umax_value > S64_MAX) {"
    },
    {
        "line": 115,
        "fullcodeline": "if (src_known && dst_known) {"
    },
    {
        "line": 126,
        "fullcodeline": "if (dst_reg->smin_value < 0 || smin_val < 0) {"
    },
    {
        "line": 143,
        "fullcodeline": "if (src_known && dst_known) {"
    },
    {
        "line": 155,
        "fullcodeline": "if (dst_reg->smin_value < 0 || smin_val < 0) {"
    },
    {
        "line": 172,
        "fullcodeline": "if (umax_val >= insn_bitness) {"
    },
    {
        "line": 185,
        "fullcodeline": "if (dst_reg->umax_value > 1ULL << (63 - umax_val)) {"
    },
    {
        "line": 197,
        "fullcodeline": "if (umax_val >= insn_bitness) {"
    },
    {
        "line": 227,
        "fullcodeline": "if (umax_val >= insn_bitness) {"
    },
    {
        "line": 47,
        "fullcodeline": "signed_add_overflows(dst_reg->smax_value, smax_val)) {"
    },
    {
        "line": 48,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 49,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 55,
        "fullcodeline": "dst_reg->umax_value + umax_val < umax_val) {"
    },
    {
        "line": 56,
        "fullcodeline": "dst_reg->umin_value = 0;"
    },
    {
        "line": 57,
        "fullcodeline": "dst_reg->umax_value = U64_MAX;"
    },
    {
        "line": 66,
        "fullcodeline": "signed_sub_overflows(dst_reg->smax_value, smin_val)) {"
    },
    {
        "line": 68,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 69,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 76,
        "fullcodeline": "dst_reg->umin_value = 0;"
    },
    {
        "line": 77,
        "fullcodeline": "dst_reg->umax_value = U64_MAX;"
    },
    {
        "line": 89,
        "fullcodeline": "__mark_reg_unbounded(dst_reg);"
    },
    {
        "line": 90,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 98,
        "fullcodeline": "__mark_reg_unbounded(dst_reg);"
    },
    {
        "line": 100,
        "fullcodeline": "__update_reg_bounds(dst_reg);"
    },
    {
        "line": 107,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 108,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 116,
        "fullcodeline": "__mark_reg_known(dst_reg, dst_reg->var_off.value &"
    },
    {
        "line": 130,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 131,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 144,
        "fullcodeline": "__mark_reg_known(dst_reg, dst_reg->var_off.value |"
    },
    {
        "line": 159,
        "fullcodeline": "dst_reg->smin_value = S64_MIN;"
    },
    {
        "line": 160,
        "fullcodeline": "dst_reg->smax_value = S64_MAX;"
    },
    {
        "line": 176,
        "fullcodeline": "mark_reg_unknown(env, regs, insn->dst_reg);"
    },
    {
        "line": 186,
        "fullcodeline": "dst_reg->umin_value = 0;"
    },
    {
        "line": 187,
        "fullcodeline": "dst_reg->umax_value = U64_MAX;"
    },
    {
        "line": 201,
        "fullcodeline": "mark_reg_unknown(env, regs, insn->dst_reg);"
    },
    {
        "line": 231,
        "fullcodeline": "mark_reg_unknown(env, regs, insn->dst_reg);"
    },
    {
        "line": 51,
        "fullcodeline": "dst_reg->smin_value += smin_val;"
    },
    {
        "line": 52,
        "fullcodeline": "dst_reg->smax_value += smax_val;"
    },
    {
        "line": 59,
        "fullcodeline": "dst_reg->umin_value += umin_val;"
    },
    {
        "line": 60,
        "fullcodeline": "dst_reg->umax_value += umax_val;"
    },
    {
        "line": 71,
        "fullcodeline": "dst_reg->smin_value -= smax_val;"
    },
    {
        "line": 72,
        "fullcodeline": "dst_reg->smax_value -= smin_val;"
    },
    {
        "line": 80,
        "fullcodeline": "dst_reg->umin_value -= umax_val;"
    },
    {
        "line": 81,
        "fullcodeline": "dst_reg->umax_value -= umin_val;"
    },
    {
        "line": 110,
        "fullcodeline": "dst_reg->smin_value = dst_reg->umin_value;"
    },
    {
        "line": 111,
        "fullcodeline": "dst_reg->smax_value = dst_reg->umax_value;"
    },
    {
        "line": 136,
        "fullcodeline": "dst_reg->smin_value = dst_reg->umin_value;"
    },
    {
        "line": 137,
        "fullcodeline": "dst_reg->smax_value = dst_reg->umax_value;"
    },
    {
        "line": 165,
        "fullcodeline": "dst_reg->smin_value = dst_reg->umin_value;"
    },
    {
        "line": 166,
        "fullcodeline": "dst_reg->smax_value = dst_reg->umax_value;"
    },
    {
        "line": 189,
        "fullcodeline": "dst_reg->umin_value <<= umin_val;"
    },
    {
        "line": 190,
        "fullcodeline": "dst_reg->umax_value <<= umax_val;"
    }
]