$date
	Sun Jul 13 12:23:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 2 $ delay [1:0] $end
$var reg 1 % reset_n $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 % rst_n $end
$var wire 1 # serial_data_in $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
0%
b10 $
0#
0"
bx !
$end
#1
b0 !
b0 '
1"
#2
0"
b1 $
b1 &
1#
#3
1"
b10 &
0#
#4
0"
b11 &
1#
#5
1"
b10 $
1%
b0 &
0#
#6
0"
#7
b1 !
b1 '
1"
b11 $
b1 &
1#
#8
0"
#9
b11 !
b11 '
1"
#10
0"
b1 $
b10 &
0#
#11
b111 !
b111 '
1"
b11 &
1#
#12
0"
b100 &
0#
#13
b1110 !
b1110 '
1"
#14
0"
#15
b1100 !
b1100 '
1"
#16
0"
#17
b1000 !
b1000 '
1"
#18
0"
#19
b0 !
b0 '
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
