// Generated by CIRCT unknown git version
module bridge(	// file.cleaned.mlir:2:3
  input  [31:0] PrAddr,	// file.cleaned.mlir:2:24
                PrWD,	// file.cleaned.mlir:2:42
  input  [3:0]  PrBE,	// file.cleaned.mlir:2:58
  input         PrWE,	// file.cleaned.mlir:2:73
                INT_Timer0,	// file.cleaned.mlir:2:88
                INT_Timer1,	// file.cleaned.mlir:2:109
                INT_Outer,	// file.cleaned.mlir:2:130
  input  [31:0] DEV0_RD,	// file.cleaned.mlir:2:150
                DEV1_RD,	// file.cleaned.mlir:2:169
  output [31:0] PrRD,	// file.cleaned.mlir:2:189
                DEV_Addr,	// file.cleaned.mlir:2:205
                DEV_WD,	// file.cleaned.mlir:2:225
  output [5:0]  HWInt,	// file.cleaned.mlir:2:243
  output        DEV0_WE,	// file.cleaned.mlir:2:259
                DEV1_WE	// file.cleaned.mlir:2:277
);

  wire [31:0] _GEN;	// file.cleaned.mlir:52:11
  wire        _GEN_0 = PrAddr[31:4] == 28'h7F0;	// file.cleaned.mlir:12:18, :14:10, :15:10
  wire        _GEN_1 = PrAddr[31:4] == 28'h7F1;	// file.cleaned.mlir:11:18, :14:10, :16:10
  assign _GEN = _GEN_0 ? DEV0_RD : _GEN_1 ? DEV1_RD : 32'h0;	// file.cleaned.mlir:3:15, :15:10, :16:10, :51:11, :52:11
  assign PrRD = _GEN;	// file.cleaned.mlir:52:11, :54:5
  assign DEV_Addr = PrAddr;	// file.cleaned.mlir:54:5
  assign DEV_WD =
    (&PrBE)
      ? PrWD
      : PrBE == 4'h3
          ? {_GEN[31:16], PrWD[15:0]}
          : PrBE == 4'hC
              ? {PrWD[31:16], _GEN[15:0]}
              : PrBE == 4'h1
                  ? {_GEN[31:8], PrWD[7:0]}
                  : PrBE == 4'h2
                      ? {_GEN[31:16], PrWD[15:8], _GEN[7:0]}
                      : PrBE == 4'h4
                          ? {_GEN[31:24], PrWD[23:16], _GEN[15:0]}
                          : PrBE == 4'h8 ? {PrWD[31:24], _GEN[23:0]} : 32'h0;	// file.cleaned.mlir:3:15, :4:15, :5:14, :6:14, :7:14, :8:15, :9:14, :19:10, :20:10, :21:10, :22:10, :23:10, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :52:11, :54:5
  assign HWInt = {3'h0, INT_Outer, INT_Timer1, INT_Timer0};	// file.cleaned.mlir:13:14, :53:11, :54:5
  assign DEV0_WE = PrWE & _GEN_0;	// file.cleaned.mlir:15:10, :17:10, :54:5
  assign DEV1_WE = PrWE & _GEN_1;	// file.cleaned.mlir:16:10, :18:10, :54:5
endmodule

