#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000023a721ee590 .scope module, "testgcd" "testgcd" 2 50;
 .timescale -12 -12;
v0000023a72235020_0 .var "a", 7 0;
v0000023a722350c0_0 .var "b", 7 0;
v0000023a72235160_0 .net "c", 7 0, v0000023a721ee8b0_0;  1 drivers
v0000023a72235200_0 .var "clock", 0 0;
v0000023a722352a0_0 .net "d", 7 0, v0000023a72234ee0_0;  1 drivers
S_0000023a721ee720 .scope module, "test" "gcd" 2 55, 2 8 0, S_0000023a721ee590;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "c";
    .port_info 4 /OUTPUT 8 "d";
P_0000023a721eaf10 .param/l "COM" 0 2 14, +C4<00000000000000000000000000000010>;
P_0000023a721eaf48 .param/l "GT" 0 2 14, +C4<00000000000000000000000000000001>;
P_0000023a721eaf80 .param/l "LT" 0 2 14, +C4<00000000000000000000000000000000>;
v0000023a721eac20_0 .net "a", 7 0, v0000023a72235020_0;  1 drivers
v0000023a722028f0_0 .net "b", 7 0, v0000023a722350c0_0;  1 drivers
v0000023a721ee8b0_0 .var "c", 7 0;
v0000023a721ee950_0 .net "clock", 0 0, v0000023a72235200_0;  1 drivers
v0000023a72234ee0_0 .var "d", 7 0;
v0000023a72234f80_0 .var "state", 1 0;
E_0000023a721e7f60 .event anyedge, v0000023a72234f80_0;
E_0000023a721e7060 .event posedge, v0000023a721ee950_0;
E_0000023a721e72e0 .event anyedge, v0000023a722028f0_0, v0000023a721eac20_0;
    .scope S_0000023a721ee720;
T_0 ;
    %delay 10, 0;
    %wait E_0000023a721e72e0;
    %load/vec4 v0000023a721eac20_0;
    %assign/vec4 v0000023a721ee8b0_0, 0;
    %load/vec4 v0000023a722028f0_0;
    %assign/vec4 v0000023a72234ee0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023a721ee720;
T_1 ;
    %wait E_0000023a721e7060;
    %load/vec4 v0000023a72234f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023a72234f80_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023a72234f80_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023a72234f80_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000023a72234ee0_0;
    %load/vec4 v0000023a721ee8b0_0;
    %cmp/u;
    %jmp/0xz  T_1.5, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023a72234f80_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000023a721ee8b0_0;
    %load/vec4 v0000023a72234ee0_0;
    %cmp/u;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a72234f80_0, 0;
T_1.7 ;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023a721ee720;
T_2 ;
    %wait E_0000023a721e7f60;
    %load/vec4 v0000023a72234f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000023a72234ee0_0;
    %load/vec4 v0000023a721ee8b0_0;
    %sub;
    %store/vec4 v0000023a72234ee0_0, 0, 8;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000023a721ee8b0_0;
    %load/vec4 v0000023a72234ee0_0;
    %sub;
    %store/vec4 v0000023a721ee8b0_0, 0, 8;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023a721ee590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a72235200_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000023a721ee590;
T_4 ;
    %vpi_call 2 62 "$dumpfile", "gcd.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023a721ee720 {0 0 0};
    %vpi_call 2 65 "$monitor", $time, "   : a_in = %d  b_in = %d => a_cur = %d  b_cur = %d ==> gcd = %d ", v0000023a72235020_0, v0000023a722350c0_0, v0000023a72235160_0, v0000023a722352a0_0, v0000023a722352a0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0000023a72235020_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0000023a722350c0_0, 0, 8;
    %delay 10500, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000023a721ee590;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0000023a72235200_0;
    %inv;
    %store/vec4 v0000023a72235200_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "gcd_states.v";
