
01-lec2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e80  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00001e80  00001ef4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001a58  00000000  00000000  00001f10  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000c85  00000000  00000000  00003968  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000045ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000472d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000489d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000064e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000073d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008180  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000082e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000856d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00008d3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e8       	ldi	r30, 0x80	; 128
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <main>
      7a:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 07 0f 	jmp	0x1e0e	; 0x1e0e <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	aa e6       	ldi	r26, 0x6A	; 106
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 23 0f 	jmp	0x1e46	; 0x1e46 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 13 0f 	jmp	0x1e26	; 0x1e26 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 13 0f 	jmp	0x1e26	; 0x1e26 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 07 0f 	jmp	0x1e0e	; 0x1e0e <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8a e6       	ldi	r24, 0x6A	; 106
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 23 0f 	jmp	0x1e46	; 0x1e46 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 13 0f 	jmp	0x1e26	; 0x1e26 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 13 0f 	jmp	0x1e26	; 0x1e26 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 13 0f 	jmp	0x1e26	; 0x1e26 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 17 0f 	jmp	0x1e2e	; 0x1e2e <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 33 0f 	jmp	0x1e66	; 0x1e66 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_vSetPinDir>:
#include "DIO_int.h"




void DIO_vSetPinDir(u8 A_u8PortId , u8 A_u8PinId , u8 A_u8Dir){
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <DIO_vSetPinDir+0x6>
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <DIO_vSetPinDir+0x8>
     b3e:	0f 92       	push	r0
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
     b44:	89 83       	std	Y+1, r24	; 0x01
     b46:	6a 83       	std	Y+2, r22	; 0x02
     b48:	4b 83       	std	Y+3, r20	; 0x03
	switch(A_u8PortId){
     b4a:	89 81       	ldd	r24, Y+1	; 0x01
     b4c:	28 2f       	mov	r18, r24
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	3d 83       	std	Y+5, r19	; 0x05
     b52:	2c 83       	std	Y+4, r18	; 0x04
     b54:	6c 81       	ldd	r22, Y+4	; 0x04
     b56:	7d 81       	ldd	r23, Y+5	; 0x05
     b58:	61 30       	cpi	r22, 0x01	; 1
     b5a:	71 05       	cpc	r23, r1
     b5c:	d1 f1       	breq	.+116    	; 0xbd2 <DIO_vSetPinDir+0x9c>
     b5e:	8c 81       	ldd	r24, Y+4	; 0x04
     b60:	9d 81       	ldd	r25, Y+5	; 0x05
     b62:	82 30       	cpi	r24, 0x02	; 2
     b64:	91 05       	cpc	r25, r1
     b66:	34 f4       	brge	.+12     	; 0xb74 <DIO_vSetPinDir+0x3e>
     b68:	2c 81       	ldd	r18, Y+4	; 0x04
     b6a:	3d 81       	ldd	r19, Y+5	; 0x05
     b6c:	21 15       	cp	r18, r1
     b6e:	31 05       	cpc	r19, r1
     b70:	71 f0       	breq	.+28     	; 0xb8e <DIO_vSetPinDir+0x58>
     b72:	94 c0       	rjmp	.+296    	; 0xc9c <DIO_vSetPinDir+0x166>
     b74:	6c 81       	ldd	r22, Y+4	; 0x04
     b76:	7d 81       	ldd	r23, Y+5	; 0x05
     b78:	62 30       	cpi	r22, 0x02	; 2
     b7a:	71 05       	cpc	r23, r1
     b7c:	09 f4       	brne	.+2      	; 0xb80 <DIO_vSetPinDir+0x4a>
     b7e:	4b c0       	rjmp	.+150    	; 0xc16 <DIO_vSetPinDir+0xe0>
     b80:	8c 81       	ldd	r24, Y+4	; 0x04
     b82:	9d 81       	ldd	r25, Y+5	; 0x05
     b84:	83 30       	cpi	r24, 0x03	; 3
     b86:	91 05       	cpc	r25, r1
     b88:	09 f4       	brne	.+2      	; 0xb8c <DIO_vSetPinDir+0x56>
     b8a:	67 c0       	rjmp	.+206    	; 0xc5a <DIO_vSetPinDir+0x124>
     b8c:	87 c0       	rjmp	.+270    	; 0xc9c <DIO_vSetPinDir+0x166>
	case PORTA_ID: WRT_BIT(DDRA , A_u8PinId , A_u8Dir); break;
     b8e:	aa e3       	ldi	r26, 0x3A	; 58
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	ea e3       	ldi	r30, 0x3A	; 58
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	80 81       	ld	r24, Z
     b98:	48 2f       	mov	r20, r24
     b9a:	8a 81       	ldd	r24, Y+2	; 0x02
     b9c:	28 2f       	mov	r18, r24
     b9e:	30 e0       	ldi	r19, 0x00	; 0
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	02 c0       	rjmp	.+4      	; 0xbaa <DIO_vSetPinDir+0x74>
     ba6:	88 0f       	add	r24, r24
     ba8:	99 1f       	adc	r25, r25
     baa:	2a 95       	dec	r18
     bac:	e2 f7       	brpl	.-8      	; 0xba6 <DIO_vSetPinDir+0x70>
     bae:	80 95       	com	r24
     bb0:	48 23       	and	r20, r24
     bb2:	8b 81       	ldd	r24, Y+3	; 0x03
     bb4:	28 2f       	mov	r18, r24
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	8a 81       	ldd	r24, Y+2	; 0x02
     bba:	88 2f       	mov	r24, r24
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	b9 01       	movw	r22, r18
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <DIO_vSetPinDir+0x90>
     bc2:	66 0f       	add	r22, r22
     bc4:	77 1f       	adc	r23, r23
     bc6:	8a 95       	dec	r24
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <DIO_vSetPinDir+0x8c>
     bca:	cb 01       	movw	r24, r22
     bcc:	84 2b       	or	r24, r20
     bce:	8c 93       	st	X, r24
     bd0:	65 c0       	rjmp	.+202    	; 0xc9c <DIO_vSetPinDir+0x166>
	case PORTB_ID: WRT_BIT(DDRB, A_u8PinId, A_u8Dir); break;
     bd2:	a7 e3       	ldi	r26, 0x37	; 55
     bd4:	b0 e0       	ldi	r27, 0x00	; 0
     bd6:	e7 e3       	ldi	r30, 0x37	; 55
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	48 2f       	mov	r20, r24
     bde:	8a 81       	ldd	r24, Y+2	; 0x02
     be0:	28 2f       	mov	r18, r24
     be2:	30 e0       	ldi	r19, 0x00	; 0
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	02 c0       	rjmp	.+4      	; 0xbee <DIO_vSetPinDir+0xb8>
     bea:	88 0f       	add	r24, r24
     bec:	99 1f       	adc	r25, r25
     bee:	2a 95       	dec	r18
     bf0:	e2 f7       	brpl	.-8      	; 0xbea <DIO_vSetPinDir+0xb4>
     bf2:	80 95       	com	r24
     bf4:	48 23       	and	r20, r24
     bf6:	8b 81       	ldd	r24, Y+3	; 0x03
     bf8:	28 2f       	mov	r18, r24
     bfa:	30 e0       	ldi	r19, 0x00	; 0
     bfc:	8a 81       	ldd	r24, Y+2	; 0x02
     bfe:	88 2f       	mov	r24, r24
     c00:	90 e0       	ldi	r25, 0x00	; 0
     c02:	b9 01       	movw	r22, r18
     c04:	02 c0       	rjmp	.+4      	; 0xc0a <DIO_vSetPinDir+0xd4>
     c06:	66 0f       	add	r22, r22
     c08:	77 1f       	adc	r23, r23
     c0a:	8a 95       	dec	r24
     c0c:	e2 f7       	brpl	.-8      	; 0xc06 <DIO_vSetPinDir+0xd0>
     c0e:	cb 01       	movw	r24, r22
     c10:	84 2b       	or	r24, r20
     c12:	8c 93       	st	X, r24
     c14:	43 c0       	rjmp	.+134    	; 0xc9c <DIO_vSetPinDir+0x166>
	case PORTC_ID: WRT_BIT(DDRC, A_u8PinId, A_u8Dir); break;
     c16:	a4 e3       	ldi	r26, 0x34	; 52
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	e4 e3       	ldi	r30, 0x34	; 52
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	48 2f       	mov	r20, r24
     c22:	8a 81       	ldd	r24, Y+2	; 0x02
     c24:	28 2f       	mov	r18, r24
     c26:	30 e0       	ldi	r19, 0x00	; 0
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	02 c0       	rjmp	.+4      	; 0xc32 <DIO_vSetPinDir+0xfc>
     c2e:	88 0f       	add	r24, r24
     c30:	99 1f       	adc	r25, r25
     c32:	2a 95       	dec	r18
     c34:	e2 f7       	brpl	.-8      	; 0xc2e <DIO_vSetPinDir+0xf8>
     c36:	80 95       	com	r24
     c38:	48 23       	and	r20, r24
     c3a:	8b 81       	ldd	r24, Y+3	; 0x03
     c3c:	28 2f       	mov	r18, r24
     c3e:	30 e0       	ldi	r19, 0x00	; 0
     c40:	8a 81       	ldd	r24, Y+2	; 0x02
     c42:	88 2f       	mov	r24, r24
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	b9 01       	movw	r22, r18
     c48:	02 c0       	rjmp	.+4      	; 0xc4e <DIO_vSetPinDir+0x118>
     c4a:	66 0f       	add	r22, r22
     c4c:	77 1f       	adc	r23, r23
     c4e:	8a 95       	dec	r24
     c50:	e2 f7       	brpl	.-8      	; 0xc4a <DIO_vSetPinDir+0x114>
     c52:	cb 01       	movw	r24, r22
     c54:	84 2b       	or	r24, r20
     c56:	8c 93       	st	X, r24
     c58:	21 c0       	rjmp	.+66     	; 0xc9c <DIO_vSetPinDir+0x166>
	case PORTD_ID: WRT_BIT(DDRD, A_u8PinId, A_u8Dir); break;
     c5a:	a1 e3       	ldi	r26, 0x31	; 49
     c5c:	b0 e0       	ldi	r27, 0x00	; 0
     c5e:	e1 e3       	ldi	r30, 0x31	; 49
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	48 2f       	mov	r20, r24
     c66:	8a 81       	ldd	r24, Y+2	; 0x02
     c68:	28 2f       	mov	r18, r24
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	81 e0       	ldi	r24, 0x01	; 1
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	02 c0       	rjmp	.+4      	; 0xc76 <DIO_vSetPinDir+0x140>
     c72:	88 0f       	add	r24, r24
     c74:	99 1f       	adc	r25, r25
     c76:	2a 95       	dec	r18
     c78:	e2 f7       	brpl	.-8      	; 0xc72 <DIO_vSetPinDir+0x13c>
     c7a:	80 95       	com	r24
     c7c:	48 23       	and	r20, r24
     c7e:	8b 81       	ldd	r24, Y+3	; 0x03
     c80:	28 2f       	mov	r18, r24
     c82:	30 e0       	ldi	r19, 0x00	; 0
     c84:	8a 81       	ldd	r24, Y+2	; 0x02
     c86:	88 2f       	mov	r24, r24
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	b9 01       	movw	r22, r18
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <DIO_vSetPinDir+0x15c>
     c8e:	66 0f       	add	r22, r22
     c90:	77 1f       	adc	r23, r23
     c92:	8a 95       	dec	r24
     c94:	e2 f7       	brpl	.-8      	; 0xc8e <DIO_vSetPinDir+0x158>
     c96:	cb 01       	movw	r24, r22
     c98:	84 2b       	or	r24, r20
     c9a:	8c 93       	st	X, r24


	}
}
     c9c:	0f 90       	pop	r0
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	cf 91       	pop	r28
     ca8:	df 91       	pop	r29
     caa:	08 95       	ret

00000cac <DIO_vSetPinVal>:


void DIO_vSetPinVal(u8 A_u8PortId, u8 A_u8PinId, u8 A_u8Val){
     cac:	df 93       	push	r29
     cae:	cf 93       	push	r28
     cb0:	00 d0       	rcall	.+0      	; 0xcb2 <DIO_vSetPinVal+0x6>
     cb2:	00 d0       	rcall	.+0      	; 0xcb4 <DIO_vSetPinVal+0x8>
     cb4:	0f 92       	push	r0
     cb6:	cd b7       	in	r28, 0x3d	; 61
     cb8:	de b7       	in	r29, 0x3e	; 62
     cba:	89 83       	std	Y+1, r24	; 0x01
     cbc:	6a 83       	std	Y+2, r22	; 0x02
     cbe:	4b 83       	std	Y+3, r20	; 0x03
	switch (A_u8PortId){
     cc0:	89 81       	ldd	r24, Y+1	; 0x01
     cc2:	28 2f       	mov	r18, r24
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	3d 83       	std	Y+5, r19	; 0x05
     cc8:	2c 83       	std	Y+4, r18	; 0x04
     cca:	6c 81       	ldd	r22, Y+4	; 0x04
     ccc:	7d 81       	ldd	r23, Y+5	; 0x05
     cce:	61 30       	cpi	r22, 0x01	; 1
     cd0:	71 05       	cpc	r23, r1
     cd2:	d1 f1       	breq	.+116    	; 0xd48 <DIO_vSetPinVal+0x9c>
     cd4:	8c 81       	ldd	r24, Y+4	; 0x04
     cd6:	9d 81       	ldd	r25, Y+5	; 0x05
     cd8:	82 30       	cpi	r24, 0x02	; 2
     cda:	91 05       	cpc	r25, r1
     cdc:	34 f4       	brge	.+12     	; 0xcea <DIO_vSetPinVal+0x3e>
     cde:	2c 81       	ldd	r18, Y+4	; 0x04
     ce0:	3d 81       	ldd	r19, Y+5	; 0x05
     ce2:	21 15       	cp	r18, r1
     ce4:	31 05       	cpc	r19, r1
     ce6:	71 f0       	breq	.+28     	; 0xd04 <DIO_vSetPinVal+0x58>
     ce8:	94 c0       	rjmp	.+296    	; 0xe12 <DIO_vSetPinVal+0x166>
     cea:	6c 81       	ldd	r22, Y+4	; 0x04
     cec:	7d 81       	ldd	r23, Y+5	; 0x05
     cee:	62 30       	cpi	r22, 0x02	; 2
     cf0:	71 05       	cpc	r23, r1
     cf2:	09 f4       	brne	.+2      	; 0xcf6 <DIO_vSetPinVal+0x4a>
     cf4:	4b c0       	rjmp	.+150    	; 0xd8c <DIO_vSetPinVal+0xe0>
     cf6:	8c 81       	ldd	r24, Y+4	; 0x04
     cf8:	9d 81       	ldd	r25, Y+5	; 0x05
     cfa:	83 30       	cpi	r24, 0x03	; 3
     cfc:	91 05       	cpc	r25, r1
     cfe:	09 f4       	brne	.+2      	; 0xd02 <DIO_vSetPinVal+0x56>
     d00:	67 c0       	rjmp	.+206    	; 0xdd0 <DIO_vSetPinVal+0x124>
     d02:	87 c0       	rjmp	.+270    	; 0xe12 <DIO_vSetPinVal+0x166>
	case PORTA_ID: WRT_BIT(PORTA, A_u8PinId, A_u8Val); break;
     d04:	ab e3       	ldi	r26, 0x3B	; 59
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	eb e3       	ldi	r30, 0x3B	; 59
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	48 2f       	mov	r20, r24
     d10:	8a 81       	ldd	r24, Y+2	; 0x02
     d12:	28 2f       	mov	r18, r24
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	81 e0       	ldi	r24, 0x01	; 1
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	02 c0       	rjmp	.+4      	; 0xd20 <DIO_vSetPinVal+0x74>
     d1c:	88 0f       	add	r24, r24
     d1e:	99 1f       	adc	r25, r25
     d20:	2a 95       	dec	r18
     d22:	e2 f7       	brpl	.-8      	; 0xd1c <DIO_vSetPinVal+0x70>
     d24:	80 95       	com	r24
     d26:	48 23       	and	r20, r24
     d28:	8b 81       	ldd	r24, Y+3	; 0x03
     d2a:	28 2f       	mov	r18, r24
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	8a 81       	ldd	r24, Y+2	; 0x02
     d30:	88 2f       	mov	r24, r24
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	b9 01       	movw	r22, r18
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <DIO_vSetPinVal+0x90>
     d38:	66 0f       	add	r22, r22
     d3a:	77 1f       	adc	r23, r23
     d3c:	8a 95       	dec	r24
     d3e:	e2 f7       	brpl	.-8      	; 0xd38 <DIO_vSetPinVal+0x8c>
     d40:	cb 01       	movw	r24, r22
     d42:	84 2b       	or	r24, r20
     d44:	8c 93       	st	X, r24
     d46:	65 c0       	rjmp	.+202    	; 0xe12 <DIO_vSetPinVal+0x166>
	case PORTB_ID: WRT_BIT(PORTB, A_u8PinId, A_u8Val); break;
     d48:	a8 e3       	ldi	r26, 0x38	; 56
     d4a:	b0 e0       	ldi	r27, 0x00	; 0
     d4c:	e8 e3       	ldi	r30, 0x38	; 56
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	48 2f       	mov	r20, r24
     d54:	8a 81       	ldd	r24, Y+2	; 0x02
     d56:	28 2f       	mov	r18, r24
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	02 c0       	rjmp	.+4      	; 0xd64 <DIO_vSetPinVal+0xb8>
     d60:	88 0f       	add	r24, r24
     d62:	99 1f       	adc	r25, r25
     d64:	2a 95       	dec	r18
     d66:	e2 f7       	brpl	.-8      	; 0xd60 <DIO_vSetPinVal+0xb4>
     d68:	80 95       	com	r24
     d6a:	48 23       	and	r20, r24
     d6c:	8b 81       	ldd	r24, Y+3	; 0x03
     d6e:	28 2f       	mov	r18, r24
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	8a 81       	ldd	r24, Y+2	; 0x02
     d74:	88 2f       	mov	r24, r24
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	b9 01       	movw	r22, r18
     d7a:	02 c0       	rjmp	.+4      	; 0xd80 <DIO_vSetPinVal+0xd4>
     d7c:	66 0f       	add	r22, r22
     d7e:	77 1f       	adc	r23, r23
     d80:	8a 95       	dec	r24
     d82:	e2 f7       	brpl	.-8      	; 0xd7c <DIO_vSetPinVal+0xd0>
     d84:	cb 01       	movw	r24, r22
     d86:	84 2b       	or	r24, r20
     d88:	8c 93       	st	X, r24
     d8a:	43 c0       	rjmp	.+134    	; 0xe12 <DIO_vSetPinVal+0x166>
	case PORTC_ID: WRT_BIT(PORTC, A_u8PinId, A_u8Val); break;
     d8c:	a5 e3       	ldi	r26, 0x35	; 53
     d8e:	b0 e0       	ldi	r27, 0x00	; 0
     d90:	e5 e3       	ldi	r30, 0x35	; 53
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	80 81       	ld	r24, Z
     d96:	48 2f       	mov	r20, r24
     d98:	8a 81       	ldd	r24, Y+2	; 0x02
     d9a:	28 2f       	mov	r18, r24
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <DIO_vSetPinVal+0xfc>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	2a 95       	dec	r18
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <DIO_vSetPinVal+0xf8>
     dac:	80 95       	com	r24
     dae:	48 23       	and	r20, r24
     db0:	8b 81       	ldd	r24, Y+3	; 0x03
     db2:	28 2f       	mov	r18, r24
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	8a 81       	ldd	r24, Y+2	; 0x02
     db8:	88 2f       	mov	r24, r24
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	b9 01       	movw	r22, r18
     dbe:	02 c0       	rjmp	.+4      	; 0xdc4 <DIO_vSetPinVal+0x118>
     dc0:	66 0f       	add	r22, r22
     dc2:	77 1f       	adc	r23, r23
     dc4:	8a 95       	dec	r24
     dc6:	e2 f7       	brpl	.-8      	; 0xdc0 <DIO_vSetPinVal+0x114>
     dc8:	cb 01       	movw	r24, r22
     dca:	84 2b       	or	r24, r20
     dcc:	8c 93       	st	X, r24
     dce:	21 c0       	rjmp	.+66     	; 0xe12 <DIO_vSetPinVal+0x166>
	case PORTD_ID: WRT_BIT(PORTD, A_u8PinId, A_u8Val); break;
     dd0:	a2 e3       	ldi	r26, 0x32	; 50
     dd2:	b0 e0       	ldi	r27, 0x00	; 0
     dd4:	e2 e3       	ldi	r30, 0x32	; 50
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	80 81       	ld	r24, Z
     dda:	48 2f       	mov	r20, r24
     ddc:	8a 81       	ldd	r24, Y+2	; 0x02
     dde:	28 2f       	mov	r18, r24
     de0:	30 e0       	ldi	r19, 0x00	; 0
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	02 c0       	rjmp	.+4      	; 0xdec <DIO_vSetPinVal+0x140>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	2a 95       	dec	r18
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <DIO_vSetPinVal+0x13c>
     df0:	80 95       	com	r24
     df2:	48 23       	and	r20, r24
     df4:	8b 81       	ldd	r24, Y+3	; 0x03
     df6:	28 2f       	mov	r18, r24
     df8:	30 e0       	ldi	r19, 0x00	; 0
     dfa:	8a 81       	ldd	r24, Y+2	; 0x02
     dfc:	88 2f       	mov	r24, r24
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	b9 01       	movw	r22, r18
     e02:	02 c0       	rjmp	.+4      	; 0xe08 <DIO_vSetPinVal+0x15c>
     e04:	66 0f       	add	r22, r22
     e06:	77 1f       	adc	r23, r23
     e08:	8a 95       	dec	r24
     e0a:	e2 f7       	brpl	.-8      	; 0xe04 <DIO_vSetPinVal+0x158>
     e0c:	cb 01       	movw	r24, r22
     e0e:	84 2b       	or	r24, r20
     e10:	8c 93       	st	X, r24
	}

}
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	0f 90       	pop	r0
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <DIO_u8GetPinVal>:

u8 DIO_u8GetPinVal(u8 A_u8PortId, u8 A_u8PinId){
     e22:	df 93       	push	r29
     e24:	cf 93       	push	r28
     e26:	00 d0       	rcall	.+0      	; 0xe28 <DIO_u8GetPinVal+0x6>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <DIO_u8GetPinVal+0x8>
     e2a:	0f 92       	push	r0
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
     e30:	8a 83       	std	Y+2, r24	; 0x02
     e32:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8PinVal;
	switch (A_u8PortId){
     e34:	8a 81       	ldd	r24, Y+2	; 0x02
     e36:	28 2f       	mov	r18, r24
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	3d 83       	std	Y+5, r19	; 0x05
     e3c:	2c 83       	std	Y+4, r18	; 0x04
     e3e:	4c 81       	ldd	r20, Y+4	; 0x04
     e40:	5d 81       	ldd	r21, Y+5	; 0x05
     e42:	41 30       	cpi	r20, 0x01	; 1
     e44:	51 05       	cpc	r21, r1
     e46:	41 f1       	breq	.+80     	; 0xe98 <DIO_u8GetPinVal+0x76>
     e48:	8c 81       	ldd	r24, Y+4	; 0x04
     e4a:	9d 81       	ldd	r25, Y+5	; 0x05
     e4c:	82 30       	cpi	r24, 0x02	; 2
     e4e:	91 05       	cpc	r25, r1
     e50:	34 f4       	brge	.+12     	; 0xe5e <DIO_u8GetPinVal+0x3c>
     e52:	2c 81       	ldd	r18, Y+4	; 0x04
     e54:	3d 81       	ldd	r19, Y+5	; 0x05
     e56:	21 15       	cp	r18, r1
     e58:	31 05       	cpc	r19, r1
     e5a:	61 f0       	breq	.+24     	; 0xe74 <DIO_u8GetPinVal+0x52>
     e5c:	52 c0       	rjmp	.+164    	; 0xf02 <DIO_u8GetPinVal+0xe0>
     e5e:	4c 81       	ldd	r20, Y+4	; 0x04
     e60:	5d 81       	ldd	r21, Y+5	; 0x05
     e62:	42 30       	cpi	r20, 0x02	; 2
     e64:	51 05       	cpc	r21, r1
     e66:	51 f1       	breq	.+84     	; 0xebc <DIO_u8GetPinVal+0x9a>
     e68:	8c 81       	ldd	r24, Y+4	; 0x04
     e6a:	9d 81       	ldd	r25, Y+5	; 0x05
     e6c:	83 30       	cpi	r24, 0x03	; 3
     e6e:	91 05       	cpc	r25, r1
     e70:	b9 f1       	breq	.+110    	; 0xee0 <DIO_u8GetPinVal+0xbe>
     e72:	47 c0       	rjmp	.+142    	; 0xf02 <DIO_u8GetPinVal+0xe0>
	case PORTA_ID: L_u8PinVal = GET_BIT(PINA, A_u8PinId); break;
     e74:	e9 e3       	ldi	r30, 0x39	; 57
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	28 2f       	mov	r18, r24
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	8b 81       	ldd	r24, Y+3	; 0x03
     e80:	88 2f       	mov	r24, r24
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	a9 01       	movw	r20, r18
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <DIO_u8GetPinVal+0x6a>
     e88:	55 95       	asr	r21
     e8a:	47 95       	ror	r20
     e8c:	8a 95       	dec	r24
     e8e:	e2 f7       	brpl	.-8      	; 0xe88 <DIO_u8GetPinVal+0x66>
     e90:	ca 01       	movw	r24, r20
     e92:	81 70       	andi	r24, 0x01	; 1
     e94:	89 83       	std	Y+1, r24	; 0x01
     e96:	35 c0       	rjmp	.+106    	; 0xf02 <DIO_u8GetPinVal+0xe0>
	case PORTB_ID: L_u8PinVal = GET_BIT(PINB, A_u8PinId); break;
     e98:	e6 e3       	ldi	r30, 0x36	; 54
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	28 2f       	mov	r18, r24
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	8b 81       	ldd	r24, Y+3	; 0x03
     ea4:	88 2f       	mov	r24, r24
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	a9 01       	movw	r20, r18
     eaa:	02 c0       	rjmp	.+4      	; 0xeb0 <DIO_u8GetPinVal+0x8e>
     eac:	55 95       	asr	r21
     eae:	47 95       	ror	r20
     eb0:	8a 95       	dec	r24
     eb2:	e2 f7       	brpl	.-8      	; 0xeac <DIO_u8GetPinVal+0x8a>
     eb4:	ca 01       	movw	r24, r20
     eb6:	81 70       	andi	r24, 0x01	; 1
     eb8:	89 83       	std	Y+1, r24	; 0x01
     eba:	23 c0       	rjmp	.+70     	; 0xf02 <DIO_u8GetPinVal+0xe0>
	case PORTC_ID: L_u8PinVal = GET_BIT(PINC, A_u8PinId); break;
     ebc:	e3 e3       	ldi	r30, 0x33	; 51
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	28 2f       	mov	r18, r24
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	8b 81       	ldd	r24, Y+3	; 0x03
     ec8:	88 2f       	mov	r24, r24
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	a9 01       	movw	r20, r18
     ece:	02 c0       	rjmp	.+4      	; 0xed4 <DIO_u8GetPinVal+0xb2>
     ed0:	55 95       	asr	r21
     ed2:	47 95       	ror	r20
     ed4:	8a 95       	dec	r24
     ed6:	e2 f7       	brpl	.-8      	; 0xed0 <DIO_u8GetPinVal+0xae>
     ed8:	ca 01       	movw	r24, r20
     eda:	81 70       	andi	r24, 0x01	; 1
     edc:	89 83       	std	Y+1, r24	; 0x01
     ede:	11 c0       	rjmp	.+34     	; 0xf02 <DIO_u8GetPinVal+0xe0>
	case PORTD_ID: L_u8PinVal = GET_BIT(PIND, A_u8PinId); break;
     ee0:	e0 e3       	ldi	r30, 0x30	; 48
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	28 2f       	mov	r18, r24
     ee8:	30 e0       	ldi	r19, 0x00	; 0
     eea:	8b 81       	ldd	r24, Y+3	; 0x03
     eec:	88 2f       	mov	r24, r24
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	a9 01       	movw	r20, r18
     ef2:	02 c0       	rjmp	.+4      	; 0xef8 <DIO_u8GetPinVal+0xd6>
     ef4:	55 95       	asr	r21
     ef6:	47 95       	ror	r20
     ef8:	8a 95       	dec	r24
     efa:	e2 f7       	brpl	.-8      	; 0xef4 <DIO_u8GetPinVal+0xd2>
     efc:	ca 01       	movw	r24, r20
     efe:	81 70       	andi	r24, 0x01	; 1
     f00:	89 83       	std	Y+1, r24	; 0x01

	}
	return L_u8PinVal;
     f02:	89 81       	ldd	r24, Y+1	; 0x01

}
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	0f 90       	pop	r0
     f0c:	0f 90       	pop	r0
     f0e:	cf 91       	pop	r28
     f10:	df 91       	pop	r29
     f12:	08 95       	ret

00000f14 <DIO_vSetPortDir>:

///////////////////////////////////////////////////////////////////////

void DIO_vSetPortDir(u8 A_u8PortId, u8 A_u8Dir){
     f14:	df 93       	push	r29
     f16:	cf 93       	push	r28
     f18:	00 d0       	rcall	.+0      	; 0xf1a <DIO_vSetPortDir+0x6>
     f1a:	00 d0       	rcall	.+0      	; 0xf1c <DIO_vSetPortDir+0x8>
     f1c:	00 d0       	rcall	.+0      	; 0xf1e <DIO_vSetPortDir+0xa>
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	89 83       	std	Y+1, r24	; 0x01
     f24:	6a 83       	std	Y+2, r22	; 0x02
	if(A_u8Dir==DIR_INPUT){
     f26:	8a 81       	ldd	r24, Y+2	; 0x02
     f28:	88 23       	and	r24, r24
     f2a:	79 f5       	brne	.+94     	; 0xf8a <DIO_vSetPortDir+0x76>
		switch(A_u8PortId){
     f2c:	89 81       	ldd	r24, Y+1	; 0x01
     f2e:	28 2f       	mov	r18, r24
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	3e 83       	std	Y+6, r19	; 0x06
     f34:	2d 83       	std	Y+5, r18	; 0x05
     f36:	8d 81       	ldd	r24, Y+5	; 0x05
     f38:	9e 81       	ldd	r25, Y+6	; 0x06
     f3a:	81 30       	cpi	r24, 0x01	; 1
     f3c:	91 05       	cpc	r25, r1
     f3e:	c9 f0       	breq	.+50     	; 0xf72 <DIO_vSetPortDir+0x5e>
     f40:	2d 81       	ldd	r18, Y+5	; 0x05
     f42:	3e 81       	ldd	r19, Y+6	; 0x06
     f44:	22 30       	cpi	r18, 0x02	; 2
     f46:	31 05       	cpc	r19, r1
     f48:	2c f4       	brge	.+10     	; 0xf54 <DIO_vSetPortDir+0x40>
     f4a:	8d 81       	ldd	r24, Y+5	; 0x05
     f4c:	9e 81       	ldd	r25, Y+6	; 0x06
     f4e:	00 97       	sbiw	r24, 0x00	; 0
     f50:	61 f0       	breq	.+24     	; 0xf6a <DIO_vSetPortDir+0x56>
     f52:	50 c0       	rjmp	.+160    	; 0xff4 <DIO_vSetPortDir+0xe0>
     f54:	2d 81       	ldd	r18, Y+5	; 0x05
     f56:	3e 81       	ldd	r19, Y+6	; 0x06
     f58:	22 30       	cpi	r18, 0x02	; 2
     f5a:	31 05       	cpc	r19, r1
     f5c:	71 f0       	breq	.+28     	; 0xf7a <DIO_vSetPortDir+0x66>
     f5e:	8d 81       	ldd	r24, Y+5	; 0x05
     f60:	9e 81       	ldd	r25, Y+6	; 0x06
     f62:	83 30       	cpi	r24, 0x03	; 3
     f64:	91 05       	cpc	r25, r1
     f66:	69 f0       	breq	.+26     	; 0xf82 <DIO_vSetPortDir+0x6e>
     f68:	45 c0       	rjmp	.+138    	; 0xff4 <DIO_vSetPortDir+0xe0>
			case PORTA_ID: DDRA=0x00; break;
     f6a:	ea e3       	ldi	r30, 0x3A	; 58
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	10 82       	st	Z, r1
     f70:	41 c0       	rjmp	.+130    	; 0xff4 <DIO_vSetPortDir+0xe0>
			case PORTB_ID: DDRB=0x00; break;
     f72:	e7 e3       	ldi	r30, 0x37	; 55
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	10 82       	st	Z, r1
     f78:	3d c0       	rjmp	.+122    	; 0xff4 <DIO_vSetPortDir+0xe0>
			case PORTC_ID: DDRC=0x00; break;
     f7a:	e4 e3       	ldi	r30, 0x34	; 52
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	10 82       	st	Z, r1
     f80:	39 c0       	rjmp	.+114    	; 0xff4 <DIO_vSetPortDir+0xe0>
			case PORTD_ID: DDRD=0x00; break;
     f82:	e1 e3       	ldi	r30, 0x31	; 49
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	10 82       	st	Z, r1
     f88:	35 c0       	rjmp	.+106    	; 0xff4 <DIO_vSetPortDir+0xe0>
		}
	}
	else if(A_u8Dir==DIR_OUTPUT){
     f8a:	8a 81       	ldd	r24, Y+2	; 0x02
     f8c:	81 30       	cpi	r24, 0x01	; 1
     f8e:	91 f5       	brne	.+100    	; 0xff4 <DIO_vSetPortDir+0xe0>
		switch(A_u8PortId){
     f90:	89 81       	ldd	r24, Y+1	; 0x01
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	3c 83       	std	Y+4, r19	; 0x04
     f98:	2b 83       	std	Y+3, r18	; 0x03
     f9a:	8b 81       	ldd	r24, Y+3	; 0x03
     f9c:	9c 81       	ldd	r25, Y+4	; 0x04
     f9e:	81 30       	cpi	r24, 0x01	; 1
     fa0:	91 05       	cpc	r25, r1
     fa2:	d1 f0       	breq	.+52     	; 0xfd8 <DIO_vSetPortDir+0xc4>
     fa4:	2b 81       	ldd	r18, Y+3	; 0x03
     fa6:	3c 81       	ldd	r19, Y+4	; 0x04
     fa8:	22 30       	cpi	r18, 0x02	; 2
     faa:	31 05       	cpc	r19, r1
     fac:	2c f4       	brge	.+10     	; 0xfb8 <DIO_vSetPortDir+0xa4>
     fae:	8b 81       	ldd	r24, Y+3	; 0x03
     fb0:	9c 81       	ldd	r25, Y+4	; 0x04
     fb2:	00 97       	sbiw	r24, 0x00	; 0
     fb4:	61 f0       	breq	.+24     	; 0xfce <DIO_vSetPortDir+0xba>
     fb6:	1e c0       	rjmp	.+60     	; 0xff4 <DIO_vSetPortDir+0xe0>
     fb8:	2b 81       	ldd	r18, Y+3	; 0x03
     fba:	3c 81       	ldd	r19, Y+4	; 0x04
     fbc:	22 30       	cpi	r18, 0x02	; 2
     fbe:	31 05       	cpc	r19, r1
     fc0:	81 f0       	breq	.+32     	; 0xfe2 <DIO_vSetPortDir+0xce>
     fc2:	8b 81       	ldd	r24, Y+3	; 0x03
     fc4:	9c 81       	ldd	r25, Y+4	; 0x04
     fc6:	83 30       	cpi	r24, 0x03	; 3
     fc8:	91 05       	cpc	r25, r1
     fca:	81 f0       	breq	.+32     	; 0xfec <DIO_vSetPortDir+0xd8>
     fcc:	13 c0       	rjmp	.+38     	; 0xff4 <DIO_vSetPortDir+0xe0>
		    case PORTA_ID: DDRA=0xff; break;
     fce:	ea e3       	ldi	r30, 0x3A	; 58
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	8f ef       	ldi	r24, 0xFF	; 255
     fd4:	80 83       	st	Z, r24
     fd6:	0e c0       	rjmp	.+28     	; 0xff4 <DIO_vSetPortDir+0xe0>
		    case PORTB_ID: DDRB=0xff; break;
     fd8:	e7 e3       	ldi	r30, 0x37	; 55
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	8f ef       	ldi	r24, 0xFF	; 255
     fde:	80 83       	st	Z, r24
     fe0:	09 c0       	rjmp	.+18     	; 0xff4 <DIO_vSetPortDir+0xe0>
		    case PORTC_ID: DDRC=0xff; break;
     fe2:	e4 e3       	ldi	r30, 0x34	; 52
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	8f ef       	ldi	r24, 0xFF	; 255
     fe8:	80 83       	st	Z, r24
     fea:	04 c0       	rjmp	.+8      	; 0xff4 <DIO_vSetPortDir+0xe0>
		    case PORTD_ID: DDRD=0xff; break;
     fec:	e1 e3       	ldi	r30, 0x31	; 49
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	8f ef       	ldi	r24, 0xFF	; 255
     ff2:	80 83       	st	Z, r24
		}
	}
}
     ff4:	26 96       	adiw	r28, 0x06	; 6
     ff6:	0f b6       	in	r0, 0x3f	; 63
     ff8:	f8 94       	cli
     ffa:	de bf       	out	0x3e, r29	; 62
     ffc:	0f be       	out	0x3f, r0	; 63
     ffe:	cd bf       	out	0x3d, r28	; 61
    1000:	cf 91       	pop	r28
    1002:	df 91       	pop	r29
    1004:	08 95       	ret

00001006 <DIO_vSetPortVal>:


void DIO_vSetPortVal(u8 A_u8PortId,u8 A_u8Val){
    1006:	df 93       	push	r29
    1008:	cf 93       	push	r28
    100a:	00 d0       	rcall	.+0      	; 0x100c <DIO_vSetPortVal+0x6>
    100c:	00 d0       	rcall	.+0      	; 0x100e <DIO_vSetPortVal+0x8>
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	89 83       	std	Y+1, r24	; 0x01
    1014:	6a 83       	std	Y+2, r22	; 0x02
		switch(A_u8PortId){
    1016:	89 81       	ldd	r24, Y+1	; 0x01
    1018:	28 2f       	mov	r18, r24
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	3c 83       	std	Y+4, r19	; 0x04
    101e:	2b 83       	std	Y+3, r18	; 0x03
    1020:	8b 81       	ldd	r24, Y+3	; 0x03
    1022:	9c 81       	ldd	r25, Y+4	; 0x04
    1024:	81 30       	cpi	r24, 0x01	; 1
    1026:	91 05       	cpc	r25, r1
    1028:	d1 f0       	breq	.+52     	; 0x105e <DIO_vSetPortVal+0x58>
    102a:	2b 81       	ldd	r18, Y+3	; 0x03
    102c:	3c 81       	ldd	r19, Y+4	; 0x04
    102e:	22 30       	cpi	r18, 0x02	; 2
    1030:	31 05       	cpc	r19, r1
    1032:	2c f4       	brge	.+10     	; 0x103e <DIO_vSetPortVal+0x38>
    1034:	8b 81       	ldd	r24, Y+3	; 0x03
    1036:	9c 81       	ldd	r25, Y+4	; 0x04
    1038:	00 97       	sbiw	r24, 0x00	; 0
    103a:	61 f0       	breq	.+24     	; 0x1054 <DIO_vSetPortVal+0x4e>
    103c:	1e c0       	rjmp	.+60     	; 0x107a <DIO_vSetPortVal+0x74>
    103e:	2b 81       	ldd	r18, Y+3	; 0x03
    1040:	3c 81       	ldd	r19, Y+4	; 0x04
    1042:	22 30       	cpi	r18, 0x02	; 2
    1044:	31 05       	cpc	r19, r1
    1046:	81 f0       	breq	.+32     	; 0x1068 <DIO_vSetPortVal+0x62>
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	9c 81       	ldd	r25, Y+4	; 0x04
    104c:	83 30       	cpi	r24, 0x03	; 3
    104e:	91 05       	cpc	r25, r1
    1050:	81 f0       	breq	.+32     	; 0x1072 <DIO_vSetPortVal+0x6c>
    1052:	13 c0       	rjmp	.+38     	; 0x107a <DIO_vSetPortVal+0x74>
			case PORTA_ID: PORTA=A_u8Val; break;
    1054:	eb e3       	ldi	r30, 0x3B	; 59
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	8a 81       	ldd	r24, Y+2	; 0x02
    105a:	80 83       	st	Z, r24
    105c:	0e c0       	rjmp	.+28     	; 0x107a <DIO_vSetPortVal+0x74>
		    case PORTB_ID: PORTB=A_u8Val; break;
    105e:	e8 e3       	ldi	r30, 0x38	; 56
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	8a 81       	ldd	r24, Y+2	; 0x02
    1064:	80 83       	st	Z, r24
    1066:	09 c0       	rjmp	.+18     	; 0x107a <DIO_vSetPortVal+0x74>
		    case PORTC_ID: PORTC=A_u8Val; break;
    1068:	e5 e3       	ldi	r30, 0x35	; 53
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	8a 81       	ldd	r24, Y+2	; 0x02
    106e:	80 83       	st	Z, r24
    1070:	04 c0       	rjmp	.+8      	; 0x107a <DIO_vSetPortVal+0x74>
		    case PORTD_ID: PORTD=A_u8Val; break;
    1072:	e2 e3       	ldi	r30, 0x32	; 50
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	8a 81       	ldd	r24, Y+2	; 0x02
    1078:	80 83       	st	Z, r24
		}
}
    107a:	0f 90       	pop	r0
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	0f 90       	pop	r0
    1082:	cf 91       	pop	r28
    1084:	df 91       	pop	r29
    1086:	08 95       	ret

00001088 <DIO_vTogglePinVal>:

void DIO_vTogglePinVal(u8 A_u8PortId,u8 A_u8PinId){
    1088:	df 93       	push	r29
    108a:	cf 93       	push	r28
    108c:	00 d0       	rcall	.+0      	; 0x108e <DIO_vTogglePinVal+0x6>
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	89 83       	std	Y+1, r24	; 0x01
    1094:	6a 83       	std	Y+2, r22	; 0x02
		A_u8PortId^=(1<<A_u8PinId);
    1096:	8a 81       	ldd	r24, Y+2	; 0x02
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	02 2e       	mov	r0, r18
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <DIO_vTogglePinVal+0x20>
    10a4:	88 0f       	add	r24, r24
    10a6:	99 1f       	adc	r25, r25
    10a8:	0a 94       	dec	r0
    10aa:	e2 f7       	brpl	.-8      	; 0x10a4 <DIO_vTogglePinVal+0x1c>
    10ac:	98 2f       	mov	r25, r24
    10ae:	89 81       	ldd	r24, Y+1	; 0x01
    10b0:	89 27       	eor	r24, r25
    10b2:	89 83       	std	Y+1, r24	; 0x01
}
    10b4:	0f 90       	pop	r0
    10b6:	0f 90       	pop	r0
    10b8:	cf 91       	pop	r28
    10ba:	df 91       	pop	r29
    10bc:	08 95       	ret

000010be <LED_vInit>:
#include "LED_cfg.h"
#include "LED_int.h"



void LED_vInit(u8 A_u8LedId){
    10be:	df 93       	push	r29
    10c0:	cf 93       	push	r28
    10c2:	00 d0       	rcall	.+0      	; 0x10c4 <LED_vInit+0x6>
    10c4:	0f 92       	push	r0
    10c6:	cd b7       	in	r28, 0x3d	; 61
    10c8:	de b7       	in	r29, 0x3e	; 62
    10ca:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8LedId){
    10cc:	89 81       	ldd	r24, Y+1	; 0x01
    10ce:	28 2f       	mov	r18, r24
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	3b 83       	std	Y+3, r19	; 0x03
    10d4:	2a 83       	std	Y+2, r18	; 0x02
    10d6:	8a 81       	ldd	r24, Y+2	; 0x02
    10d8:	9b 81       	ldd	r25, Y+3	; 0x03
    10da:	83 30       	cpi	r24, 0x03	; 3
    10dc:	91 05       	cpc	r25, r1
    10de:	d9 f1       	breq	.+118    	; 0x1156 <LED_vInit+0x98>
    10e0:	2a 81       	ldd	r18, Y+2	; 0x02
    10e2:	3b 81       	ldd	r19, Y+3	; 0x03
    10e4:	24 30       	cpi	r18, 0x04	; 4
    10e6:	31 05       	cpc	r19, r1
    10e8:	7c f4       	brge	.+30     	; 0x1108 <LED_vInit+0x4a>
    10ea:	8a 81       	ldd	r24, Y+2	; 0x02
    10ec:	9b 81       	ldd	r25, Y+3	; 0x03
    10ee:	81 30       	cpi	r24, 0x01	; 1
    10f0:	91 05       	cpc	r25, r1
    10f2:	29 f1       	breq	.+74     	; 0x113e <LED_vInit+0x80>
    10f4:	2a 81       	ldd	r18, Y+2	; 0x02
    10f6:	3b 81       	ldd	r19, Y+3	; 0x03
    10f8:	22 30       	cpi	r18, 0x02	; 2
    10fa:	31 05       	cpc	r19, r1
    10fc:	34 f5       	brge	.+76     	; 0x114a <LED_vInit+0x8c>
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	9b 81       	ldd	r25, Y+3	; 0x03
    1102:	00 97       	sbiw	r24, 0x00	; 0
    1104:	b1 f0       	breq	.+44     	; 0x1132 <LED_vInit+0x74>
    1106:	44 c0       	rjmp	.+136    	; 0x1190 <LED_vInit+0xd2>
    1108:	2a 81       	ldd	r18, Y+2	; 0x02
    110a:	3b 81       	ldd	r19, Y+3	; 0x03
    110c:	25 30       	cpi	r18, 0x05	; 5
    110e:	31 05       	cpc	r19, r1
    1110:	71 f1       	breq	.+92     	; 0x116e <LED_vInit+0xb0>
    1112:	8a 81       	ldd	r24, Y+2	; 0x02
    1114:	9b 81       	ldd	r25, Y+3	; 0x03
    1116:	85 30       	cpi	r24, 0x05	; 5
    1118:	91 05       	cpc	r25, r1
    111a:	1c f1       	brlt	.+70     	; 0x1162 <LED_vInit+0xa4>
    111c:	2a 81       	ldd	r18, Y+2	; 0x02
    111e:	3b 81       	ldd	r19, Y+3	; 0x03
    1120:	26 30       	cpi	r18, 0x06	; 6
    1122:	31 05       	cpc	r19, r1
    1124:	51 f1       	breq	.+84     	; 0x117a <LED_vInit+0xbc>
    1126:	8a 81       	ldd	r24, Y+2	; 0x02
    1128:	9b 81       	ldd	r25, Y+3	; 0x03
    112a:	87 30       	cpi	r24, 0x07	; 7
    112c:	91 05       	cpc	r25, r1
    112e:	59 f1       	breq	.+86     	; 0x1186 <LED_vInit+0xc8>
    1130:	2f c0       	rjmp	.+94     	; 0x1190 <LED_vInit+0xd2>
	case LED0_ID: DIO_vSetPinDir(LED0_PORT, LED0_PIN , DIR_OUTPUT); break;
    1132:	83 e0       	ldi	r24, 0x03	; 3
    1134:	60 e0       	ldi	r22, 0x00	; 0
    1136:	41 e0       	ldi	r20, 0x01	; 1
    1138:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    113c:	29 c0       	rjmp	.+82     	; 0x1190 <LED_vInit+0xd2>
	case LED1_ID: DIO_vSetPinDir(LED1_PORT, LED1_PIN , DIR_OUTPUT); break;
    113e:	83 e0       	ldi	r24, 0x03	; 3
    1140:	61 e0       	ldi	r22, 0x01	; 1
    1142:	41 e0       	ldi	r20, 0x01	; 1
    1144:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1148:	23 c0       	rjmp	.+70     	; 0x1190 <LED_vInit+0xd2>
	case LED2_ID: DIO_vSetPinDir(LED2_PORT, LED2_PIN , DIR_OUTPUT); break;
    114a:	83 e0       	ldi	r24, 0x03	; 3
    114c:	62 e0       	ldi	r22, 0x02	; 2
    114e:	41 e0       	ldi	r20, 0x01	; 1
    1150:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1154:	1d c0       	rjmp	.+58     	; 0x1190 <LED_vInit+0xd2>
	case LED3_ID: DIO_vSetPinDir(LED3_PORT, LED3_PIN , DIR_OUTPUT); break;
    1156:	83 e0       	ldi	r24, 0x03	; 3
    1158:	63 e0       	ldi	r22, 0x03	; 3
    115a:	41 e0       	ldi	r20, 0x01	; 1
    115c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1160:	17 c0       	rjmp	.+46     	; 0x1190 <LED_vInit+0xd2>
	case LED4_ID: DIO_vSetPinDir(LED4_PORT, LED4_PIN , DIR_OUTPUT); break;
    1162:	83 e0       	ldi	r24, 0x03	; 3
    1164:	64 e0       	ldi	r22, 0x04	; 4
    1166:	41 e0       	ldi	r20, 0x01	; 1
    1168:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    116c:	11 c0       	rjmp	.+34     	; 0x1190 <LED_vInit+0xd2>
	case LED5_ID: DIO_vSetPinDir(LED5_PORT, LED5_PIN , DIR_OUTPUT); break;
    116e:	83 e0       	ldi	r24, 0x03	; 3
    1170:	65 e0       	ldi	r22, 0x05	; 5
    1172:	41 e0       	ldi	r20, 0x01	; 1
    1174:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1178:	0b c0       	rjmp	.+22     	; 0x1190 <LED_vInit+0xd2>
	case LED6_ID: DIO_vSetPinDir(LED6_PORT, LED6_PIN , DIR_OUTPUT); break;
    117a:	83 e0       	ldi	r24, 0x03	; 3
    117c:	66 e0       	ldi	r22, 0x06	; 6
    117e:	41 e0       	ldi	r20, 0x01	; 1
    1180:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1184:	05 c0       	rjmp	.+10     	; 0x1190 <LED_vInit+0xd2>
	case LED7_ID: DIO_vSetPinDir(LED7_PORT, LED7_PIN , DIR_OUTPUT); break;
    1186:	83 e0       	ldi	r24, 0x03	; 3
    1188:	67 e0       	ldi	r22, 0x07	; 7
    118a:	41 e0       	ldi	r20, 0x01	; 1
    118c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>

	}



}
    1190:	0f 90       	pop	r0
    1192:	0f 90       	pop	r0
    1194:	0f 90       	pop	r0
    1196:	cf 91       	pop	r28
    1198:	df 91       	pop	r29
    119a:	08 95       	ret

0000119c <LED_vTurnOn>:

void LED_vTurnOn(u8 A_u8LedId){
    119c:	df 93       	push	r29
    119e:	cf 93       	push	r28
    11a0:	00 d0       	rcall	.+0      	; 0x11a2 <LED_vTurnOn+0x6>
    11a2:	0f 92       	push	r0
    11a4:	cd b7       	in	r28, 0x3d	; 61
    11a6:	de b7       	in	r29, 0x3e	; 62
    11a8:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8LedId){
    11aa:	89 81       	ldd	r24, Y+1	; 0x01
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	3b 83       	std	Y+3, r19	; 0x03
    11b2:	2a 83       	std	Y+2, r18	; 0x02
    11b4:	8a 81       	ldd	r24, Y+2	; 0x02
    11b6:	9b 81       	ldd	r25, Y+3	; 0x03
    11b8:	83 30       	cpi	r24, 0x03	; 3
    11ba:	91 05       	cpc	r25, r1
    11bc:	d9 f1       	breq	.+118    	; 0x1234 <LED_vTurnOn+0x98>
    11be:	2a 81       	ldd	r18, Y+2	; 0x02
    11c0:	3b 81       	ldd	r19, Y+3	; 0x03
    11c2:	24 30       	cpi	r18, 0x04	; 4
    11c4:	31 05       	cpc	r19, r1
    11c6:	7c f4       	brge	.+30     	; 0x11e6 <LED_vTurnOn+0x4a>
    11c8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ca:	9b 81       	ldd	r25, Y+3	; 0x03
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	91 05       	cpc	r25, r1
    11d0:	29 f1       	breq	.+74     	; 0x121c <LED_vTurnOn+0x80>
    11d2:	2a 81       	ldd	r18, Y+2	; 0x02
    11d4:	3b 81       	ldd	r19, Y+3	; 0x03
    11d6:	22 30       	cpi	r18, 0x02	; 2
    11d8:	31 05       	cpc	r19, r1
    11da:	34 f5       	brge	.+76     	; 0x1228 <LED_vTurnOn+0x8c>
    11dc:	8a 81       	ldd	r24, Y+2	; 0x02
    11de:	9b 81       	ldd	r25, Y+3	; 0x03
    11e0:	00 97       	sbiw	r24, 0x00	; 0
    11e2:	b1 f0       	breq	.+44     	; 0x1210 <LED_vTurnOn+0x74>
    11e4:	44 c0       	rjmp	.+136    	; 0x126e <LED_vTurnOn+0xd2>
    11e6:	2a 81       	ldd	r18, Y+2	; 0x02
    11e8:	3b 81       	ldd	r19, Y+3	; 0x03
    11ea:	25 30       	cpi	r18, 0x05	; 5
    11ec:	31 05       	cpc	r19, r1
    11ee:	71 f1       	breq	.+92     	; 0x124c <LED_vTurnOn+0xb0>
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	9b 81       	ldd	r25, Y+3	; 0x03
    11f4:	85 30       	cpi	r24, 0x05	; 5
    11f6:	91 05       	cpc	r25, r1
    11f8:	1c f1       	brlt	.+70     	; 0x1240 <LED_vTurnOn+0xa4>
    11fa:	2a 81       	ldd	r18, Y+2	; 0x02
    11fc:	3b 81       	ldd	r19, Y+3	; 0x03
    11fe:	26 30       	cpi	r18, 0x06	; 6
    1200:	31 05       	cpc	r19, r1
    1202:	51 f1       	breq	.+84     	; 0x1258 <LED_vTurnOn+0xbc>
    1204:	8a 81       	ldd	r24, Y+2	; 0x02
    1206:	9b 81       	ldd	r25, Y+3	; 0x03
    1208:	87 30       	cpi	r24, 0x07	; 7
    120a:	91 05       	cpc	r25, r1
    120c:	59 f1       	breq	.+86     	; 0x1264 <LED_vTurnOn+0xc8>
    120e:	2f c0       	rjmp	.+94     	; 0x126e <LED_vTurnOn+0xd2>
	case LED0_ID: DIO_vSetPinVal(LED0_PORT, LED0_PIN , VAL_HIGH); break;
    1210:	83 e0       	ldi	r24, 0x03	; 3
    1212:	60 e0       	ldi	r22, 0x00	; 0
    1214:	41 e0       	ldi	r20, 0x01	; 1
    1216:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    121a:	29 c0       	rjmp	.+82     	; 0x126e <LED_vTurnOn+0xd2>
	case LED1_ID: DIO_vSetPinVal(LED1_PORT, LED1_PIN , VAL_HIGH); break;
    121c:	83 e0       	ldi	r24, 0x03	; 3
    121e:	61 e0       	ldi	r22, 0x01	; 1
    1220:	41 e0       	ldi	r20, 0x01	; 1
    1222:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1226:	23 c0       	rjmp	.+70     	; 0x126e <LED_vTurnOn+0xd2>
	case LED2_ID: DIO_vSetPinVal(LED2_PORT, LED2_PIN , VAL_HIGH); break;
    1228:	83 e0       	ldi	r24, 0x03	; 3
    122a:	62 e0       	ldi	r22, 0x02	; 2
    122c:	41 e0       	ldi	r20, 0x01	; 1
    122e:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1232:	1d c0       	rjmp	.+58     	; 0x126e <LED_vTurnOn+0xd2>
	case LED3_ID: DIO_vSetPinVal(LED3_PORT, LED3_PIN , VAL_HIGH); break;
    1234:	83 e0       	ldi	r24, 0x03	; 3
    1236:	63 e0       	ldi	r22, 0x03	; 3
    1238:	41 e0       	ldi	r20, 0x01	; 1
    123a:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    123e:	17 c0       	rjmp	.+46     	; 0x126e <LED_vTurnOn+0xd2>
	case LED4_ID: DIO_vSetPinVal(LED4_PORT, LED4_PIN , VAL_HIGH); break;
    1240:	83 e0       	ldi	r24, 0x03	; 3
    1242:	64 e0       	ldi	r22, 0x04	; 4
    1244:	41 e0       	ldi	r20, 0x01	; 1
    1246:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    124a:	11 c0       	rjmp	.+34     	; 0x126e <LED_vTurnOn+0xd2>
	case LED5_ID: DIO_vSetPinVal(LED5_PORT, LED5_PIN , VAL_HIGH); break;
    124c:	83 e0       	ldi	r24, 0x03	; 3
    124e:	65 e0       	ldi	r22, 0x05	; 5
    1250:	41 e0       	ldi	r20, 0x01	; 1
    1252:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1256:	0b c0       	rjmp	.+22     	; 0x126e <LED_vTurnOn+0xd2>
	case LED6_ID: DIO_vSetPinVal(LED6_PORT, LED6_PIN , VAL_HIGH); break;
    1258:	83 e0       	ldi	r24, 0x03	; 3
    125a:	66 e0       	ldi	r22, 0x06	; 6
    125c:	41 e0       	ldi	r20, 0x01	; 1
    125e:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1262:	05 c0       	rjmp	.+10     	; 0x126e <LED_vTurnOn+0xd2>
	case LED7_ID: DIO_vSetPinVal(LED7_PORT, LED7_PIN , VAL_HIGH); break;
    1264:	83 e0       	ldi	r24, 0x03	; 3
    1266:	67 e0       	ldi	r22, 0x07	; 7
    1268:	41 e0       	ldi	r20, 0x01	; 1
    126a:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

	}
}
    126e:	0f 90       	pop	r0
    1270:	0f 90       	pop	r0
    1272:	0f 90       	pop	r0
    1274:	cf 91       	pop	r28
    1276:	df 91       	pop	r29
    1278:	08 95       	ret

0000127a <LED_vTurnOff>:


void LED_vTurnOff(u8 A_u8LedId){
    127a:	df 93       	push	r29
    127c:	cf 93       	push	r28
    127e:	00 d0       	rcall	.+0      	; 0x1280 <LED_vTurnOff+0x6>
    1280:	0f 92       	push	r0
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
    1286:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8LedId){
    1288:	89 81       	ldd	r24, Y+1	; 0x01
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	3b 83       	std	Y+3, r19	; 0x03
    1290:	2a 83       	std	Y+2, r18	; 0x02
    1292:	8a 81       	ldd	r24, Y+2	; 0x02
    1294:	9b 81       	ldd	r25, Y+3	; 0x03
    1296:	83 30       	cpi	r24, 0x03	; 3
    1298:	91 05       	cpc	r25, r1
    129a:	d9 f1       	breq	.+118    	; 0x1312 <LED_vTurnOff+0x98>
    129c:	2a 81       	ldd	r18, Y+2	; 0x02
    129e:	3b 81       	ldd	r19, Y+3	; 0x03
    12a0:	24 30       	cpi	r18, 0x04	; 4
    12a2:	31 05       	cpc	r19, r1
    12a4:	7c f4       	brge	.+30     	; 0x12c4 <LED_vTurnOff+0x4a>
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	9b 81       	ldd	r25, Y+3	; 0x03
    12aa:	81 30       	cpi	r24, 0x01	; 1
    12ac:	91 05       	cpc	r25, r1
    12ae:	29 f1       	breq	.+74     	; 0x12fa <LED_vTurnOff+0x80>
    12b0:	2a 81       	ldd	r18, Y+2	; 0x02
    12b2:	3b 81       	ldd	r19, Y+3	; 0x03
    12b4:	22 30       	cpi	r18, 0x02	; 2
    12b6:	31 05       	cpc	r19, r1
    12b8:	34 f5       	brge	.+76     	; 0x1306 <LED_vTurnOff+0x8c>
    12ba:	8a 81       	ldd	r24, Y+2	; 0x02
    12bc:	9b 81       	ldd	r25, Y+3	; 0x03
    12be:	00 97       	sbiw	r24, 0x00	; 0
    12c0:	b1 f0       	breq	.+44     	; 0x12ee <LED_vTurnOff+0x74>
    12c2:	44 c0       	rjmp	.+136    	; 0x134c <LED_vTurnOff+0xd2>
    12c4:	2a 81       	ldd	r18, Y+2	; 0x02
    12c6:	3b 81       	ldd	r19, Y+3	; 0x03
    12c8:	25 30       	cpi	r18, 0x05	; 5
    12ca:	31 05       	cpc	r19, r1
    12cc:	71 f1       	breq	.+92     	; 0x132a <LED_vTurnOff+0xb0>
    12ce:	8a 81       	ldd	r24, Y+2	; 0x02
    12d0:	9b 81       	ldd	r25, Y+3	; 0x03
    12d2:	85 30       	cpi	r24, 0x05	; 5
    12d4:	91 05       	cpc	r25, r1
    12d6:	1c f1       	brlt	.+70     	; 0x131e <LED_vTurnOff+0xa4>
    12d8:	2a 81       	ldd	r18, Y+2	; 0x02
    12da:	3b 81       	ldd	r19, Y+3	; 0x03
    12dc:	26 30       	cpi	r18, 0x06	; 6
    12de:	31 05       	cpc	r19, r1
    12e0:	51 f1       	breq	.+84     	; 0x1336 <LED_vTurnOff+0xbc>
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	9b 81       	ldd	r25, Y+3	; 0x03
    12e6:	87 30       	cpi	r24, 0x07	; 7
    12e8:	91 05       	cpc	r25, r1
    12ea:	59 f1       	breq	.+86     	; 0x1342 <LED_vTurnOff+0xc8>
    12ec:	2f c0       	rjmp	.+94     	; 0x134c <LED_vTurnOff+0xd2>
	case LED0_ID: DIO_vSetPinVal(LED0_PORT, LED0_PIN , VAL_LOW); break;
    12ee:	83 e0       	ldi	r24, 0x03	; 3
    12f0:	60 e0       	ldi	r22, 0x00	; 0
    12f2:	40 e0       	ldi	r20, 0x00	; 0
    12f4:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    12f8:	29 c0       	rjmp	.+82     	; 0x134c <LED_vTurnOff+0xd2>
	case LED1_ID: DIO_vSetPinVal(LED1_PORT, LED1_PIN , VAL_LOW); break;
    12fa:	83 e0       	ldi	r24, 0x03	; 3
    12fc:	61 e0       	ldi	r22, 0x01	; 1
    12fe:	40 e0       	ldi	r20, 0x00	; 0
    1300:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1304:	23 c0       	rjmp	.+70     	; 0x134c <LED_vTurnOff+0xd2>
	case LED2_ID: DIO_vSetPinVal(LED2_PORT, LED2_PIN , VAL_LOW); break;
    1306:	83 e0       	ldi	r24, 0x03	; 3
    1308:	62 e0       	ldi	r22, 0x02	; 2
    130a:	40 e0       	ldi	r20, 0x00	; 0
    130c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1310:	1d c0       	rjmp	.+58     	; 0x134c <LED_vTurnOff+0xd2>
	case LED3_ID: DIO_vSetPinVal(LED3_PORT, LED3_PIN , VAL_LOW); break;
    1312:	83 e0       	ldi	r24, 0x03	; 3
    1314:	63 e0       	ldi	r22, 0x03	; 3
    1316:	40 e0       	ldi	r20, 0x00	; 0
    1318:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    131c:	17 c0       	rjmp	.+46     	; 0x134c <LED_vTurnOff+0xd2>
	case LED4_ID: DIO_vSetPinVal(LED4_PORT, LED4_PIN , VAL_LOW); break;
    131e:	83 e0       	ldi	r24, 0x03	; 3
    1320:	64 e0       	ldi	r22, 0x04	; 4
    1322:	40 e0       	ldi	r20, 0x00	; 0
    1324:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1328:	11 c0       	rjmp	.+34     	; 0x134c <LED_vTurnOff+0xd2>
	case LED5_ID: DIO_vSetPinVal(LED5_PORT, LED5_PIN , VAL_LOW); break;
    132a:	83 e0       	ldi	r24, 0x03	; 3
    132c:	65 e0       	ldi	r22, 0x05	; 5
    132e:	40 e0       	ldi	r20, 0x00	; 0
    1330:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1334:	0b c0       	rjmp	.+22     	; 0x134c <LED_vTurnOff+0xd2>
	case LED6_ID: DIO_vSetPinVal(LED6_PORT, LED6_PIN , VAL_LOW); break;
    1336:	83 e0       	ldi	r24, 0x03	; 3
    1338:	66 e0       	ldi	r22, 0x06	; 6
    133a:	40 e0       	ldi	r20, 0x00	; 0
    133c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1340:	05 c0       	rjmp	.+10     	; 0x134c <LED_vTurnOff+0xd2>
	case LED7_ID: DIO_vSetPinVal(LED7_PORT, LED7_PIN , VAL_LOW); break;
    1342:	83 e0       	ldi	r24, 0x03	; 3
    1344:	67 e0       	ldi	r22, 0x07	; 7
    1346:	40 e0       	ldi	r20, 0x00	; 0
    1348:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

	}

}
    134c:	0f 90       	pop	r0
    134e:	0f 90       	pop	r0
    1350:	0f 90       	pop	r0
    1352:	cf 91       	pop	r28
    1354:	df 91       	pop	r29
    1356:	08 95       	ret

00001358 <LCD_vInit>:

#include"LCD_pri.h"



void LCD_vInit(){
    1358:	df 93       	push	r29
    135a:	cf 93       	push	r28
    135c:	cd b7       	in	r28, 0x3d	; 61
    135e:	de b7       	in	r29, 0x3e	; 62
	DIO_vSetPortDir(LCD_DATA_PORT , DIR_OUTPUT);
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	61 e0       	ldi	r22, 0x01	; 1
    1364:	0e 94 8a 07 	call	0xf14	; 0xf14 <DIO_vSetPortDir>
	DIO_vSetPinDir(RW_ID_PORT , RW_ID_PIN , DIR_OUTPUT);
    1368:	83 e0       	ldi	r24, 0x03	; 3
    136a:	61 e0       	ldi	r22, 0x01	; 1
    136c:	41 e0       	ldi	r20, 0x01	; 1
    136e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
	DIO_vSetPinDir(RS_ID_PORT , RS_ID_PIN , DIR_OUTPUT);
    1372:	83 e0       	ldi	r24, 0x03	; 3
    1374:	60 e0       	ldi	r22, 0x00	; 0
    1376:	41 e0       	ldi	r20, 0x01	; 1
    1378:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
	DIO_vSetPinDir(EN_ID_PORT , EN_ID_PIN , DIR_OUTPUT);
    137c:	83 e0       	ldi	r24, 0x03	; 3
    137e:	62 e0       	ldi	r22, 0x02	; 2
    1380:	41 e0       	ldi	r20, 0x01	; 1
    1382:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>

	LCD_Seq8Bit();
    1386:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <LCD_Seq8Bit>

}
    138a:	cf 91       	pop	r28
    138c:	df 91       	pop	r29
    138e:	08 95       	ret

00001390 <LCD_vCmd>:


void LCD_vCmd(u8 A_u8CmdId){
    1390:	df 93       	push	r29
    1392:	cf 93       	push	r28
    1394:	0f 92       	push	r0
    1396:	cd b7       	in	r28, 0x3d	; 61
    1398:	de b7       	in	r29, 0x3e	; 62
    139a:	89 83       	std	Y+1, r24	; 0x01

	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_HIGH);
    139c:	83 e0       	ldi	r24, 0x03	; 3
    139e:	62 e0       	ldi	r22, 0x02	; 2
    13a0:	41 e0       	ldi	r20, 0x01	; 1
    13a2:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	DIO_vSetPinVal(RW_ID_PORT , RW_ID_PIN , VAL_LOW);
    13a6:	83 e0       	ldi	r24, 0x03	; 3
    13a8:	61 e0       	ldi	r22, 0x01	; 1
    13aa:	40 e0       	ldi	r20, 0x00	; 0
    13ac:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	DIO_vSetPinVal(RS_ID_PORT , RS_ID_PIN , VAL_LOW);
    13b0:	83 e0       	ldi	r24, 0x03	; 3
    13b2:	60 e0       	ldi	r22, 0x00	; 0
    13b4:	40 e0       	ldi	r20, 0x00	; 0
    13b6:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>


	DIO_vSetPortVal(LCD_DATA_PORT , A_u8CmdId);
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	69 81       	ldd	r22, Y+1	; 0x01
    13be:	0e 94 03 08 	call	0x1006	; 0x1006 <DIO_vSetPortVal>

	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_LOW);
    13c2:	83 e0       	ldi	r24, 0x03	; 3
    13c4:	62 e0       	ldi	r22, 0x02	; 2
    13c6:	40 e0       	ldi	r20, 0x00	; 0
    13c8:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	case CG_RAM: DIO_vSetPortVal(LCD_DATA_PORT , CG_RAM); break;
	case DD_RAM: DIO_vSetPortVal(LCD_DATA_PORT , DD_RAM); break;
	 */


}
    13cc:	0f 90       	pop	r0
    13ce:	cf 91       	pop	r28
    13d0:	df 91       	pop	r29
    13d2:	08 95       	ret

000013d4 <LCD_Seq8Bit>:




void LCD_Seq8Bit(){  /* sequence on page 13 data sheet */
    13d4:	df 93       	push	r29
    13d6:	cf 93       	push	r28
    13d8:	cd b7       	in	r28, 0x3d	; 61
    13da:	de b7       	in	r29, 0x3e	; 62
    13dc:	aa 97       	sbiw	r28, 0x2a	; 42
    13de:	0f b6       	in	r0, 0x3f	; 63
    13e0:	f8 94       	cli
    13e2:	de bf       	out	0x3e, r29	; 62
    13e4:	0f be       	out	0x3f, r0	; 63
    13e6:	cd bf       	out	0x3d, r28	; 61
	//_delay_ms(30);
	LCD_vCmd(BIT_MODE_8);
    13e8:	88 e3       	ldi	r24, 0x38	; 56
    13ea:	0e 94 c8 09 	call	0x1390	; 0x1390 <LCD_vCmd>
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	a0 e8       	ldi	r26, 0x80	; 128
    13f4:	bf e3       	ldi	r27, 0x3F	; 63
    13f6:	8f a3       	std	Y+39, r24	; 0x27
    13f8:	98 a7       	std	Y+40, r25	; 0x28
    13fa:	a9 a7       	std	Y+41, r26	; 0x29
    13fc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13fe:	6f a1       	ldd	r22, Y+39	; 0x27
    1400:	78 a5       	ldd	r23, Y+40	; 0x28
    1402:	89 a5       	ldd	r24, Y+41	; 0x29
    1404:	9a a5       	ldd	r25, Y+42	; 0x2a
    1406:	20 e0       	ldi	r18, 0x00	; 0
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	4a ef       	ldi	r20, 0xFA	; 250
    140c:	54 e4       	ldi	r21, 0x44	; 68
    140e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1412:	dc 01       	movw	r26, r24
    1414:	cb 01       	movw	r24, r22
    1416:	8b a3       	std	Y+35, r24	; 0x23
    1418:	9c a3       	std	Y+36, r25	; 0x24
    141a:	ad a3       	std	Y+37, r26	; 0x25
    141c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    141e:	6b a1       	ldd	r22, Y+35	; 0x23
    1420:	7c a1       	ldd	r23, Y+36	; 0x24
    1422:	8d a1       	ldd	r24, Y+37	; 0x25
    1424:	9e a1       	ldd	r25, Y+38	; 0x26
    1426:	20 e0       	ldi	r18, 0x00	; 0
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	40 e8       	ldi	r20, 0x80	; 128
    142c:	5f e3       	ldi	r21, 0x3F	; 63
    142e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1432:	88 23       	and	r24, r24
    1434:	2c f4       	brge	.+10     	; 0x1440 <LCD_Seq8Bit+0x6c>
		__ticks = 1;
    1436:	81 e0       	ldi	r24, 0x01	; 1
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	9a a3       	std	Y+34, r25	; 0x22
    143c:	89 a3       	std	Y+33, r24	; 0x21
    143e:	3f c0       	rjmp	.+126    	; 0x14be <LCD_Seq8Bit+0xea>
	else if (__tmp > 65535)
    1440:	6b a1       	ldd	r22, Y+35	; 0x23
    1442:	7c a1       	ldd	r23, Y+36	; 0x24
    1444:	8d a1       	ldd	r24, Y+37	; 0x25
    1446:	9e a1       	ldd	r25, Y+38	; 0x26
    1448:	20 e0       	ldi	r18, 0x00	; 0
    144a:	3f ef       	ldi	r19, 0xFF	; 255
    144c:	4f e7       	ldi	r20, 0x7F	; 127
    144e:	57 e4       	ldi	r21, 0x47	; 71
    1450:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1454:	18 16       	cp	r1, r24
    1456:	4c f5       	brge	.+82     	; 0x14aa <LCD_Seq8Bit+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1458:	6f a1       	ldd	r22, Y+39	; 0x27
    145a:	78 a5       	ldd	r23, Y+40	; 0x28
    145c:	89 a5       	ldd	r24, Y+41	; 0x29
    145e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1460:	20 e0       	ldi	r18, 0x00	; 0
    1462:	30 e0       	ldi	r19, 0x00	; 0
    1464:	40 e2       	ldi	r20, 0x20	; 32
    1466:	51 e4       	ldi	r21, 0x41	; 65
    1468:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    146c:	dc 01       	movw	r26, r24
    146e:	cb 01       	movw	r24, r22
    1470:	bc 01       	movw	r22, r24
    1472:	cd 01       	movw	r24, r26
    1474:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1478:	dc 01       	movw	r26, r24
    147a:	cb 01       	movw	r24, r22
    147c:	9a a3       	std	Y+34, r25	; 0x22
    147e:	89 a3       	std	Y+33, r24	; 0x21
    1480:	0f c0       	rjmp	.+30     	; 0x14a0 <LCD_Seq8Bit+0xcc>
    1482:	88 ec       	ldi	r24, 0xC8	; 200
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	98 a3       	std	Y+32, r25	; 0x20
    1488:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    148a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    148c:	98 a1       	ldd	r25, Y+32	; 0x20
    148e:	01 97       	sbiw	r24, 0x01	; 1
    1490:	f1 f7       	brne	.-4      	; 0x148e <LCD_Seq8Bit+0xba>
    1492:	98 a3       	std	Y+32, r25	; 0x20
    1494:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1496:	89 a1       	ldd	r24, Y+33	; 0x21
    1498:	9a a1       	ldd	r25, Y+34	; 0x22
    149a:	01 97       	sbiw	r24, 0x01	; 1
    149c:	9a a3       	std	Y+34, r25	; 0x22
    149e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14a0:	89 a1       	ldd	r24, Y+33	; 0x21
    14a2:	9a a1       	ldd	r25, Y+34	; 0x22
    14a4:	00 97       	sbiw	r24, 0x00	; 0
    14a6:	69 f7       	brne	.-38     	; 0x1482 <LCD_Seq8Bit+0xae>
    14a8:	14 c0       	rjmp	.+40     	; 0x14d2 <LCD_Seq8Bit+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14aa:	6b a1       	ldd	r22, Y+35	; 0x23
    14ac:	7c a1       	ldd	r23, Y+36	; 0x24
    14ae:	8d a1       	ldd	r24, Y+37	; 0x25
    14b0:	9e a1       	ldd	r25, Y+38	; 0x26
    14b2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14b6:	dc 01       	movw	r26, r24
    14b8:	cb 01       	movw	r24, r22
    14ba:	9a a3       	std	Y+34, r25	; 0x22
    14bc:	89 a3       	std	Y+33, r24	; 0x21
    14be:	89 a1       	ldd	r24, Y+33	; 0x21
    14c0:	9a a1       	ldd	r25, Y+34	; 0x22
    14c2:	9e 8f       	std	Y+30, r25	; 0x1e
    14c4:	8d 8f       	std	Y+29, r24	; 0x1d
    14c6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14c8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14ca:	01 97       	sbiw	r24, 0x01	; 1
    14cc:	f1 f7       	brne	.-4      	; 0x14ca <LCD_Seq8Bit+0xf6>
    14ce:	9e 8f       	std	Y+30, r25	; 0x1e
    14d0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_vCmd(DISP_ON); //disp on
    14d2:	8e e0       	ldi	r24, 0x0E	; 14
    14d4:	0e 94 c8 09 	call	0x1390	; 0x1390 <LCD_vCmd>
    14d8:	80 e0       	ldi	r24, 0x00	; 0
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	a0 e8       	ldi	r26, 0x80	; 128
    14de:	bf e3       	ldi	r27, 0x3F	; 63
    14e0:	89 8f       	std	Y+25, r24	; 0x19
    14e2:	9a 8f       	std	Y+26, r25	; 0x1a
    14e4:	ab 8f       	std	Y+27, r26	; 0x1b
    14e6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14e8:	69 8d       	ldd	r22, Y+25	; 0x19
    14ea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14ec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14ee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14f0:	20 e0       	ldi	r18, 0x00	; 0
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	4a ef       	ldi	r20, 0xFA	; 250
    14f6:	54 e4       	ldi	r21, 0x44	; 68
    14f8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	8d 8b       	std	Y+21, r24	; 0x15
    1502:	9e 8b       	std	Y+22, r25	; 0x16
    1504:	af 8b       	std	Y+23, r26	; 0x17
    1506:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1508:	6d 89       	ldd	r22, Y+21	; 0x15
    150a:	7e 89       	ldd	r23, Y+22	; 0x16
    150c:	8f 89       	ldd	r24, Y+23	; 0x17
    150e:	98 8d       	ldd	r25, Y+24	; 0x18
    1510:	20 e0       	ldi	r18, 0x00	; 0
    1512:	30 e0       	ldi	r19, 0x00	; 0
    1514:	40 e8       	ldi	r20, 0x80	; 128
    1516:	5f e3       	ldi	r21, 0x3F	; 63
    1518:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    151c:	88 23       	and	r24, r24
    151e:	2c f4       	brge	.+10     	; 0x152a <LCD_Seq8Bit+0x156>
		__ticks = 1;
    1520:	81 e0       	ldi	r24, 0x01	; 1
    1522:	90 e0       	ldi	r25, 0x00	; 0
    1524:	9c 8b       	std	Y+20, r25	; 0x14
    1526:	8b 8b       	std	Y+19, r24	; 0x13
    1528:	3f c0       	rjmp	.+126    	; 0x15a8 <LCD_Seq8Bit+0x1d4>
	else if (__tmp > 65535)
    152a:	6d 89       	ldd	r22, Y+21	; 0x15
    152c:	7e 89       	ldd	r23, Y+22	; 0x16
    152e:	8f 89       	ldd	r24, Y+23	; 0x17
    1530:	98 8d       	ldd	r25, Y+24	; 0x18
    1532:	20 e0       	ldi	r18, 0x00	; 0
    1534:	3f ef       	ldi	r19, 0xFF	; 255
    1536:	4f e7       	ldi	r20, 0x7F	; 127
    1538:	57 e4       	ldi	r21, 0x47	; 71
    153a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    153e:	18 16       	cp	r1, r24
    1540:	4c f5       	brge	.+82     	; 0x1594 <LCD_Seq8Bit+0x1c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1542:	69 8d       	ldd	r22, Y+25	; 0x19
    1544:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1546:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1548:	9c 8d       	ldd	r25, Y+28	; 0x1c
    154a:	20 e0       	ldi	r18, 0x00	; 0
    154c:	30 e0       	ldi	r19, 0x00	; 0
    154e:	40 e2       	ldi	r20, 0x20	; 32
    1550:	51 e4       	ldi	r21, 0x41	; 65
    1552:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1556:	dc 01       	movw	r26, r24
    1558:	cb 01       	movw	r24, r22
    155a:	bc 01       	movw	r22, r24
    155c:	cd 01       	movw	r24, r26
    155e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1562:	dc 01       	movw	r26, r24
    1564:	cb 01       	movw	r24, r22
    1566:	9c 8b       	std	Y+20, r25	; 0x14
    1568:	8b 8b       	std	Y+19, r24	; 0x13
    156a:	0f c0       	rjmp	.+30     	; 0x158a <LCD_Seq8Bit+0x1b6>
    156c:	88 ec       	ldi	r24, 0xC8	; 200
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	89 8b       	std	Y+17, r24	; 0x11
    1574:	89 89       	ldd	r24, Y+17	; 0x11
    1576:	9a 89       	ldd	r25, Y+18	; 0x12
    1578:	01 97       	sbiw	r24, 0x01	; 1
    157a:	f1 f7       	brne	.-4      	; 0x1578 <LCD_Seq8Bit+0x1a4>
    157c:	9a 8b       	std	Y+18, r25	; 0x12
    157e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1580:	8b 89       	ldd	r24, Y+19	; 0x13
    1582:	9c 89       	ldd	r25, Y+20	; 0x14
    1584:	01 97       	sbiw	r24, 0x01	; 1
    1586:	9c 8b       	std	Y+20, r25	; 0x14
    1588:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    158a:	8b 89       	ldd	r24, Y+19	; 0x13
    158c:	9c 89       	ldd	r25, Y+20	; 0x14
    158e:	00 97       	sbiw	r24, 0x00	; 0
    1590:	69 f7       	brne	.-38     	; 0x156c <LCD_Seq8Bit+0x198>
    1592:	14 c0       	rjmp	.+40     	; 0x15bc <LCD_Seq8Bit+0x1e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1594:	6d 89       	ldd	r22, Y+21	; 0x15
    1596:	7e 89       	ldd	r23, Y+22	; 0x16
    1598:	8f 89       	ldd	r24, Y+23	; 0x17
    159a:	98 8d       	ldd	r25, Y+24	; 0x18
    159c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15a0:	dc 01       	movw	r26, r24
    15a2:	cb 01       	movw	r24, r22
    15a4:	9c 8b       	std	Y+20, r25	; 0x14
    15a6:	8b 8b       	std	Y+19, r24	; 0x13
    15a8:	8b 89       	ldd	r24, Y+19	; 0x13
    15aa:	9c 89       	ldd	r25, Y+20	; 0x14
    15ac:	98 8b       	std	Y+16, r25	; 0x10
    15ae:	8f 87       	std	Y+15, r24	; 0x0f
    15b0:	8f 85       	ldd	r24, Y+15	; 0x0f
    15b2:	98 89       	ldd	r25, Y+16	; 0x10
    15b4:	01 97       	sbiw	r24, 0x01	; 1
    15b6:	f1 f7       	brne	.-4      	; 0x15b4 <LCD_Seq8Bit+0x1e0>
    15b8:	98 8b       	std	Y+16, r25	; 0x10
    15ba:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_vCmd(CLEAR_COM);
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	0e 94 c8 09 	call	0x1390	; 0x1390 <LCD_vCmd>
    15c2:	80 e0       	ldi	r24, 0x00	; 0
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	a0 e0       	ldi	r26, 0x00	; 0
    15c8:	b0 e4       	ldi	r27, 0x40	; 64
    15ca:	8b 87       	std	Y+11, r24	; 0x0b
    15cc:	9c 87       	std	Y+12, r25	; 0x0c
    15ce:	ad 87       	std	Y+13, r26	; 0x0d
    15d0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    15d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    15d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    15d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    15da:	20 e0       	ldi	r18, 0x00	; 0
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	4a ef       	ldi	r20, 0xFA	; 250
    15e0:	54 e4       	ldi	r21, 0x44	; 68
    15e2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15e6:	dc 01       	movw	r26, r24
    15e8:	cb 01       	movw	r24, r22
    15ea:	8f 83       	std	Y+7, r24	; 0x07
    15ec:	98 87       	std	Y+8, r25	; 0x08
    15ee:	a9 87       	std	Y+9, r26	; 0x09
    15f0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15f2:	6f 81       	ldd	r22, Y+7	; 0x07
    15f4:	78 85       	ldd	r23, Y+8	; 0x08
    15f6:	89 85       	ldd	r24, Y+9	; 0x09
    15f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    15fa:	20 e0       	ldi	r18, 0x00	; 0
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	40 e8       	ldi	r20, 0x80	; 128
    1600:	5f e3       	ldi	r21, 0x3F	; 63
    1602:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1606:	88 23       	and	r24, r24
    1608:	2c f4       	brge	.+10     	; 0x1614 <LCD_Seq8Bit+0x240>
		__ticks = 1;
    160a:	81 e0       	ldi	r24, 0x01	; 1
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	9e 83       	std	Y+6, r25	; 0x06
    1610:	8d 83       	std	Y+5, r24	; 0x05
    1612:	3f c0       	rjmp	.+126    	; 0x1692 <LCD_Seq8Bit+0x2be>
	else if (__tmp > 65535)
    1614:	6f 81       	ldd	r22, Y+7	; 0x07
    1616:	78 85       	ldd	r23, Y+8	; 0x08
    1618:	89 85       	ldd	r24, Y+9	; 0x09
    161a:	9a 85       	ldd	r25, Y+10	; 0x0a
    161c:	20 e0       	ldi	r18, 0x00	; 0
    161e:	3f ef       	ldi	r19, 0xFF	; 255
    1620:	4f e7       	ldi	r20, 0x7F	; 127
    1622:	57 e4       	ldi	r21, 0x47	; 71
    1624:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1628:	18 16       	cp	r1, r24
    162a:	4c f5       	brge	.+82     	; 0x167e <LCD_Seq8Bit+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    162c:	6b 85       	ldd	r22, Y+11	; 0x0b
    162e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1630:	8d 85       	ldd	r24, Y+13	; 0x0d
    1632:	9e 85       	ldd	r25, Y+14	; 0x0e
    1634:	20 e0       	ldi	r18, 0x00	; 0
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	40 e2       	ldi	r20, 0x20	; 32
    163a:	51 e4       	ldi	r21, 0x41	; 65
    163c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1640:	dc 01       	movw	r26, r24
    1642:	cb 01       	movw	r24, r22
    1644:	bc 01       	movw	r22, r24
    1646:	cd 01       	movw	r24, r26
    1648:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    164c:	dc 01       	movw	r26, r24
    164e:	cb 01       	movw	r24, r22
    1650:	9e 83       	std	Y+6, r25	; 0x06
    1652:	8d 83       	std	Y+5, r24	; 0x05
    1654:	0f c0       	rjmp	.+30     	; 0x1674 <LCD_Seq8Bit+0x2a0>
    1656:	88 ec       	ldi	r24, 0xC8	; 200
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	9c 83       	std	Y+4, r25	; 0x04
    165c:	8b 83       	std	Y+3, r24	; 0x03
    165e:	8b 81       	ldd	r24, Y+3	; 0x03
    1660:	9c 81       	ldd	r25, Y+4	; 0x04
    1662:	01 97       	sbiw	r24, 0x01	; 1
    1664:	f1 f7       	brne	.-4      	; 0x1662 <LCD_Seq8Bit+0x28e>
    1666:	9c 83       	std	Y+4, r25	; 0x04
    1668:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    166a:	8d 81       	ldd	r24, Y+5	; 0x05
    166c:	9e 81       	ldd	r25, Y+6	; 0x06
    166e:	01 97       	sbiw	r24, 0x01	; 1
    1670:	9e 83       	std	Y+6, r25	; 0x06
    1672:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1674:	8d 81       	ldd	r24, Y+5	; 0x05
    1676:	9e 81       	ldd	r25, Y+6	; 0x06
    1678:	00 97       	sbiw	r24, 0x00	; 0
    167a:	69 f7       	brne	.-38     	; 0x1656 <LCD_Seq8Bit+0x282>
    167c:	14 c0       	rjmp	.+40     	; 0x16a6 <LCD_Seq8Bit+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    167e:	6f 81       	ldd	r22, Y+7	; 0x07
    1680:	78 85       	ldd	r23, Y+8	; 0x08
    1682:	89 85       	ldd	r24, Y+9	; 0x09
    1684:	9a 85       	ldd	r25, Y+10	; 0x0a
    1686:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    168a:	dc 01       	movw	r26, r24
    168c:	cb 01       	movw	r24, r22
    168e:	9e 83       	std	Y+6, r25	; 0x06
    1690:	8d 83       	std	Y+5, r24	; 0x05
    1692:	8d 81       	ldd	r24, Y+5	; 0x05
    1694:	9e 81       	ldd	r25, Y+6	; 0x06
    1696:	9a 83       	std	Y+2, r25	; 0x02
    1698:	89 83       	std	Y+1, r24	; 0x01
    169a:	89 81       	ldd	r24, Y+1	; 0x01
    169c:	9a 81       	ldd	r25, Y+2	; 0x02
    169e:	01 97       	sbiw	r24, 0x01	; 1
    16a0:	f1 f7       	brne	.-4      	; 0x169e <LCD_Seq8Bit+0x2ca>
    16a2:	9a 83       	std	Y+2, r25	; 0x02
    16a4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_vCmd(ENTRY_MODE);
    16a6:	86 e0       	ldi	r24, 0x06	; 6
    16a8:	0e 94 c8 09 	call	0x1390	; 0x1390 <LCD_vCmd>
	/* END OF Initialization */


}
    16ac:	aa 96       	adiw	r28, 0x2a	; 42
    16ae:	0f b6       	in	r0, 0x3f	; 63
    16b0:	f8 94       	cli
    16b2:	de bf       	out	0x3e, r29	; 62
    16b4:	0f be       	out	0x3f, r0	; 63
    16b6:	cd bf       	out	0x3d, r28	; 61
    16b8:	cf 91       	pop	r28
    16ba:	df 91       	pop	r29
    16bc:	08 95       	ret

000016be <LCD_vDispChar>:



void LCD_vDispChar(u8 A_u8Ch){   /* 6.10 WRITE DATA*/
    16be:	df 93       	push	r29
    16c0:	cf 93       	push	r28
    16c2:	0f 92       	push	r0
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
    16c8:	89 83       	std	Y+1, r24	; 0x01
	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_HIGH);
    16ca:	83 e0       	ldi	r24, 0x03	; 3
    16cc:	62 e0       	ldi	r22, 0x02	; 2
    16ce:	41 e0       	ldi	r20, 0x01	; 1
    16d0:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

	DIO_vSetPinVal(RS_ID_PORT , RS_ID_PIN , VAL_HIGH);
    16d4:	83 e0       	ldi	r24, 0x03	; 3
    16d6:	60 e0       	ldi	r22, 0x00	; 0
    16d8:	41 e0       	ldi	r20, 0x01	; 1
    16da:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	DIO_vSetPinVal(RW_ID_PORT , RW_ID_PIN , VAL_LOW);
    16de:	83 e0       	ldi	r24, 0x03	; 3
    16e0:	61 e0       	ldi	r22, 0x01	; 1
    16e2:	40 e0       	ldi	r20, 0x00	; 0
    16e4:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

	DIO_vSetPortVal(LCD_DATA_PORT , A_u8Ch );
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	69 81       	ldd	r22, Y+1	; 0x01
    16ec:	0e 94 03 08 	call	0x1006	; 0x1006 <DIO_vSetPortVal>

	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_LOW);
    16f0:	83 e0       	ldi	r24, 0x03	; 3
    16f2:	62 e0       	ldi	r22, 0x02	; 2
    16f4:	40 e0       	ldi	r20, 0x00	; 0
    16f6:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

}
    16fa:	0f 90       	pop	r0
    16fc:	cf 91       	pop	r28
    16fe:	df 91       	pop	r29
    1700:	08 95       	ret

00001702 <LCD_vDispStr>:




void LCD_vDispStr(u8* A_u8Str){  /* array of character inrtodiced as Ptr as it on function*/
    1702:	df 93       	push	r29
    1704:	cf 93       	push	r28
    1706:	00 d0       	rcall	.+0      	; 0x1708 <LCD_vDispStr+0x6>
    1708:	0f 92       	push	r0
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	9b 83       	std	Y+3, r25	; 0x03
    1710:	8a 83       	std	Y+2, r24	; 0x02
    1712:	0e c0       	rjmp	.+28     	; 0x1730 <LCD_vDispStr+0x2e>
	u8 L_u8Iterator;
	while(A_u8Str[L_u8Iterator] != '\0'){ // not NELL so its a character
		LCD_vDispChar(A_u8Str[L_u8Iterator]);
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	28 2f       	mov	r18, r24
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	9b 81       	ldd	r25, Y+3	; 0x03
    171e:	fc 01       	movw	r30, r24
    1720:	e2 0f       	add	r30, r18
    1722:	f3 1f       	adc	r31, r19
    1724:	80 81       	ld	r24, Z
    1726:	0e 94 5f 0b 	call	0x16be	; 0x16be <LCD_vDispChar>

		L_u8Iterator++;
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	8f 5f       	subi	r24, 0xFF	; 255
    172e:	89 83       	std	Y+1, r24	; 0x01



void LCD_vDispStr(u8* A_u8Str){  /* array of character inrtodiced as Ptr as it on function*/
	u8 L_u8Iterator;
	while(A_u8Str[L_u8Iterator] != '\0'){ // not NELL so its a character
    1730:	89 81       	ldd	r24, Y+1	; 0x01
    1732:	28 2f       	mov	r18, r24
    1734:	30 e0       	ldi	r19, 0x00	; 0
    1736:	8a 81       	ldd	r24, Y+2	; 0x02
    1738:	9b 81       	ldd	r25, Y+3	; 0x03
    173a:	fc 01       	movw	r30, r24
    173c:	e2 0f       	add	r30, r18
    173e:	f3 1f       	adc	r31, r19
    1740:	80 81       	ld	r24, Z
    1742:	88 23       	and	r24, r24
    1744:	39 f7       	brne	.-50     	; 0x1714 <LCD_vDispStr+0x12>

	}



}
    1746:	0f 90       	pop	r0
    1748:	0f 90       	pop	r0
    174a:	0f 90       	pop	r0
    174c:	cf 91       	pop	r28
    174e:	df 91       	pop	r29
    1750:	08 95       	ret

00001752 <LCD_vClrScreen>:


//void LCD_vDispNum(u32 A_u32Num);


void LCD_vClrScreen(){
    1752:	df 93       	push	r29
    1754:	cf 93       	push	r28
    1756:	cd b7       	in	r28, 0x3d	; 61
    1758:	de b7       	in	r29, 0x3e	; 62
    175a:	2e 97       	sbiw	r28, 0x0e	; 14
    175c:	0f b6       	in	r0, 0x3f	; 63
    175e:	f8 94       	cli
    1760:	de bf       	out	0x3e, r29	; 62
    1762:	0f be       	out	0x3f, r0	; 63
    1764:	cd bf       	out	0x3d, r28	; 61
	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_HIGH);
    1766:	83 e0       	ldi	r24, 0x03	; 3
    1768:	62 e0       	ldi	r22, 0x02	; 2
    176a:	41 e0       	ldi	r20, 0x01	; 1
    176c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	DIO_vSetPinVal(RW_ID_PORT , RW_ID_PIN , VAL_LOW);
    1770:	83 e0       	ldi	r24, 0x03	; 3
    1772:	61 e0       	ldi	r22, 0x01	; 1
    1774:	40 e0       	ldi	r20, 0x00	; 0
    1776:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	DIO_vSetPinVal(RS_ID_PORT , RS_ID_PIN , VAL_LOW);
    177a:	83 e0       	ldi	r24, 0x03	; 3
    177c:	60 e0       	ldi	r22, 0x00	; 0
    177e:	40 e0       	ldi	r20, 0x00	; 0
    1780:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>


	DIO_vSetPortVal(LCD_DATA_PORT , CLEAR_COM);
    1784:	81 e0       	ldi	r24, 0x01	; 1
    1786:	61 e0       	ldi	r22, 0x01	; 1
    1788:	0e 94 03 08 	call	0x1006	; 0x1006 <DIO_vSetPortVal>

	DIO_vSetPinVal(EN_ID_PORT , EN_ID_PIN , VAL_LOW);
    178c:	83 e0       	ldi	r24, 0x03	; 3
    178e:	62 e0       	ldi	r22, 0x02	; 2
    1790:	40 e0       	ldi	r20, 0x00	; 0
    1792:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1796:	80 e0       	ldi	r24, 0x00	; 0
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	a0 e0       	ldi	r26, 0x00	; 0
    179c:	b0 e4       	ldi	r27, 0x40	; 64
    179e:	8b 87       	std	Y+11, r24	; 0x0b
    17a0:	9c 87       	std	Y+12, r25	; 0x0c
    17a2:	ad 87       	std	Y+13, r26	; 0x0d
    17a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    17a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    17aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    17ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    17ae:	20 e0       	ldi	r18, 0x00	; 0
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	4a ef       	ldi	r20, 0xFA	; 250
    17b4:	54 e4       	ldi	r21, 0x44	; 68
    17b6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17ba:	dc 01       	movw	r26, r24
    17bc:	cb 01       	movw	r24, r22
    17be:	8f 83       	std	Y+7, r24	; 0x07
    17c0:	98 87       	std	Y+8, r25	; 0x08
    17c2:	a9 87       	std	Y+9, r26	; 0x09
    17c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17c6:	6f 81       	ldd	r22, Y+7	; 0x07
    17c8:	78 85       	ldd	r23, Y+8	; 0x08
    17ca:	89 85       	ldd	r24, Y+9	; 0x09
    17cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ce:	20 e0       	ldi	r18, 0x00	; 0
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	40 e8       	ldi	r20, 0x80	; 128
    17d4:	5f e3       	ldi	r21, 0x3F	; 63
    17d6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    17da:	88 23       	and	r24, r24
    17dc:	2c f4       	brge	.+10     	; 0x17e8 <LCD_vClrScreen+0x96>
		__ticks = 1;
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	9e 83       	std	Y+6, r25	; 0x06
    17e4:	8d 83       	std	Y+5, r24	; 0x05
    17e6:	3f c0       	rjmp	.+126    	; 0x1866 <LCD_vClrScreen+0x114>
	else if (__tmp > 65535)
    17e8:	6f 81       	ldd	r22, Y+7	; 0x07
    17ea:	78 85       	ldd	r23, Y+8	; 0x08
    17ec:	89 85       	ldd	r24, Y+9	; 0x09
    17ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f0:	20 e0       	ldi	r18, 0x00	; 0
    17f2:	3f ef       	ldi	r19, 0xFF	; 255
    17f4:	4f e7       	ldi	r20, 0x7F	; 127
    17f6:	57 e4       	ldi	r21, 0x47	; 71
    17f8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    17fc:	18 16       	cp	r1, r24
    17fe:	4c f5       	brge	.+82     	; 0x1852 <LCD_vClrScreen+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1800:	6b 85       	ldd	r22, Y+11	; 0x0b
    1802:	7c 85       	ldd	r23, Y+12	; 0x0c
    1804:	8d 85       	ldd	r24, Y+13	; 0x0d
    1806:	9e 85       	ldd	r25, Y+14	; 0x0e
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	40 e2       	ldi	r20, 0x20	; 32
    180e:	51 e4       	ldi	r21, 0x41	; 65
    1810:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1814:	dc 01       	movw	r26, r24
    1816:	cb 01       	movw	r24, r22
    1818:	bc 01       	movw	r22, r24
    181a:	cd 01       	movw	r24, r26
    181c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1820:	dc 01       	movw	r26, r24
    1822:	cb 01       	movw	r24, r22
    1824:	9e 83       	std	Y+6, r25	; 0x06
    1826:	8d 83       	std	Y+5, r24	; 0x05
    1828:	0f c0       	rjmp	.+30     	; 0x1848 <LCD_vClrScreen+0xf6>
    182a:	88 ec       	ldi	r24, 0xC8	; 200
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	9c 83       	std	Y+4, r25	; 0x04
    1830:	8b 83       	std	Y+3, r24	; 0x03
    1832:	8b 81       	ldd	r24, Y+3	; 0x03
    1834:	9c 81       	ldd	r25, Y+4	; 0x04
    1836:	01 97       	sbiw	r24, 0x01	; 1
    1838:	f1 f7       	brne	.-4      	; 0x1836 <LCD_vClrScreen+0xe4>
    183a:	9c 83       	std	Y+4, r25	; 0x04
    183c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    183e:	8d 81       	ldd	r24, Y+5	; 0x05
    1840:	9e 81       	ldd	r25, Y+6	; 0x06
    1842:	01 97       	sbiw	r24, 0x01	; 1
    1844:	9e 83       	std	Y+6, r25	; 0x06
    1846:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1848:	8d 81       	ldd	r24, Y+5	; 0x05
    184a:	9e 81       	ldd	r25, Y+6	; 0x06
    184c:	00 97       	sbiw	r24, 0x00	; 0
    184e:	69 f7       	brne	.-38     	; 0x182a <LCD_vClrScreen+0xd8>
    1850:	14 c0       	rjmp	.+40     	; 0x187a <LCD_vClrScreen+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1852:	6f 81       	ldd	r22, Y+7	; 0x07
    1854:	78 85       	ldd	r23, Y+8	; 0x08
    1856:	89 85       	ldd	r24, Y+9	; 0x09
    1858:	9a 85       	ldd	r25, Y+10	; 0x0a
    185a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    185e:	dc 01       	movw	r26, r24
    1860:	cb 01       	movw	r24, r22
    1862:	9e 83       	std	Y+6, r25	; 0x06
    1864:	8d 83       	std	Y+5, r24	; 0x05
    1866:	8d 81       	ldd	r24, Y+5	; 0x05
    1868:	9e 81       	ldd	r25, Y+6	; 0x06
    186a:	9a 83       	std	Y+2, r25	; 0x02
    186c:	89 83       	std	Y+1, r24	; 0x01
    186e:	89 81       	ldd	r24, Y+1	; 0x01
    1870:	9a 81       	ldd	r25, Y+2	; 0x02
    1872:	01 97       	sbiw	r24, 0x01	; 1
    1874:	f1 f7       	brne	.-4      	; 0x1872 <LCD_vClrScreen+0x120>
    1876:	9a 83       	std	Y+2, r25	; 0x02
    1878:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    187a:	2e 96       	adiw	r28, 0x0e	; 14
    187c:	0f b6       	in	r0, 0x3f	; 63
    187e:	f8 94       	cli
    1880:	de bf       	out	0x3e, r29	; 62
    1882:	0f be       	out	0x3f, r0	; 63
    1884:	cd bf       	out	0x3d, r28	; 61
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	08 95       	ret

0000188c <LCD_vGoToRowCol>:


void LCD_vGoToRowCol(u8 A_u8RowId , u8 A_u8ColId){
    188c:	df 93       	push	r29
    188e:	cf 93       	push	r28
    1890:	00 d0       	rcall	.+0      	; 0x1892 <LCD_vGoToRowCol+0x6>
    1892:	00 d0       	rcall	.+0      	; 0x1894 <LCD_vGoToRowCol+0x8>
    1894:	0f 92       	push	r0
    1896:	cd b7       	in	r28, 0x3d	; 61
    1898:	de b7       	in	r29, 0x3e	; 62
    189a:	8a 83       	std	Y+2, r24	; 0x02
    189c:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_Address;
	switch(A_u8RowId){
    189e:	8a 81       	ldd	r24, Y+2	; 0x02
    18a0:	28 2f       	mov	r18, r24
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	3d 83       	std	Y+5, r19	; 0x05
    18a6:	2c 83       	std	Y+4, r18	; 0x04
    18a8:	8c 81       	ldd	r24, Y+4	; 0x04
    18aa:	9d 81       	ldd	r25, Y+5	; 0x05
    18ac:	00 97       	sbiw	r24, 0x00	; 0
    18ae:	31 f0       	breq	.+12     	; 0x18bc <LCD_vGoToRowCol+0x30>
    18b0:	2c 81       	ldd	r18, Y+4	; 0x04
    18b2:	3d 81       	ldd	r19, Y+5	; 0x05
    18b4:	21 30       	cpi	r18, 0x01	; 1
    18b6:	31 05       	cpc	r19, r1
    18b8:	21 f0       	breq	.+8      	; 0x18c2 <LCD_vGoToRowCol+0x36>
    18ba:	06 c0       	rjmp	.+12     	; 0x18c8 <LCD_vGoToRowCol+0x3c>
	case ROW0_ID: L_Address = 0x00 + A_u8ColId; break;
    18bc:	8b 81       	ldd	r24, Y+3	; 0x03
    18be:	89 83       	std	Y+1, r24	; 0x01
    18c0:	03 c0       	rjmp	.+6      	; 0x18c8 <LCD_vGoToRowCol+0x3c>
	case ROW1_ID: L_Address = 0x40 + A_u8ColId; break;
    18c2:	8b 81       	ldd	r24, Y+3	; 0x03
    18c4:	80 5c       	subi	r24, 0xC0	; 192
    18c6:	89 83       	std	Y+1, r24	; 0x01
	}
	LCD_vCmd(L_Address + 128);
    18c8:	89 81       	ldd	r24, Y+1	; 0x01
    18ca:	80 58       	subi	r24, 0x80	; 128
    18cc:	0e 94 c8 09 	call	0x1390	; 0x1390 <LCD_vCmd>



}
    18d0:	0f 90       	pop	r0
    18d2:	0f 90       	pop	r0
    18d4:	0f 90       	pop	r0
    18d6:	0f 90       	pop	r0
    18d8:	0f 90       	pop	r0
    18da:	cf 91       	pop	r28
    18dc:	df 91       	pop	r29
    18de:	08 95       	ret

000018e0 <BTN_vInit>:
#include "BTN_int.h"
#include "BTN_pri.h"
#include "BTN_cfg.h"


void BTN_vInit(u8 A_u8BtnId){
    18e0:	df 93       	push	r29
    18e2:	cf 93       	push	r28
    18e4:	00 d0       	rcall	.+0      	; 0x18e6 <BTN_vInit+0x6>
    18e6:	00 d0       	rcall	.+0      	; 0x18e8 <BTN_vInit+0x8>
    18e8:	0f 92       	push	r0
    18ea:	cd b7       	in	r28, 0x3d	; 61
    18ec:	de b7       	in	r29, 0x3e	; 62
    18ee:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8BtnId){
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	28 2f       	mov	r18, r24
    18f4:	30 e0       	ldi	r19, 0x00	; 0
    18f6:	3d 83       	std	Y+5, r19	; 0x05
    18f8:	2c 83       	std	Y+4, r18	; 0x04
    18fa:	8c 81       	ldd	r24, Y+4	; 0x04
    18fc:	9d 81       	ldd	r25, Y+5	; 0x05
    18fe:	83 30       	cpi	r24, 0x03	; 3
    1900:	91 05       	cpc	r25, r1
    1902:	d9 f1       	breq	.+118    	; 0x197a <BTN_vInit+0x9a>
    1904:	2c 81       	ldd	r18, Y+4	; 0x04
    1906:	3d 81       	ldd	r19, Y+5	; 0x05
    1908:	24 30       	cpi	r18, 0x04	; 4
    190a:	31 05       	cpc	r19, r1
    190c:	7c f4       	brge	.+30     	; 0x192c <BTN_vInit+0x4c>
    190e:	8c 81       	ldd	r24, Y+4	; 0x04
    1910:	9d 81       	ldd	r25, Y+5	; 0x05
    1912:	81 30       	cpi	r24, 0x01	; 1
    1914:	91 05       	cpc	r25, r1
    1916:	29 f1       	breq	.+74     	; 0x1962 <BTN_vInit+0x82>
    1918:	2c 81       	ldd	r18, Y+4	; 0x04
    191a:	3d 81       	ldd	r19, Y+5	; 0x05
    191c:	22 30       	cpi	r18, 0x02	; 2
    191e:	31 05       	cpc	r19, r1
    1920:	34 f5       	brge	.+76     	; 0x196e <BTN_vInit+0x8e>
    1922:	8c 81       	ldd	r24, Y+4	; 0x04
    1924:	9d 81       	ldd	r25, Y+5	; 0x05
    1926:	00 97       	sbiw	r24, 0x00	; 0
    1928:	b1 f0       	breq	.+44     	; 0x1956 <BTN_vInit+0x76>
    192a:	44 c0       	rjmp	.+136    	; 0x19b4 <BTN_vInit+0xd4>
    192c:	2c 81       	ldd	r18, Y+4	; 0x04
    192e:	3d 81       	ldd	r19, Y+5	; 0x05
    1930:	25 30       	cpi	r18, 0x05	; 5
    1932:	31 05       	cpc	r19, r1
    1934:	71 f1       	breq	.+92     	; 0x1992 <BTN_vInit+0xb2>
    1936:	8c 81       	ldd	r24, Y+4	; 0x04
    1938:	9d 81       	ldd	r25, Y+5	; 0x05
    193a:	85 30       	cpi	r24, 0x05	; 5
    193c:	91 05       	cpc	r25, r1
    193e:	1c f1       	brlt	.+70     	; 0x1986 <BTN_vInit+0xa6>
    1940:	2c 81       	ldd	r18, Y+4	; 0x04
    1942:	3d 81       	ldd	r19, Y+5	; 0x05
    1944:	26 30       	cpi	r18, 0x06	; 6
    1946:	31 05       	cpc	r19, r1
    1948:	51 f1       	breq	.+84     	; 0x199e <BTN_vInit+0xbe>
    194a:	8c 81       	ldd	r24, Y+4	; 0x04
    194c:	9d 81       	ldd	r25, Y+5	; 0x05
    194e:	87 30       	cpi	r24, 0x07	; 7
    1950:	91 05       	cpc	r25, r1
    1952:	59 f1       	breq	.+86     	; 0x19aa <BTN_vInit+0xca>
    1954:	2f c0       	rjmp	.+94     	; 0x19b4 <BTN_vInit+0xd4>
								// define pins deal with switchs to pe input
	case BTN0_ID: DIO_vSetPinDir(BTN0_PORT, BTN0_PIN , DIR_INPUT); break;
    1956:	80 e0       	ldi	r24, 0x00	; 0
    1958:	60 e0       	ldi	r22, 0x00	; 0
    195a:	40 e0       	ldi	r20, 0x00	; 0
    195c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1960:	29 c0       	rjmp	.+82     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN1_ID: DIO_vSetPinDir(BTN1_PORT, BTN1_PIN , DIR_INPUT); break;
    1962:	80 e0       	ldi	r24, 0x00	; 0
    1964:	61 e0       	ldi	r22, 0x01	; 1
    1966:	40 e0       	ldi	r20, 0x00	; 0
    1968:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    196c:	23 c0       	rjmp	.+70     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN2_ID: DIO_vSetPinDir(BTN2_PORT, BTN2_PIN , DIR_INPUT); break;
    196e:	80 e0       	ldi	r24, 0x00	; 0
    1970:	62 e0       	ldi	r22, 0x02	; 2
    1972:	40 e0       	ldi	r20, 0x00	; 0
    1974:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1978:	1d c0       	rjmp	.+58     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN3_ID: DIO_vSetPinDir(BTN3_PORT, BTN3_PIN , DIR_INPUT); break;
    197a:	80 e0       	ldi	r24, 0x00	; 0
    197c:	63 e0       	ldi	r22, 0x03	; 3
    197e:	40 e0       	ldi	r20, 0x00	; 0
    1980:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1984:	17 c0       	rjmp	.+46     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN4_ID: DIO_vSetPinDir(BTN4_PORT, BTN4_PIN , DIR_INPUT); break;
    1986:	80 e0       	ldi	r24, 0x00	; 0
    1988:	64 e0       	ldi	r22, 0x04	; 4
    198a:	40 e0       	ldi	r20, 0x00	; 0
    198c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    1990:	11 c0       	rjmp	.+34     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN5_ID: DIO_vSetPinDir(BTN5_PORT, BTN5_PIN , DIR_INPUT); break;
    1992:	80 e0       	ldi	r24, 0x00	; 0
    1994:	65 e0       	ldi	r22, 0x05	; 5
    1996:	40 e0       	ldi	r20, 0x00	; 0
    1998:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    199c:	0b c0       	rjmp	.+22     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN6_ID: DIO_vSetPinDir(BTN6_PORT, BTN6_PIN , DIR_INPUT); break;
    199e:	80 e0       	ldi	r24, 0x00	; 0
    19a0:	66 e0       	ldi	r22, 0x06	; 6
    19a2:	40 e0       	ldi	r20, 0x00	; 0
    19a4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
    19a8:	05 c0       	rjmp	.+10     	; 0x19b4 <BTN_vInit+0xd4>
	case BTN7_ID: DIO_vSetPinDir(BTN7_PORT, BTN7_PIN , DIR_INPUT); break;
    19aa:	80 e0       	ldi	r24, 0x00	; 0
    19ac:	67 e0       	ldi	r22, 0x07	; 7
    19ae:	40 e0       	ldi	r20, 0x00	; 0
    19b0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>

	// if it was external pullup there is no need for more cooding but if it was internal pullup
	// then we need to pullup activation by seeting it HIGh

#if (BTN_PULLING == INTERNAL_PULLUP)
	switch(A_u8BtnId){
    19b4:	89 81       	ldd	r24, Y+1	; 0x01
    19b6:	28 2f       	mov	r18, r24
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	3b 83       	std	Y+3, r19	; 0x03
    19bc:	2a 83       	std	Y+2, r18	; 0x02
    19be:	8a 81       	ldd	r24, Y+2	; 0x02
    19c0:	9b 81       	ldd	r25, Y+3	; 0x03
    19c2:	83 30       	cpi	r24, 0x03	; 3
    19c4:	91 05       	cpc	r25, r1
    19c6:	d9 f1       	breq	.+118    	; 0x1a3e <BTN_vInit+0x15e>
    19c8:	2a 81       	ldd	r18, Y+2	; 0x02
    19ca:	3b 81       	ldd	r19, Y+3	; 0x03
    19cc:	24 30       	cpi	r18, 0x04	; 4
    19ce:	31 05       	cpc	r19, r1
    19d0:	7c f4       	brge	.+30     	; 0x19f0 <BTN_vInit+0x110>
    19d2:	8a 81       	ldd	r24, Y+2	; 0x02
    19d4:	9b 81       	ldd	r25, Y+3	; 0x03
    19d6:	81 30       	cpi	r24, 0x01	; 1
    19d8:	91 05       	cpc	r25, r1
    19da:	29 f1       	breq	.+74     	; 0x1a26 <BTN_vInit+0x146>
    19dc:	2a 81       	ldd	r18, Y+2	; 0x02
    19de:	3b 81       	ldd	r19, Y+3	; 0x03
    19e0:	22 30       	cpi	r18, 0x02	; 2
    19e2:	31 05       	cpc	r19, r1
    19e4:	34 f5       	brge	.+76     	; 0x1a32 <BTN_vInit+0x152>
    19e6:	8a 81       	ldd	r24, Y+2	; 0x02
    19e8:	9b 81       	ldd	r25, Y+3	; 0x03
    19ea:	00 97       	sbiw	r24, 0x00	; 0
    19ec:	b1 f0       	breq	.+44     	; 0x1a1a <BTN_vInit+0x13a>
    19ee:	44 c0       	rjmp	.+136    	; 0x1a78 <BTN_vInit+0x198>
    19f0:	2a 81       	ldd	r18, Y+2	; 0x02
    19f2:	3b 81       	ldd	r19, Y+3	; 0x03
    19f4:	25 30       	cpi	r18, 0x05	; 5
    19f6:	31 05       	cpc	r19, r1
    19f8:	71 f1       	breq	.+92     	; 0x1a56 <BTN_vInit+0x176>
    19fa:	8a 81       	ldd	r24, Y+2	; 0x02
    19fc:	9b 81       	ldd	r25, Y+3	; 0x03
    19fe:	85 30       	cpi	r24, 0x05	; 5
    1a00:	91 05       	cpc	r25, r1
    1a02:	1c f1       	brlt	.+70     	; 0x1a4a <BTN_vInit+0x16a>
    1a04:	2a 81       	ldd	r18, Y+2	; 0x02
    1a06:	3b 81       	ldd	r19, Y+3	; 0x03
    1a08:	26 30       	cpi	r18, 0x06	; 6
    1a0a:	31 05       	cpc	r19, r1
    1a0c:	51 f1       	breq	.+84     	; 0x1a62 <BTN_vInit+0x182>
    1a0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a10:	9b 81       	ldd	r25, Y+3	; 0x03
    1a12:	87 30       	cpi	r24, 0x07	; 7
    1a14:	91 05       	cpc	r25, r1
    1a16:	59 f1       	breq	.+86     	; 0x1a6e <BTN_vInit+0x18e>
    1a18:	2f c0       	rjmp	.+94     	; 0x1a78 <BTN_vInit+0x198>

	case BTN0_ID: DIO_vSetPinVal(BTN0_PORT, BTN0_PIN , VAL_HIGH); break;
    1a1a:	80 e0       	ldi	r24, 0x00	; 0
    1a1c:	60 e0       	ldi	r22, 0x00	; 0
    1a1e:	41 e0       	ldi	r20, 0x01	; 1
    1a20:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a24:	29 c0       	rjmp	.+82     	; 0x1a78 <BTN_vInit+0x198>
	case BTN1_ID: DIO_vSetPinVal(BTN1_PORT, BTN1_PIN , VAL_HIGH); break;
    1a26:	80 e0       	ldi	r24, 0x00	; 0
    1a28:	61 e0       	ldi	r22, 0x01	; 1
    1a2a:	41 e0       	ldi	r20, 0x01	; 1
    1a2c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a30:	23 c0       	rjmp	.+70     	; 0x1a78 <BTN_vInit+0x198>
	case BTN2_ID: DIO_vSetPinVal(BTN2_PORT, BTN2_PIN , VAL_HIGH); break;
    1a32:	80 e0       	ldi	r24, 0x00	; 0
    1a34:	62 e0       	ldi	r22, 0x02	; 2
    1a36:	41 e0       	ldi	r20, 0x01	; 1
    1a38:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a3c:	1d c0       	rjmp	.+58     	; 0x1a78 <BTN_vInit+0x198>
	case BTN3_ID: DIO_vSetPinVal(BTN3_PORT, BTN3_PIN , VAL_HIGH); break;
    1a3e:	80 e0       	ldi	r24, 0x00	; 0
    1a40:	63 e0       	ldi	r22, 0x03	; 3
    1a42:	41 e0       	ldi	r20, 0x01	; 1
    1a44:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a48:	17 c0       	rjmp	.+46     	; 0x1a78 <BTN_vInit+0x198>
	case BTN4_ID: DIO_vSetPinVal(BTN4_PORT, BTN4_PIN , VAL_HIGH); break;
    1a4a:	80 e0       	ldi	r24, 0x00	; 0
    1a4c:	64 e0       	ldi	r22, 0x04	; 4
    1a4e:	41 e0       	ldi	r20, 0x01	; 1
    1a50:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a54:	11 c0       	rjmp	.+34     	; 0x1a78 <BTN_vInit+0x198>
	case BTN5_ID: DIO_vSetPinVal(BTN5_PORT, BTN5_PIN , VAL_HIGH); break;
    1a56:	80 e0       	ldi	r24, 0x00	; 0
    1a58:	65 e0       	ldi	r22, 0x05	; 5
    1a5a:	41 e0       	ldi	r20, 0x01	; 1
    1a5c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a60:	0b c0       	rjmp	.+22     	; 0x1a78 <BTN_vInit+0x198>
	case BTN6_ID: DIO_vSetPinVal(BTN6_PORT, BTN6_PIN , VAL_HIGH); break;
    1a62:	80 e0       	ldi	r24, 0x00	; 0
    1a64:	66 e0       	ldi	r22, 0x06	; 6
    1a66:	41 e0       	ldi	r20, 0x01	; 1
    1a68:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1a6c:	05 c0       	rjmp	.+10     	; 0x1a78 <BTN_vInit+0x198>
	case BTN7_ID: DIO_vSetPinVal(BTN7_PORT, BTN7_PIN , VAL_HIGH); break;
    1a6e:	80 e0       	ldi	r24, 0x00	; 0
    1a70:	67 e0       	ldi	r22, 0x07	; 7
    1a72:	41 e0       	ldi	r20, 0x01	; 1
    1a74:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
	}
#endif

}
    1a78:	0f 90       	pop	r0
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	0f 90       	pop	r0
    1a80:	0f 90       	pop	r0
    1a82:	cf 91       	pop	r28
    1a84:	df 91       	pop	r29
    1a86:	08 95       	ret

00001a88 <BTN_u8GetState>:

u8 BTN_u8GetState(u8 A_u8BtnId){
    1a88:	df 93       	push	r29
    1a8a:	cf 93       	push	r28
    1a8c:	00 d0       	rcall	.+0      	; 0x1a8e <BTN_u8GetState+0x6>
    1a8e:	00 d0       	rcall	.+0      	; 0x1a90 <BTN_u8GetState+0x8>
    1a90:	0f 92       	push	r0
    1a92:	cd b7       	in	r28, 0x3d	; 61
    1a94:	de b7       	in	r29, 0x3e	; 62
    1a96:	8b 83       	std	Y+3, r24	; 0x03
	u8 L_u8BtnState;
	u8 L_u8ResState;

	switch(A_u8BtnId){
    1a98:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9a:	28 2f       	mov	r18, r24
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	3d 83       	std	Y+5, r19	; 0x05
    1aa0:	2c 83       	std	Y+4, r18	; 0x04
    1aa2:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa4:	9d 81       	ldd	r25, Y+5	; 0x05
    1aa6:	83 30       	cpi	r24, 0x03	; 3
    1aa8:	91 05       	cpc	r25, r1
    1aaa:	d9 f1       	breq	.+118    	; 0x1b22 <BTN_u8GetState+0x9a>
    1aac:	2c 81       	ldd	r18, Y+4	; 0x04
    1aae:	3d 81       	ldd	r19, Y+5	; 0x05
    1ab0:	24 30       	cpi	r18, 0x04	; 4
    1ab2:	31 05       	cpc	r19, r1
    1ab4:	7c f4       	brge	.+30     	; 0x1ad4 <BTN_u8GetState+0x4c>
    1ab6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ab8:	9d 81       	ldd	r25, Y+5	; 0x05
    1aba:	81 30       	cpi	r24, 0x01	; 1
    1abc:	91 05       	cpc	r25, r1
    1abe:	29 f1       	breq	.+74     	; 0x1b0a <BTN_u8GetState+0x82>
    1ac0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ac2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ac4:	22 30       	cpi	r18, 0x02	; 2
    1ac6:	31 05       	cpc	r19, r1
    1ac8:	34 f5       	brge	.+76     	; 0x1b16 <BTN_u8GetState+0x8e>
    1aca:	8c 81       	ldd	r24, Y+4	; 0x04
    1acc:	9d 81       	ldd	r25, Y+5	; 0x05
    1ace:	00 97       	sbiw	r24, 0x00	; 0
    1ad0:	b1 f0       	breq	.+44     	; 0x1afe <BTN_u8GetState+0x76>
    1ad2:	44 c0       	rjmp	.+136    	; 0x1b5c <BTN_u8GetState+0xd4>
    1ad4:	2c 81       	ldd	r18, Y+4	; 0x04
    1ad6:	3d 81       	ldd	r19, Y+5	; 0x05
    1ad8:	25 30       	cpi	r18, 0x05	; 5
    1ada:	31 05       	cpc	r19, r1
    1adc:	71 f1       	breq	.+92     	; 0x1b3a <BTN_u8GetState+0xb2>
    1ade:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ae2:	85 30       	cpi	r24, 0x05	; 5
    1ae4:	91 05       	cpc	r25, r1
    1ae6:	1c f1       	brlt	.+70     	; 0x1b2e <BTN_u8GetState+0xa6>
    1ae8:	2c 81       	ldd	r18, Y+4	; 0x04
    1aea:	3d 81       	ldd	r19, Y+5	; 0x05
    1aec:	26 30       	cpi	r18, 0x06	; 6
    1aee:	31 05       	cpc	r19, r1
    1af0:	51 f1       	breq	.+84     	; 0x1b46 <BTN_u8GetState+0xbe>
    1af2:	8c 81       	ldd	r24, Y+4	; 0x04
    1af4:	9d 81       	ldd	r25, Y+5	; 0x05
    1af6:	87 30       	cpi	r24, 0x07	; 7
    1af8:	91 05       	cpc	r25, r1
    1afa:	59 f1       	breq	.+86     	; 0x1b52 <BTN_u8GetState+0xca>
    1afc:	2f c0       	rjmp	.+94     	; 0x1b5c <BTN_u8GetState+0xd4>

	case BTN0_ID: L_u8BtnState = DIO_u8GetPinVal(BTN0_PORT, BTN0_PIN); break;
    1afe:	80 e0       	ldi	r24, 0x00	; 0
    1b00:	60 e0       	ldi	r22, 0x00	; 0
    1b02:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b06:	8a 83       	std	Y+2, r24	; 0x02
    1b08:	29 c0       	rjmp	.+82     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN1_ID: L_u8BtnState = DIO_u8GetPinVal(BTN1_PORT, BTN1_PIN); break;
    1b0a:	80 e0       	ldi	r24, 0x00	; 0
    1b0c:	61 e0       	ldi	r22, 0x01	; 1
    1b0e:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b12:	8a 83       	std	Y+2, r24	; 0x02
    1b14:	23 c0       	rjmp	.+70     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN2_ID: L_u8BtnState = DIO_u8GetPinVal(BTN2_PORT, BTN2_PIN); break;
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	62 e0       	ldi	r22, 0x02	; 2
    1b1a:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b1e:	8a 83       	std	Y+2, r24	; 0x02
    1b20:	1d c0       	rjmp	.+58     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN3_ID: L_u8BtnState = DIO_u8GetPinVal(BTN3_PORT, BTN3_PIN); break;
    1b22:	80 e0       	ldi	r24, 0x00	; 0
    1b24:	63 e0       	ldi	r22, 0x03	; 3
    1b26:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b2a:	8a 83       	std	Y+2, r24	; 0x02
    1b2c:	17 c0       	rjmp	.+46     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN4_ID: L_u8BtnState = DIO_u8GetPinVal(BTN4_PORT, BTN4_PIN); break;
    1b2e:	80 e0       	ldi	r24, 0x00	; 0
    1b30:	64 e0       	ldi	r22, 0x04	; 4
    1b32:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b36:	8a 83       	std	Y+2, r24	; 0x02
    1b38:	11 c0       	rjmp	.+34     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN5_ID: L_u8BtnState = DIO_u8GetPinVal(BTN5_PORT, BTN5_PIN); break;
    1b3a:	80 e0       	ldi	r24, 0x00	; 0
    1b3c:	65 e0       	ldi	r22, 0x05	; 5
    1b3e:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b42:	8a 83       	std	Y+2, r24	; 0x02
    1b44:	0b c0       	rjmp	.+22     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN6_ID: L_u8BtnState = DIO_u8GetPinVal(BTN6_PORT, BTN6_PIN); break;
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	66 e0       	ldi	r22, 0x06	; 6
    1b4a:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b4e:	8a 83       	std	Y+2, r24	; 0x02
    1b50:	05 c0       	rjmp	.+10     	; 0x1b5c <BTN_u8GetState+0xd4>
	case BTN7_ID: L_u8BtnState = DIO_u8GetPinVal(BTN7_PORT, BTN7_PIN); break;
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	67 e0       	ldi	r22, 0x07	; 7
    1b56:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8GetPinVal>
    1b5a:	8a 83       	std	Y+2, r24	; 0x02

	}

	if (L_u8BtnState == 0){
    1b5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5e:	88 23       	and	r24, r24
    1b60:	19 f4       	brne	.+6      	; 0x1b68 <BTN_u8GetState+0xe0>
		L_u8ResState = BTN_ON;
    1b62:	81 e0       	ldi	r24, 0x01	; 1
    1b64:	89 83       	std	Y+1, r24	; 0x01
    1b66:	01 c0       	rjmp	.+2      	; 0x1b6a <BTN_u8GetState+0xe2>
	}
	else{
		L_u8ResState = BTN_OFF;
    1b68:	19 82       	std	Y+1, r1	; 0x01
	}

	return L_u8ResState;
    1b6a:	89 81       	ldd	r24, Y+1	; 0x01


}
    1b6c:	0f 90       	pop	r0
    1b6e:	0f 90       	pop	r0
    1b70:	0f 90       	pop	r0
    1b72:	0f 90       	pop	r0
    1b74:	0f 90       	pop	r0
    1b76:	cf 91       	pop	r28
    1b78:	df 91       	pop	r29
    1b7a:	08 95       	ret

00001b7c <SSD_vInit>:
#include "SSD_int.h"


/* SSD0_DATA_PORT PORTD_ID //  SSD1_DATA_PORT PORTB_ID */
/*first function to intalize ssd to be off */
void SSD_vInit(u8 A_u8SsdId){
    1b7c:	df 93       	push	r29
    1b7e:	cf 93       	push	r28
    1b80:	00 d0       	rcall	.+0      	; 0x1b82 <SSD_vInit+0x6>
    1b82:	0f 92       	push	r0
    1b84:	cd b7       	in	r28, 0x3d	; 61
    1b86:	de b7       	in	r29, 0x3e	; 62
    1b88:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8SsdId){
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	3b 83       	std	Y+3, r19	; 0x03
    1b92:	2a 83       	std	Y+2, r18	; 0x02
    1b94:	8a 81       	ldd	r24, Y+2	; 0x02
    1b96:	9b 81       	ldd	r25, Y+3	; 0x03
    1b98:	00 97       	sbiw	r24, 0x00	; 0
    1b9a:	31 f0       	breq	.+12     	; 0x1ba8 <SSD_vInit+0x2c>
    1b9c:	2a 81       	ldd	r18, Y+2	; 0x02
    1b9e:	3b 81       	ldd	r19, Y+3	; 0x03
    1ba0:	21 30       	cpi	r18, 0x01	; 1
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	81 f0       	breq	.+32     	; 0x1bc6 <SSD_vInit+0x4a>
    1ba6:	1d c0       	rjmp	.+58     	; 0x1be2 <SSD_vInit+0x66>
	case SSD0_ID: {
		DIO_vSetPortDir(SSD0_DATA_PORT , DIR_OUTPUT);
    1ba8:	83 e0       	ldi	r24, 0x03	; 3
    1baa:	61 e0       	ldi	r22, 0x01	; 1
    1bac:	0e 94 8a 07 	call	0xf14	; 0xf14 <DIO_vSetPortDir>
		DIO_vSetPinDir(SSD0_EN_PORT , SSD0_EN_PIN ,DIR_OUTPUT);  // set direction for enable pins
    1bb0:	80 e0       	ldi	r24, 0x00	; 0
    1bb2:	60 e0       	ldi	r22, 0x00	; 0
    1bb4:	41 e0       	ldi	r20, 0x01	; 1
    1bb6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD0_EN_PORT , SSD0_EN_PIN ,VAL_HIGH); // start with off mode
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	60 e0       	ldi	r22, 0x00	; 0
    1bbe:	41 e0       	ldi	r20, 0x01	; 1
    1bc0:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1bc4:	0e c0       	rjmp	.+28     	; 0x1be2 <SSD_vInit+0x66>
		break;
	}


	case SSD1_ID: {
		DIO_vSetPortDir(SSD1_DATA_PORT , DIR_OUTPUT);
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	61 e0       	ldi	r22, 0x01	; 1
    1bca:	0e 94 8a 07 	call	0xf14	; 0xf14 <DIO_vSetPortDir>
		DIO_vSetPinDir(SSD1_EN_PORT , SSD1_EN_PIN ,DIR_OUTPUT);
    1bce:	80 e0       	ldi	r24, 0x00	; 0
    1bd0:	61 e0       	ldi	r22, 0x01	; 1
    1bd2:	41 e0       	ldi	r20, 0x01	; 1
    1bd4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vSetPinDir>
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD1_EN_PORT , SSD1_EN_PIN ,VAL_HIGH);
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	61 e0       	ldi	r22, 0x01	; 1
    1bdc:	41 e0       	ldi	r20, 0x01	; 1
    1bde:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>

		break;
	}

	}
}
    1be2:	0f 90       	pop	r0
    1be4:	0f 90       	pop	r0
    1be6:	0f 90       	pop	r0
    1be8:	cf 91       	pop	r28
    1bea:	df 91       	pop	r29
    1bec:	08 95       	ret

00001bee <SSD_vTurnOn>:




void SSD_vTurnOn(u8 A_u8SsdId){
    1bee:	df 93       	push	r29
    1bf0:	cf 93       	push	r28
    1bf2:	00 d0       	rcall	.+0      	; 0x1bf4 <SSD_vTurnOn+0x6>
    1bf4:	0f 92       	push	r0
    1bf6:	cd b7       	in	r28, 0x3d	; 61
    1bf8:	de b7       	in	r29, 0x3e	; 62
    1bfa:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8SsdId){
    1bfc:	89 81       	ldd	r24, Y+1	; 0x01
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	3b 83       	std	Y+3, r19	; 0x03
    1c04:	2a 83       	std	Y+2, r18	; 0x02
    1c06:	8a 81       	ldd	r24, Y+2	; 0x02
    1c08:	9b 81       	ldd	r25, Y+3	; 0x03
    1c0a:	00 97       	sbiw	r24, 0x00	; 0
    1c0c:	31 f0       	breq	.+12     	; 0x1c1a <SSD_vTurnOn+0x2c>
    1c0e:	2a 81       	ldd	r18, Y+2	; 0x02
    1c10:	3b 81       	ldd	r19, Y+3	; 0x03
    1c12:	21 30       	cpi	r18, 0x01	; 1
    1c14:	31 05       	cpc	r19, r1
    1c16:	39 f0       	breq	.+14     	; 0x1c26 <SSD_vTurnOn+0x38>
    1c18:	0b c0       	rjmp	.+22     	; 0x1c30 <SSD_vTurnOn+0x42>
	case SSD0_ID: {
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD0_EN_PORT , SSD0_EN_PIN ,VAL_LOW);
    1c1a:	80 e0       	ldi	r24, 0x00	; 0
    1c1c:	60 e0       	ldi	r22, 0x00	; 0
    1c1e:	40 e0       	ldi	r20, 0x00	; 0
    1c20:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1c24:	05 c0       	rjmp	.+10     	; 0x1c30 <SSD_vTurnOn+0x42>
	}


	case SSD1_ID: {
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD1_EN_PORT , SSD1_EN_PIN ,VAL_LOW);
    1c26:	80 e0       	ldi	r24, 0x00	; 0
    1c28:	61 e0       	ldi	r22, 0x01	; 1
    1c2a:	40 e0       	ldi	r20, 0x00	; 0
    1c2c:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
#endif

		break;
	}

	}}
    1c30:	0f 90       	pop	r0
    1c32:	0f 90       	pop	r0
    1c34:	0f 90       	pop	r0
    1c36:	cf 91       	pop	r28
    1c38:	df 91       	pop	r29
    1c3a:	08 95       	ret

00001c3c <SSD_vTurnOff>:



void SSD_vTurnOff(u8 A_u8SsdId){
    1c3c:	df 93       	push	r29
    1c3e:	cf 93       	push	r28
    1c40:	00 d0       	rcall	.+0      	; 0x1c42 <SSD_vTurnOff+0x6>
    1c42:	0f 92       	push	r0
    1c44:	cd b7       	in	r28, 0x3d	; 61
    1c46:	de b7       	in	r29, 0x3e	; 62
    1c48:	89 83       	std	Y+1, r24	; 0x01

	switch(A_u8SsdId){
    1c4a:	89 81       	ldd	r24, Y+1	; 0x01
    1c4c:	28 2f       	mov	r18, r24
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	3b 83       	std	Y+3, r19	; 0x03
    1c52:	2a 83       	std	Y+2, r18	; 0x02
    1c54:	8a 81       	ldd	r24, Y+2	; 0x02
    1c56:	9b 81       	ldd	r25, Y+3	; 0x03
    1c58:	00 97       	sbiw	r24, 0x00	; 0
    1c5a:	31 f0       	breq	.+12     	; 0x1c68 <SSD_vTurnOff+0x2c>
    1c5c:	2a 81       	ldd	r18, Y+2	; 0x02
    1c5e:	3b 81       	ldd	r19, Y+3	; 0x03
    1c60:	21 30       	cpi	r18, 0x01	; 1
    1c62:	31 05       	cpc	r19, r1
    1c64:	39 f0       	breq	.+14     	; 0x1c74 <SSD_vTurnOff+0x38>
    1c66:	0b c0       	rjmp	.+22     	; 0x1c7e <SSD_vTurnOff+0x42>
	case SSD0_ID: {
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD0_EN_PORT , SSD0_EN_PIN ,VAL_HIGH); // high for off mode
    1c68:	80 e0       	ldi	r24, 0x00	; 0
    1c6a:	60 e0       	ldi	r22, 0x00	; 0
    1c6c:	41 e0       	ldi	r20, 0x01	; 1
    1c6e:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
    1c72:	05 c0       	rjmp	.+10     	; 0x1c7e <SSD_vTurnOff+0x42>
		break;
	}

	case SSD1_ID: {
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPinVal(SSD1_EN_PORT , SSD1_EN_PIN ,VAL_HIGH);
    1c74:	80 e0       	ldi	r24, 0x00	; 0
    1c76:	61 e0       	ldi	r22, 0x01	; 1
    1c78:	41 e0       	ldi	r20, 0x01	; 1
    1c7a:	0e 94 56 06 	call	0xcac	; 0xcac <DIO_vSetPinVal>
#endif

		break;
	}

	}}
    1c7e:	0f 90       	pop	r0
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	cf 91       	pop	r28
    1c86:	df 91       	pop	r29
    1c88:	08 95       	ret

00001c8a <SSD_vDispNum>:



void SSD_vDispNum(u8 A_u8SsdId, u8 A_u8Val){
    1c8a:	df 93       	push	r29
    1c8c:	cf 93       	push	r28
    1c8e:	00 d0       	rcall	.+0      	; 0x1c90 <SSD_vDispNum+0x6>
    1c90:	00 d0       	rcall	.+0      	; 0x1c92 <SSD_vDispNum+0x8>
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    1c96:	89 83       	std	Y+1, r24	; 0x01
    1c98:	6a 83       	std	Y+2, r22	; 0x02
			0b00000111,
			0b01111111,
			0b01101111
	};

	switch(A_u8SsdId){
    1c9a:	89 81       	ldd	r24, Y+1	; 0x01
    1c9c:	28 2f       	mov	r18, r24
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	3c 83       	std	Y+4, r19	; 0x04
    1ca2:	2b 83       	std	Y+3, r18	; 0x03
    1ca4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ca8:	00 97       	sbiw	r24, 0x00	; 0
    1caa:	31 f0       	breq	.+12     	; 0x1cb8 <SSD_vDispNum+0x2e>
    1cac:	2b 81       	ldd	r18, Y+3	; 0x03
    1cae:	3c 81       	ldd	r19, Y+4	; 0x04
    1cb0:	21 30       	cpi	r18, 0x01	; 1
    1cb2:	31 05       	cpc	r19, r1
    1cb4:	69 f0       	breq	.+26     	; 0x1cd0 <SSD_vDispNum+0x46>
    1cb6:	17 c0       	rjmp	.+46     	; 0x1ce6 <SSD_vDispNum+0x5c>
	case SSD0_ID:
	{
#if (SSD_COM == COM_CATHODE)
		DIO_vSetPortVal(SSD0_DATA_PORT , L_u8SsdDecToSegArr[A_u8Val]);
    1cb8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cba:	88 2f       	mov	r24, r24
    1cbc:	90 e0       	ldi	r25, 0x00	; 0
    1cbe:	fc 01       	movw	r30, r24
    1cc0:	ee 58       	subi	r30, 0x8E	; 142
    1cc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc4:	90 81       	ld	r25, Z
    1cc6:	83 e0       	ldi	r24, 0x03	; 3
    1cc8:	69 2f       	mov	r22, r25
    1cca:	0e 94 03 08 	call	0x1006	; 0x1006 <DIO_vSetPortVal>
    1cce:	0b c0       	rjmp	.+22     	; 0x1ce6 <SSD_vDispNum+0x5c>
	}

	case SSD1_ID:
		{
	#if (SSD_COM == COM_CATHODE)
			DIO_vSetPortVal(SSD1_DATA_PORT , L_u8SsdDecToSegArr[A_u8Val]);
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	88 2f       	mov	r24, r24
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	fc 01       	movw	r30, r24
    1cd8:	ee 58       	subi	r30, 0x8E	; 142
    1cda:	ff 4f       	sbci	r31, 0xFF	; 255
    1cdc:	90 81       	ld	r25, Z
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	69 2f       	mov	r22, r25
    1ce2:	0e 94 03 08 	call	0x1006	; 0x1006 <DIO_vSetPortVal>



	}
}
}
    1ce6:	0f 90       	pop	r0
    1ce8:	0f 90       	pop	r0
    1cea:	0f 90       	pop	r0
    1cec:	0f 90       	pop	r0
    1cee:	cf 91       	pop	r28
    1cf0:	df 91       	pop	r29
    1cf2:	08 95       	ret

00001cf4 <main>:


#include "../MCAL/DIO/DIO_int.h"


int main(void){
    1cf4:	df 93       	push	r29
    1cf6:	cf 93       	push	r28
    1cf8:	cd b7       	in	r28, 0x3d	; 61
    1cfa:	de b7       	in	r29, 0x3e	; 62
    1cfc:	2e 97       	sbiw	r28, 0x0e	; 14
    1cfe:	0f b6       	in	r0, 0x3f	; 63
    1d00:	f8 94       	cli
    1d02:	de bf       	out	0x3e, r29	; 62
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	cd bf       	out	0x3d, r28	; 61

	/* _int.h */
	LCD_vInit();
    1d08:	0e 94 ac 09 	call	0x1358	; 0x1358 <LCD_vInit>

	//	LCD_vDispStr("IMT");
	//


	LCD_vDispStr("HELLO IMT");
    1d0c:	80 e6       	ldi	r24, 0x60	; 96
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	0e 94 81 0b 	call	0x1702	; 0x1702 <LCD_vDispStr>
    1d14:	80 e0       	ldi	r24, 0x00	; 0
    1d16:	90 e8       	ldi	r25, 0x80	; 128
    1d18:	ab e3       	ldi	r26, 0x3B	; 59
    1d1a:	b5 e4       	ldi	r27, 0x45	; 69
    1d1c:	8b 87       	std	Y+11, r24	; 0x0b
    1d1e:	9c 87       	std	Y+12, r25	; 0x0c
    1d20:	ad 87       	std	Y+13, r26	; 0x0d
    1d22:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d24:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d26:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d28:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d2a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d2c:	20 e0       	ldi	r18, 0x00	; 0
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	4a ef       	ldi	r20, 0xFA	; 250
    1d32:	54 e4       	ldi	r21, 0x44	; 68
    1d34:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d38:	dc 01       	movw	r26, r24
    1d3a:	cb 01       	movw	r24, r22
    1d3c:	8f 83       	std	Y+7, r24	; 0x07
    1d3e:	98 87       	std	Y+8, r25	; 0x08
    1d40:	a9 87       	std	Y+9, r26	; 0x09
    1d42:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d44:	6f 81       	ldd	r22, Y+7	; 0x07
    1d46:	78 85       	ldd	r23, Y+8	; 0x08
    1d48:	89 85       	ldd	r24, Y+9	; 0x09
    1d4a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d4c:	20 e0       	ldi	r18, 0x00	; 0
    1d4e:	30 e0       	ldi	r19, 0x00	; 0
    1d50:	40 e8       	ldi	r20, 0x80	; 128
    1d52:	5f e3       	ldi	r21, 0x3F	; 63
    1d54:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d58:	88 23       	and	r24, r24
    1d5a:	2c f4       	brge	.+10     	; 0x1d66 <main+0x72>
		__ticks = 1;
    1d5c:	81 e0       	ldi	r24, 0x01	; 1
    1d5e:	90 e0       	ldi	r25, 0x00	; 0
    1d60:	9e 83       	std	Y+6, r25	; 0x06
    1d62:	8d 83       	std	Y+5, r24	; 0x05
    1d64:	3f c0       	rjmp	.+126    	; 0x1de4 <main+0xf0>
	else if (__tmp > 65535)
    1d66:	6f 81       	ldd	r22, Y+7	; 0x07
    1d68:	78 85       	ldd	r23, Y+8	; 0x08
    1d6a:	89 85       	ldd	r24, Y+9	; 0x09
    1d6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d6e:	20 e0       	ldi	r18, 0x00	; 0
    1d70:	3f ef       	ldi	r19, 0xFF	; 255
    1d72:	4f e7       	ldi	r20, 0x7F	; 127
    1d74:	57 e4       	ldi	r21, 0x47	; 71
    1d76:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d7a:	18 16       	cp	r1, r24
    1d7c:	4c f5       	brge	.+82     	; 0x1dd0 <main+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d80:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d82:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d84:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d86:	20 e0       	ldi	r18, 0x00	; 0
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	40 e2       	ldi	r20, 0x20	; 32
    1d8c:	51 e4       	ldi	r21, 0x41	; 65
    1d8e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d92:	dc 01       	movw	r26, r24
    1d94:	cb 01       	movw	r24, r22
    1d96:	bc 01       	movw	r22, r24
    1d98:	cd 01       	movw	r24, r26
    1d9a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d9e:	dc 01       	movw	r26, r24
    1da0:	cb 01       	movw	r24, r22
    1da2:	9e 83       	std	Y+6, r25	; 0x06
    1da4:	8d 83       	std	Y+5, r24	; 0x05
    1da6:	0f c0       	rjmp	.+30     	; 0x1dc6 <main+0xd2>
    1da8:	88 ec       	ldi	r24, 0xC8	; 200
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	9c 83       	std	Y+4, r25	; 0x04
    1dae:	8b 83       	std	Y+3, r24	; 0x03
    1db0:	8b 81       	ldd	r24, Y+3	; 0x03
    1db2:	9c 81       	ldd	r25, Y+4	; 0x04
    1db4:	01 97       	sbiw	r24, 0x01	; 1
    1db6:	f1 f7       	brne	.-4      	; 0x1db4 <main+0xc0>
    1db8:	9c 83       	std	Y+4, r25	; 0x04
    1dba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dbc:	8d 81       	ldd	r24, Y+5	; 0x05
    1dbe:	9e 81       	ldd	r25, Y+6	; 0x06
    1dc0:	01 97       	sbiw	r24, 0x01	; 1
    1dc2:	9e 83       	std	Y+6, r25	; 0x06
    1dc4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dc6:	8d 81       	ldd	r24, Y+5	; 0x05
    1dc8:	9e 81       	ldd	r25, Y+6	; 0x06
    1dca:	00 97       	sbiw	r24, 0x00	; 0
    1dcc:	69 f7       	brne	.-38     	; 0x1da8 <main+0xb4>
    1dce:	14 c0       	rjmp	.+40     	; 0x1df8 <main+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dd0:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd2:	78 85       	ldd	r23, Y+8	; 0x08
    1dd4:	89 85       	ldd	r24, Y+9	; 0x09
    1dd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dd8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ddc:	dc 01       	movw	r26, r24
    1dde:	cb 01       	movw	r24, r22
    1de0:	9e 83       	std	Y+6, r25	; 0x06
    1de2:	8d 83       	std	Y+5, r24	; 0x05
    1de4:	8d 81       	ldd	r24, Y+5	; 0x05
    1de6:	9e 81       	ldd	r25, Y+6	; 0x06
    1de8:	9a 83       	std	Y+2, r25	; 0x02
    1dea:	89 83       	std	Y+1, r24	; 0x01
    1dec:	89 81       	ldd	r24, Y+1	; 0x01
    1dee:	9a 81       	ldd	r25, Y+2	; 0x02
    1df0:	01 97       	sbiw	r24, 0x01	; 1
    1df2:	f1 f7       	brne	.-4      	; 0x1df0 <main+0xfc>
    1df4:	9a 83       	std	Y+2, r25	; 0x02
    1df6:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(3000);
	LCD_vClrScreen();
    1df8:	0e 94 a9 0b 	call	0x1752	; 0x1752 <LCD_vClrScreen>


	LCD_vGoToRowCol(ROW0_ID , COL5_ID);
    1dfc:	80 e0       	ldi	r24, 0x00	; 0
    1dfe:	65 e0       	ldi	r22, 0x05	; 5
    1e00:	0e 94 46 0c 	call	0x188c	; 0x188c <LCD_vGoToRowCol>
	LCD_vDispStr("HELLO IMT");
    1e04:	80 e6       	ldi	r24, 0x60	; 96
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	0e 94 81 0b 	call	0x1702	; 0x1702 <LCD_vDispStr>
    1e0c:	ff cf       	rjmp	.-2      	; 0x1e0c <main+0x118>

00001e0e <__prologue_saves__>:
    1e0e:	2f 92       	push	r2
    1e10:	3f 92       	push	r3
    1e12:	4f 92       	push	r4
    1e14:	5f 92       	push	r5
    1e16:	6f 92       	push	r6
    1e18:	7f 92       	push	r7
    1e1a:	8f 92       	push	r8
    1e1c:	9f 92       	push	r9
    1e1e:	af 92       	push	r10
    1e20:	bf 92       	push	r11
    1e22:	cf 92       	push	r12
    1e24:	df 92       	push	r13
    1e26:	ef 92       	push	r14
    1e28:	ff 92       	push	r15
    1e2a:	0f 93       	push	r16
    1e2c:	1f 93       	push	r17
    1e2e:	cf 93       	push	r28
    1e30:	df 93       	push	r29
    1e32:	cd b7       	in	r28, 0x3d	; 61
    1e34:	de b7       	in	r29, 0x3e	; 62
    1e36:	ca 1b       	sub	r28, r26
    1e38:	db 0b       	sbc	r29, r27
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	f8 94       	cli
    1e3e:	de bf       	out	0x3e, r29	; 62
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	09 94       	ijmp

00001e46 <__epilogue_restores__>:
    1e46:	2a 88       	ldd	r2, Y+18	; 0x12
    1e48:	39 88       	ldd	r3, Y+17	; 0x11
    1e4a:	48 88       	ldd	r4, Y+16	; 0x10
    1e4c:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e4e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e50:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e52:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e54:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e56:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e58:	b9 84       	ldd	r11, Y+9	; 0x09
    1e5a:	c8 84       	ldd	r12, Y+8	; 0x08
    1e5c:	df 80       	ldd	r13, Y+7	; 0x07
    1e5e:	ee 80       	ldd	r14, Y+6	; 0x06
    1e60:	fd 80       	ldd	r15, Y+5	; 0x05
    1e62:	0c 81       	ldd	r16, Y+4	; 0x04
    1e64:	1b 81       	ldd	r17, Y+3	; 0x03
    1e66:	aa 81       	ldd	r26, Y+2	; 0x02
    1e68:	b9 81       	ldd	r27, Y+1	; 0x01
    1e6a:	ce 0f       	add	r28, r30
    1e6c:	d1 1d       	adc	r29, r1
    1e6e:	0f b6       	in	r0, 0x3f	; 63
    1e70:	f8 94       	cli
    1e72:	de bf       	out	0x3e, r29	; 62
    1e74:	0f be       	out	0x3f, r0	; 63
    1e76:	cd bf       	out	0x3d, r28	; 61
    1e78:	ed 01       	movw	r28, r26
    1e7a:	08 95       	ret

00001e7c <_exit>:
    1e7c:	f8 94       	cli

00001e7e <__stop_program>:
    1e7e:	ff cf       	rjmp	.-2      	; 0x1e7e <__stop_program>
