\hypertarget{group___p_e___l_d_d__module}{}\doxysection{P\+E\+\_\+\+L\+DD module documentation}
\label{group___p_e___l_d_d__module}\index{PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___p_e___l_d_d__module_ga6cb22864b71fd00f200c9fb3375f4e29}{P\+E\+\_\+\+Fill\+Memory}} (register void $\ast$Source\+Address\+Ptr, register uint8\+\_\+t c, register uint32\+\_\+t len)
\begin{DoxyCompactList}\small\item\em Fills a memory area block by a specified value. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{group___p_e___l_d_d__module_ga9e049b01a45212fe5b6a8476fe124b59}{P\+E\+\_\+\+Peripheral\+Used}} (uint32\+\_\+t Prph\+Base\+Address)
\begin{DoxyCompactList}\small\item\em Returns information whether a peripheral is allocated by P\+Ex or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_e___l_d_d__module_ga7fe8a131453ba765c5e85130a282eafb}{L\+D\+D\+\_\+\+Set\+Clock\+Configuration}} (\mbox{\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration}} Clock\+Configuration)
\begin{DoxyCompactList}\small\item\em Changes the clock configuration of all L\+DD components in a project. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___p_e___l_d_d__module_ga7d7ce624dc8185ccc306d9432c74a23b}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Device\+Data\+List}} \mbox{[}26\mbox{]}
\item 
const \mbox{\hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration}} \mbox{\hyperlink{group___p_e___l_d_d__module_gab69281f0e90d16198a5595ed7f471441}{P\+E\+\_\+\+Cpu\+Clock\+Configurations}} \mbox{[}C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___p_e___l_d_d__module_ga7fe8a131453ba765c5e85130a282eafb}\label{group___p_e___l_d_d__module_ga7fe8a131453ba765c5e85130a282eafb}} 
\index{PE\_LDD module documentation@{PE\_LDD module documentation}!LDD\_SetClockConfiguration@{LDD\_SetClockConfiguration}}
\index{LDD\_SetClockConfiguration@{LDD\_SetClockConfiguration}!PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsubsection{\texorpdfstring{LDD\_SetClockConfiguration()}{LDD\_SetClockConfiguration()}}
{\footnotesize\ttfamily void L\+D\+D\+\_\+\+Set\+Clock\+Configuration (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration}}}]{Clock\+Configuration }\end{DoxyParamCaption})}



Changes the clock configuration of all L\+DD components in a project. 


\begin{DoxyParams}{Parameters}
{\em Clock\+Configuration} & -\/ New C\+PU clock configuration changed by C\+PU Set\+Clock\+Configuration method. \\
\hline
\end{DoxyParams}
$<$ Parameter is not used, suppress unused argument warning\mbox{\Hypertarget{group___p_e___l_d_d__module_ga6cb22864b71fd00f200c9fb3375f4e29}\label{group___p_e___l_d_d__module_ga6cb22864b71fd00f200c9fb3375f4e29}} 
\index{PE\_LDD module documentation@{PE\_LDD module documentation}!PE\_FillMemory@{PE\_FillMemory}}
\index{PE\_FillMemory@{PE\_FillMemory}!PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsubsection{\texorpdfstring{PE\_FillMemory()}{PE\_FillMemory()}}
{\footnotesize\ttfamily void P\+E\+\_\+\+Fill\+Memory (\begin{DoxyParamCaption}\item[{register void $\ast$}]{Source\+Address\+Ptr,  }\item[{register uint8\+\_\+t}]{c,  }\item[{register uint32\+\_\+t}]{len }\end{DoxyParamCaption})}



Fills a memory area block by a specified value. 


\begin{DoxyParams}{Parameters}
{\em Source\+Address\+Ptr} & -\/ Source address pointer. \\
\hline
{\em c} & -\/ A value used to fill a memory block. \\
\hline
{\em len} & -\/ Length of a memory block to fill. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___p_e___l_d_d__module_ga9e049b01a45212fe5b6a8476fe124b59}\label{group___p_e___l_d_d__module_ga9e049b01a45212fe5b6a8476fe124b59}} 
\index{PE\_LDD module documentation@{PE\_LDD module documentation}!PE\_PeripheralUsed@{PE\_PeripheralUsed}}
\index{PE\_PeripheralUsed@{PE\_PeripheralUsed}!PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsubsection{\texorpdfstring{PE\_PeripheralUsed()}{PE\_PeripheralUsed()}}
{\footnotesize\ttfamily bool P\+E\+\_\+\+Peripheral\+Used (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Prph\+Base\+Address }\end{DoxyParamCaption})}



Returns information whether a peripheral is allocated by P\+Ex or not. 


\begin{DoxyParams}{Parameters}
{\em Prph\+Base\+Address} & -\/ Base address of a peripheral. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
T\+R\+UE if a peripheral is used by P\+Ex or F\+A\+L\+SE if it isn\textquotesingle{}t used. 
\end{DoxyReturn}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___p_e___l_d_d__module_gab69281f0e90d16198a5595ed7f471441}\label{group___p_e___l_d_d__module_gab69281f0e90d16198a5595ed7f471441}} 
\index{PE\_LDD module documentation@{PE\_LDD module documentation}!PE\_CpuClockConfigurations@{PE\_CpuClockConfigurations}}
\index{PE\_CpuClockConfigurations@{PE\_CpuClockConfigurations}!PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsubsection{\texorpdfstring{PE\_CpuClockConfigurations}{PE\_CpuClockConfigurations}}
{\footnotesize\ttfamily const \mbox{\hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration}} P\+E\+\_\+\+Cpu\+Clock\+Configurations\mbox{[}C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER\mbox{]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{  }
\DoxyCodeLine{  \{}
\DoxyCodeLine{    CPU\_CORE\_CLK\_HZ\_CONFIG\_0,          }
\DoxyCodeLine{    CPU\_BUS\_CLK\_HZ\_CONFIG\_0,           }
\DoxyCodeLine{    CPU\_FLEXBUS\_CLK\_HZ\_CONFIG\_0,       }
\DoxyCodeLine{    CPU\_FLASH\_CLK\_HZ\_CONFIG\_0,         }
\DoxyCodeLine{    CPU\_USB\_CLK\_HZ\_CONFIG\_0,           }
\DoxyCodeLine{    CPU\_PLL\_FLL\_CLK\_HZ\_CONFIG\_0,       }
\DoxyCodeLine{    CPU\_MCGIR\_CLK\_HZ\_CONFIG\_0,         }
\DoxyCodeLine{    CPU\_OSCER\_CLK\_HZ\_CONFIG\_0,         }
\DoxyCodeLine{    CPU\_ERCLK32K\_CLK\_HZ\_CONFIG\_0,      }
\DoxyCodeLine{    CPU\_MCGFF\_CLK\_HZ\_CONFIG\_0          }
\DoxyCodeLine{  \}}
\DoxyCodeLine{\}}

\end{DoxyCode}
The array of clock configurations (frequencies) configured in configured clock configurations of the C\+PU component. \mbox{\Hypertarget{group___p_e___l_d_d__module_ga7d7ce624dc8185ccc306d9432c74a23b}\label{group___p_e___l_d_d__module_ga7d7ce624dc8185ccc306d9432c74a23b}} 
\index{PE\_LDD module documentation@{PE\_LDD module documentation}!PE\_LDD\_DeviceDataList@{PE\_LDD\_DeviceDataList}}
\index{PE\_LDD\_DeviceDataList@{PE\_LDD\_DeviceDataList}!PE\_LDD module documentation@{PE\_LDD module documentation}}
\doxysubsubsection{\texorpdfstring{PE\_LDD\_DeviceDataList}{PE\_LDD\_DeviceDataList}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}}$\ast$ P\+E\+\_\+\+L\+D\+D\+\_\+\+Device\+Data\+List\mbox{[}26\mbox{]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL,}
\DoxyCodeLine{    NULL}
\DoxyCodeLine{  \}}

\end{DoxyCode}
Array of L\+DD component device structures 