drm/amdgpu/jpeg2: Add jpeg vmid update under IB submit

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-448.el8
commit-author Mohammad Zafar Ziya <Mohammadzafar.ziya@amd.com>
commit 578eb31776df57c81307fb3f96ef0781332c3c7c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-448.el8/578eb317.failed

Add jpeg vmid update under IB submit

	Signed-off-by: Mohammad Zafar Ziya <Mohammadzafar.ziya@amd.com>
	Acked-by: Christian KÃ¶nig <christian.koenig@amd.com>
	Reviewed-by: Lijo Lazar <lijo.lazar@amd.com>
	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
	Cc: stable@vger.kernel.org
(cherry picked from commit 578eb31776df57c81307fb3f96ef0781332c3c7c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h
diff --cc drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h
index 15a344ed340f,654e43e83e2c..000000000000
--- a/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h
+++ b/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h
@@@ -24,6 -24,27 +24,30 @@@
  #ifndef __JPEG_V2_0_H__
  #define __JPEG_V2_0_H__
  
++<<<<<<< HEAD
++=======
+ #define mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET				0x1bfff
+ #define mmUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET				0x4029
+ #define mmUVD_JPEG_GPCOM_DATA0_INTERNAL_OFFSET				0x402a
+ #define mmUVD_JPEG_GPCOM_DATA1_INTERNAL_OFFSET				0x402b
+ #define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET		0x40ea
+ #define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET		0x40eb
+ #define mmUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET				0x40cf
+ #define mmUVD_LMI_JPEG_VMID_INTERNAL_OFFSET				0x40d1
+ #define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET			0x40e8
+ #define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET		0x40e9
+ #define mmUVD_JRBC_IB_SIZE_INTERNAL_OFFSET				0x4082
+ #define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET		0x40ec
+ #define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET		0x40ed
+ #define mmUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET			0x4085
+ #define mmUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET				0x4084
+ #define mmUVD_JRBC_STATUS_INTERNAL_OFFSET				0x4089
+ #define mmUVD_JPEG_PITCH_INTERNAL_OFFSET				0x401f
+ #define mmUVD_JPEG_IH_CTRL_INTERNAL_OFFSET				0x4149
+ 
+ #define JRBC_DEC_EXTERNAL_REG_WRITE_ADDR				0x18000
+ 
++>>>>>>> 578eb31776df (drm/amdgpu/jpeg2: Add jpeg vmid update under IB submit)
  void jpeg_v2_0_dec_ring_insert_start(struct amdgpu_ring *ring);
  void jpeg_v2_0_dec_ring_insert_end(struct amdgpu_ring *ring);
  void jpeg_v2_0_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
diff --git a/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c b/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c
index 85967a5570cb..9e0ca96b4cf2 100644
--- a/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c
@@ -555,6 +555,10 @@ void jpeg_v2_0_dec_ring_emit_ib(struct amdgpu_ring *ring,
 {
 	unsigned vmid = AMDGPU_JOB_GET_VMID(job);
 
+	amdgpu_ring_write(ring,	PACKETJ(mmUVD_JPEG_IH_CTRL_INTERNAL_OFFSET,
+		0, 0, PACKETJ_TYPE0));
+	amdgpu_ring_write(ring, (vmid << JPEG_IH_CTRL__IH_VMID__SHIFT));
+
 	amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET,
 		0, 0, PACKETJ_TYPE0));
 	amdgpu_ring_write(ring, (vmid | (vmid << 4)));
@@ -788,7 +792,7 @@ static const struct amdgpu_ring_funcs jpeg_v2_0_dec_ring_vm_funcs = {
 		8 + /* jpeg_v2_0_dec_ring_emit_vm_flush */
 		18 + 18 + /* jpeg_v2_0_dec_ring_emit_fence x2 vm fence */
 		8 + 16,
-	.emit_ib_size = 22, /* jpeg_v2_0_dec_ring_emit_ib */
+	.emit_ib_size = 24, /* jpeg_v2_0_dec_ring_emit_ib */
 	.emit_ib = jpeg_v2_0_dec_ring_emit_ib,
 	.emit_fence = jpeg_v2_0_dec_ring_emit_fence,
 	.emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,
* Unmerged path drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h
