
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010be4 <.init>:
   10be4:	push	{r3, lr}
   10be8:	bl	10ea4 <__lxstat64@plt+0x48>
   10bec:	pop	{r3, pc}

Disassembly of section .plt:

00010bf0 <calloc@plt-0x14>:
   10bf0:	push	{lr}		; (str lr, [sp, #-4]!)
   10bf4:	ldr	lr, [pc, #4]	; 10c00 <calloc@plt-0x4>
   10bf8:	add	lr, pc, lr
   10bfc:	ldr	pc, [lr, #8]!
   10c00:	andeq	r7, r1, r0, lsl #8

00010c04 <calloc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #94208	; 0x17000
   10c0c:	ldr	pc, [ip, #1024]!	; 0x400

00010c10 <fputs_unlocked@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #94208	; 0x17000
   10c18:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c1c <raise@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #94208	; 0x17000
   10c24:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c28 <strcmp@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #94208	; 0x17000
   10c30:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c34 <strtol@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #94208	; 0x17000
   10c3c:	ldr	pc, [ip, #992]!	; 0x3e0

00010c40 <fflush@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #94208	; 0x17000
   10c48:	ldr	pc, [ip, #984]!	; 0x3d8

00010c4c <free@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #94208	; 0x17000
   10c54:	ldr	pc, [ip, #976]!	; 0x3d0

00010c58 <_exit@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #94208	; 0x17000
   10c60:	ldr	pc, [ip, #968]!	; 0x3c8

00010c64 <memcpy@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #94208	; 0x17000
   10c6c:	ldr	pc, [ip, #960]!	; 0x3c0

00010c70 <mbsinit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #94208	; 0x17000
   10c78:	ldr	pc, [ip, #952]!	; 0x3b8

00010c7c <memcmp@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #94208	; 0x17000
   10c84:	ldr	pc, [ip, #944]!	; 0x3b0

00010c88 <fputc_unlocked@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #94208	; 0x17000
   10c90:	ldr	pc, [ip, #936]!	; 0x3a8

00010c94 <dcgettext@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #94208	; 0x17000
   10c9c:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca0 <realloc@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #94208	; 0x17000
   10ca8:	ldr	pc, [ip, #920]!	; 0x398

00010cac <textdomain@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #94208	; 0x17000
   10cb4:	ldr	pc, [ip, #912]!	; 0x390

00010cb8 <geteuid@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #94208	; 0x17000
   10cc0:	ldr	pc, [ip, #904]!	; 0x388

00010cc4 <iswprint@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #94208	; 0x17000
   10ccc:	ldr	pc, [ip, #896]!	; 0x380

00010cd0 <getegid@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #94208	; 0x17000
   10cd8:	ldr	pc, [ip, #888]!	; 0x378

00010cdc <fwrite@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #94208	; 0x17000
   10ce4:	ldr	pc, [ip, #880]!	; 0x370

00010ce8 <lseek64@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #94208	; 0x17000
   10cf0:	ldr	pc, [ip, #872]!	; 0x368

00010cf4 <__ctype_get_mb_cur_max@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #94208	; 0x17000
   10cfc:	ldr	pc, [ip, #864]!	; 0x360

00010d00 <__fpending@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #94208	; 0x17000
   10d08:	ldr	pc, [ip, #856]!	; 0x358

00010d0c <mbrtowc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #94208	; 0x17000
   10d14:	ldr	pc, [ip, #848]!	; 0x350

00010d18 <error@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #94208	; 0x17000
   10d20:	ldr	pc, [ip, #840]!	; 0x348

00010d24 <malloc@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #94208	; 0x17000
   10d2c:	ldr	pc, [ip, #832]!	; 0x340

00010d30 <error_at_line@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #94208	; 0x17000
   10d38:	ldr	pc, [ip, #824]!	; 0x338

00010d3c <__libc_start_main@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #94208	; 0x17000
   10d44:	ldr	pc, [ip, #816]!	; 0x330

00010d48 <__freading@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #94208	; 0x17000
   10d50:	ldr	pc, [ip, #808]!	; 0x328

00010d54 <__gmon_start__@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #94208	; 0x17000
   10d5c:	ldr	pc, [ip, #800]!	; 0x320

00010d60 <__ctype_b_loc@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #94208	; 0x17000
   10d68:	ldr	pc, [ip, #792]!	; 0x318

00010d6c <exit@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #94208	; 0x17000
   10d74:	ldr	pc, [ip, #784]!	; 0x310

00010d78 <strlen@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #94208	; 0x17000
   10d80:	ldr	pc, [ip, #776]!	; 0x308

00010d84 <__errno_location@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #94208	; 0x17000
   10d8c:	ldr	pc, [ip, #768]!	; 0x300

00010d90 <__cxa_atexit@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #94208	; 0x17000
   10d98:	ldr	pc, [ip, #760]!	; 0x2f8

00010d9c <__vasprintf_chk@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #94208	; 0x17000
   10da4:	ldr	pc, [ip, #752]!	; 0x2f0

00010da8 <memset@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #94208	; 0x17000
   10db0:	ldr	pc, [ip, #744]!	; 0x2e8

00010db4 <__printf_chk@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #94208	; 0x17000
   10dbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc0 <fileno@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #94208	; 0x17000
   10dc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010dcc <__fprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #94208	; 0x17000
   10dd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010dd8 <fclose@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #94208	; 0x17000
   10de0:	ldr	pc, [ip, #712]!	; 0x2c8

00010de4 <fseeko64@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #94208	; 0x17000
   10dec:	ldr	pc, [ip, #704]!	; 0x2c0

00010df0 <setlocale@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #94208	; 0x17000
   10df8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dfc <strrchr@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #94208	; 0x17000
   10e04:	ldr	pc, [ip, #688]!	; 0x2b0

00010e08 <nl_langinfo@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #94208	; 0x17000
   10e10:	ldr	pc, [ip, #680]!	; 0x2a8

00010e14 <euidaccess@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #94208	; 0x17000
   10e1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010e20 <bindtextdomain@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #94208	; 0x17000
   10e28:	ldr	pc, [ip, #664]!	; 0x298

00010e2c <__xstat64@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #94208	; 0x17000
   10e34:	ldr	pc, [ip, #656]!	; 0x290

00010e38 <isatty@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #94208	; 0x17000
   10e40:	ldr	pc, [ip, #648]!	; 0x288

00010e44 <strncmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #94208	; 0x17000
   10e4c:	ldr	pc, [ip, #640]!	; 0x280

00010e50 <abort@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #94208	; 0x17000
   10e58:	ldr	pc, [ip, #632]!	; 0x278

00010e5c <__lxstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #94208	; 0x17000
   10e64:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e68 <.text>:
   10e68:	mov	fp, #0
   10e6c:	mov	lr, #0
   10e70:	pop	{r1}		; (ldr r1, [sp], #4)
   10e74:	mov	r2, sp
   10e78:	push	{r2}		; (str r2, [sp, #-4]!)
   10e7c:	push	{r0}		; (str r0, [sp, #-4]!)
   10e80:	ldr	ip, [pc, #16]	; 10e98 <__lxstat64@plt+0x3c>
   10e84:	push	{ip}		; (str ip, [sp, #-4]!)
   10e88:	ldr	r0, [pc, #12]	; 10e9c <__lxstat64@plt+0x40>
   10e8c:	ldr	r3, [pc, #12]	; 10ea0 <__lxstat64@plt+0x44>
   10e90:	bl	10d3c <__libc_start_main@plt>
   10e94:	bl	10e50 <abort@plt>
   10e98:	andeq	r6, r1, r8, ror #18
   10e9c:	andeq	r2, r1, r4, lsl #22
   10ea0:	andeq	r6, r1, r8, lsl #18
   10ea4:	ldr	r3, [pc, #20]	; 10ec0 <__lxstat64@plt+0x64>
   10ea8:	ldr	r2, [pc, #20]	; 10ec4 <__lxstat64@plt+0x68>
   10eac:	add	r3, pc, r3
   10eb0:	ldr	r2, [r3, r2]
   10eb4:	cmp	r2, #0
   10eb8:	bxeq	lr
   10ebc:	b	10d54 <__gmon_start__@plt>
   10ec0:	andeq	r7, r1, ip, asr #2
   10ec4:	ldrdeq	r0, [r0], -r8
   10ec8:	ldr	r0, [pc, #24]	; 10ee8 <__lxstat64@plt+0x8c>
   10ecc:	ldr	r3, [pc, #24]	; 10eec <__lxstat64@plt+0x90>
   10ed0:	cmp	r3, r0
   10ed4:	bxeq	lr
   10ed8:	ldr	r3, [pc, #16]	; 10ef0 <__lxstat64@plt+0x94>
   10edc:	cmp	r3, #0
   10ee0:	bxeq	lr
   10ee4:	bx	r3
   10ee8:	andeq	r8, r2, ip, lsr #2
   10eec:	andeq	r8, r2, ip, lsr #2
   10ef0:	andeq	r0, r0, r0
   10ef4:	ldr	r0, [pc, #36]	; 10f20 <__lxstat64@plt+0xc4>
   10ef8:	ldr	r1, [pc, #36]	; 10f24 <__lxstat64@plt+0xc8>
   10efc:	sub	r1, r1, r0
   10f00:	asr	r1, r1, #2
   10f04:	add	r1, r1, r1, lsr #31
   10f08:	asrs	r1, r1, #1
   10f0c:	bxeq	lr
   10f10:	ldr	r3, [pc, #16]	; 10f28 <__lxstat64@plt+0xcc>
   10f14:	cmp	r3, #0
   10f18:	bxeq	lr
   10f1c:	bx	r3
   10f20:	andeq	r8, r2, ip, lsr #2
   10f24:	andeq	r8, r2, ip, lsr #2
   10f28:	andeq	r0, r0, r0
   10f2c:	push	{r4, lr}
   10f30:	ldr	r4, [pc, #24]	; 10f50 <__lxstat64@plt+0xf4>
   10f34:	ldrb	r3, [r4]
   10f38:	cmp	r3, #0
   10f3c:	popne	{r4, pc}
   10f40:	bl	10ec8 <__lxstat64@plt+0x6c>
   10f44:	mov	r3, #1
   10f48:	strb	r3, [r4]
   10f4c:	pop	{r4, pc}
   10f50:	andeq	r8, r2, r0, asr #2
   10f54:	b	10ef4 <__lxstat64@plt+0x98>
   10f58:	movw	r3, #33092	; 0x8144
   10f5c:	movt	r3, #2
   10f60:	ldr	r1, [r3]
   10f64:	ldr	r2, [r3, #4]
   10f68:	add	r0, r2, #1
   10f6c:	str	r0, [r3, #4]
   10f70:	ldr	r3, [r1, r2, lsl #2]
   10f74:	ldrb	r0, [r3]
   10f78:	adds	r0, r0, #0
   10f7c:	movne	r0, #1
   10f80:	bx	lr
   10f84:	str	r4, [sp, #-8]!
   10f88:	str	lr, [sp, #4]
   10f8c:	mov	r4, r0
   10f90:	movw	r1, #27080	; 0x69c8
   10f94:	movt	r1, #1
   10f98:	bl	10c28 <strcmp@plt>
   10f9c:	cmp	r0, #0
   10fa0:	moveq	r0, #1
   10fa4:	beq	110d8 <__lxstat64@plt+0x27c>
   10fa8:	movw	r1, #27084	; 0x69cc
   10fac:	movt	r1, #1
   10fb0:	mov	r0, r4
   10fb4:	bl	10c28 <strcmp@plt>
   10fb8:	cmp	r0, #0
   10fbc:	moveq	r0, #1
   10fc0:	beq	110d8 <__lxstat64@plt+0x27c>
   10fc4:	movw	r1, #27088	; 0x69d0
   10fc8:	movt	r1, #1
   10fcc:	mov	r0, r4
   10fd0:	bl	10c28 <strcmp@plt>
   10fd4:	cmp	r0, #0
   10fd8:	moveq	r0, #1
   10fdc:	beq	110d8 <__lxstat64@plt+0x27c>
   10fe0:	movw	r1, #27092	; 0x69d4
   10fe4:	movt	r1, #1
   10fe8:	mov	r0, r4
   10fec:	bl	10c28 <strcmp@plt>
   10ff0:	cmp	r0, #0
   10ff4:	moveq	r0, #1
   10ff8:	beq	110d8 <__lxstat64@plt+0x27c>
   10ffc:	movw	r1, #27096	; 0x69d8
   11000:	movt	r1, #1
   11004:	mov	r0, r4
   11008:	bl	10c28 <strcmp@plt>
   1100c:	cmp	r0, #0
   11010:	moveq	r0, #1
   11014:	beq	110d8 <__lxstat64@plt+0x27c>
   11018:	movw	r1, #27100	; 0x69dc
   1101c:	movt	r1, #1
   11020:	mov	r0, r4
   11024:	bl	10c28 <strcmp@plt>
   11028:	cmp	r0, #0
   1102c:	moveq	r0, #1
   11030:	beq	110d8 <__lxstat64@plt+0x27c>
   11034:	movw	r1, #27104	; 0x69e0
   11038:	movt	r1, #1
   1103c:	mov	r0, r4
   11040:	bl	10c28 <strcmp@plt>
   11044:	cmp	r0, #0
   11048:	moveq	r0, #1
   1104c:	beq	110d8 <__lxstat64@plt+0x27c>
   11050:	movw	r1, #27108	; 0x69e4
   11054:	movt	r1, #1
   11058:	mov	r0, r4
   1105c:	bl	10c28 <strcmp@plt>
   11060:	cmp	r0, #0
   11064:	moveq	r0, #1
   11068:	beq	110d8 <__lxstat64@plt+0x27c>
   1106c:	movw	r1, #27112	; 0x69e8
   11070:	movt	r1, #1
   11074:	mov	r0, r4
   11078:	bl	10c28 <strcmp@plt>
   1107c:	cmp	r0, #0
   11080:	moveq	r0, #1
   11084:	beq	110d8 <__lxstat64@plt+0x27c>
   11088:	movw	r1, #27116	; 0x69ec
   1108c:	movt	r1, #1
   11090:	mov	r0, r4
   11094:	bl	10c28 <strcmp@plt>
   11098:	cmp	r0, #0
   1109c:	moveq	r0, #1
   110a0:	beq	110d8 <__lxstat64@plt+0x27c>
   110a4:	movw	r1, #27120	; 0x69f0
   110a8:	movt	r1, #1
   110ac:	mov	r0, r4
   110b0:	bl	10c28 <strcmp@plt>
   110b4:	cmp	r0, #0
   110b8:	moveq	r0, #1
   110bc:	beq	110d8 <__lxstat64@plt+0x27c>
   110c0:	movw	r1, #27124	; 0x69f4
   110c4:	movt	r1, #1
   110c8:	mov	r0, r4
   110cc:	bl	10c28 <strcmp@plt>
   110d0:	clz	r0, r0
   110d4:	lsr	r0, r0, #5
   110d8:	ldr	r4, [sp]
   110dc:	add	sp, sp, #4
   110e0:	pop	{pc}		; (ldr pc, [sp], #4)
   110e4:	str	r4, [sp, #-8]!
   110e8:	str	lr, [sp, #4]
   110ec:	sub	sp, sp, #104	; 0x68
   110f0:	mov	r4, r1
   110f4:	mov	r2, sp
   110f8:	mov	r1, r0
   110fc:	mov	r0, #3
   11100:	bl	10e2c <__xstat64@plt>
   11104:	cmp	r0, #0
   11108:	moveq	r0, #1
   1110c:	movne	r0, #0
   11110:	bne	11124 <__lxstat64@plt+0x2c8>
   11114:	ldr	r3, [sp, #80]	; 0x50
   11118:	str	r3, [r4]
   1111c:	ldr	r3, [sp, #84]	; 0x54
   11120:	str	r3, [r4, #4]
   11124:	add	sp, sp, #104	; 0x68
   11128:	ldr	r4, [sp]
   1112c:	add	sp, sp, #4
   11130:	pop	{pc}		; (ldr pc, [sp], #4)
   11134:	push	{r0, r1, r2, r3}
   11138:	push	{lr}		; (str lr, [sp, #-4]!)
   1113c:	sub	sp, sp, #12
   11140:	add	r3, sp, #20
   11144:	str	r3, [sp, #4]
   11148:	ldr	r2, [sp, #16]
   1114c:	mov	r1, #0
   11150:	mov	r0, r1
   11154:	bl	15550 <__lxstat64@plt+0x46f4>
   11158:	mov	r0, #2
   1115c:	bl	10d6c <exit@plt>
   11160:	strd	r4, [sp, #-16]!
   11164:	str	r6, [sp, #8]
   11168:	str	lr, [sp, #12]
   1116c:	mov	r4, r0
   11170:	bl	10d60 <__ctype_b_loc@plt>
   11174:	ldr	ip, [r0]
   11178:	mov	r2, r4
   1117c:	mov	r0, r2
   11180:	ldrb	r3, [r2], #1
   11184:	lsl	r1, r3, #1
   11188:	ldrh	r1, [ip, r1]
   1118c:	tst	r1, #1
   11190:	bne	1117c <__lxstat64@plt+0x320>
   11194:	cmp	r3, #43	; 0x2b
   11198:	moveq	r0, r2
   1119c:	beq	111ac <__lxstat64@plt+0x350>
   111a0:	cmp	r3, #45	; 0x2d
   111a4:	movne	r2, r0
   111a8:	addeq	r2, r0, #1
   111ac:	mov	r3, r2
   111b0:	ldrb	r1, [r3], #1
   111b4:	sub	r1, r1, #48	; 0x30
   111b8:	cmp	r1, #9
   111bc:	bhi	11220 <__lxstat64@plt+0x3c4>
   111c0:	ldrb	r2, [r2, #1]
   111c4:	sub	r2, r2, #48	; 0x30
   111c8:	cmp	r2, #9
   111cc:	bhi	111e0 <__lxstat64@plt+0x384>
   111d0:	ldrb	r2, [r3, #1]!
   111d4:	sub	r2, r2, #48	; 0x30
   111d8:	cmp	r2, #9
   111dc:	bls	111d0 <__lxstat64@plt+0x374>
   111e0:	ldrb	r2, [r3]
   111e4:	lsl	r1, r2, #1
   111e8:	ldrh	r1, [ip, r1]
   111ec:	tst	r1, #1
   111f0:	beq	11208 <__lxstat64@plt+0x3ac>
   111f4:	ldrb	r2, [r3, #1]!
   111f8:	lsl	r1, r2, #1
   111fc:	ldrh	r1, [ip, r1]
   11200:	tst	r1, #1
   11204:	bne	111f4 <__lxstat64@plt+0x398>
   11208:	cmp	r2, #0
   1120c:	bne	11220 <__lxstat64@plt+0x3c4>
   11210:	ldrd	r4, [sp]
   11214:	ldr	r6, [sp, #8]
   11218:	add	sp, sp, #12
   1121c:	pop	{pc}		; (ldr pc, [sp], #4)
   11220:	mov	r2, #5
   11224:	movw	r1, #27128	; 0x69f8
   11228:	movt	r1, #1
   1122c:	mov	r0, #0
   11230:	bl	10c94 <dcgettext@plt>
   11234:	mov	r5, r0
   11238:	mov	r0, r4
   1123c:	bl	151f0 <__lxstat64@plt+0x4394>
   11240:	mov	r1, r0
   11244:	mov	r0, r5
   11248:	bl	11134 <__lxstat64@plt+0x2d8>
   1124c:	str	r4, [sp, #-8]!
   11250:	str	lr, [sp, #4]
   11254:	mov	r2, #5
   11258:	movw	r1, #27148	; 0x6a0c
   1125c:	movt	r1, #1
   11260:	mov	r0, #0
   11264:	bl	10c94 <dcgettext@plt>
   11268:	mov	r4, r0
   1126c:	movw	r3, #33092	; 0x8144
   11270:	movt	r3, #2
   11274:	ldr	r2, [r3, #8]
   11278:	sub	r2, r2, #-1073741823	; 0xc0000001
   1127c:	ldr	r3, [r3]
   11280:	ldr	r0, [r3, r2, lsl #2]
   11284:	bl	151f0 <__lxstat64@plt+0x4394>
   11288:	mov	r1, r0
   1128c:	mov	r0, r4
   11290:	bl	11134 <__lxstat64@plt+0x2d8>
   11294:	movw	r3, #33092	; 0x8144
   11298:	movt	r3, #2
   1129c:	ldr	r2, [r3, #4]
   112a0:	add	r2, r2, #1
   112a4:	str	r2, [r3, #4]
   112a8:	cmp	r0, #0
   112ac:	bxeq	lr
   112b0:	movw	r3, #33092	; 0x8144
   112b4:	movt	r3, #2
   112b8:	ldr	r3, [r3, #8]
   112bc:	cmp	r2, r3
   112c0:	bxlt	lr
   112c4:	str	r4, [sp, #-8]!
   112c8:	str	lr, [sp, #4]
   112cc:	bl	1124c <__lxstat64@plt+0x3f0>
   112d0:	str	r4, [sp, #-8]!
   112d4:	str	lr, [sp, #4]
   112d8:	mov	r0, #1
   112dc:	bl	11294 <__lxstat64@plt+0x438>
   112e0:	movw	r3, #33092	; 0x8144
   112e4:	movt	r3, #2
   112e8:	ldr	r2, [r3, #4]
   112ec:	add	r2, r2, #1
   112f0:	str	r2, [r3, #4]
   112f4:	ldr	r4, [sp]
   112f8:	add	sp, sp, #4
   112fc:	pop	{pc}		; (ldr pc, [sp], #4)
   11300:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11304:	strd	r6, [sp, #8]
   11308:	str	r8, [sp, #16]
   1130c:	str	lr, [sp, #20]
   11310:	sub	sp, sp, #256	; 0x100
   11314:	subs	r6, r0, #0
   11318:	bne	113ec <__lxstat64@plt+0x590>
   1131c:	movw	r3, #33092	; 0x8144
   11320:	movt	r3, #2
   11324:	ldr	r2, [r3, #4]
   11328:	add	r4, r2, #1
   1132c:	ldr	r3, [r3, #8]
   11330:	sub	r3, r3, #2
   11334:	cmp	r3, r4
   11338:	movle	r8, #0
   1133c:	ble	1136c <__lxstat64@plt+0x510>
   11340:	movw	r3, #33092	; 0x8144
   11344:	movt	r3, #2
   11348:	add	r2, r2, #2
   1134c:	ldr	r3, [r3]
   11350:	movw	r1, #27220	; 0x6a54
   11354:	movt	r1, #1
   11358:	ldr	r0, [r3, r2, lsl #2]
   1135c:	bl	10c28 <strcmp@plt>
   11360:	cmp	r0, #0
   11364:	movne	r8, #0
   11368:	beq	113f8 <__lxstat64@plt+0x59c>
   1136c:	movw	r3, #33092	; 0x8144
   11370:	movt	r3, #2
   11374:	ldr	r5, [r3]
   11378:	lsl	r7, r4, #2
   1137c:	ldr	r0, [r5, r4, lsl #2]
   11380:	ldrb	r3, [r0]
   11384:	cmp	r3, #45	; 0x2d
   11388:	beq	11404 <__lxstat64@plt+0x5a8>
   1138c:	cmp	r3, #61	; 0x3d
   11390:	beq	11814 <__lxstat64@plt+0x9b8>
   11394:	movw	r1, #27084	; 0x69cc
   11398:	movt	r1, #1
   1139c:	bl	10c28 <strcmp@plt>
   113a0:	cmp	r0, #0
   113a4:	bne	11864 <__lxstat64@plt+0xa08>
   113a8:	movw	r6, #33092	; 0x8144
   113ac:	movt	r6, #2
   113b0:	ldr	r4, [r6, #4]
   113b4:	add	r3, r5, r4, lsl #2
   113b8:	ldr	r1, [r3, #8]
   113bc:	ldr	r0, [r5, r4, lsl #2]
   113c0:	bl	10c28 <strcmp@plt>
   113c4:	adds	r0, r0, #0
   113c8:	movne	r0, #1
   113cc:	add	r4, r4, #3
   113d0:	str	r4, [r6, #4]
   113d4:	add	sp, sp, #256	; 0x100
   113d8:	ldrd	r4, [sp]
   113dc:	ldrd	r6, [sp, #8]
   113e0:	ldr	r8, [sp, #16]
   113e4:	add	sp, sp, #20
   113e8:	pop	{pc}		; (ldr pc, [sp], #4)
   113ec:	mov	r0, #0
   113f0:	bl	11294 <__lxstat64@plt+0x438>
   113f4:	b	1131c <__lxstat64@plt+0x4c0>
   113f8:	bl	11294 <__lxstat64@plt+0x438>
   113fc:	mov	r8, #1
   11400:	b	1136c <__lxstat64@plt+0x510>
   11404:	ldrb	r3, [r0, #1]
   11408:	cmp	r3, #103	; 0x67
   1140c:	cmpne	r3, #108	; 0x6c
   11410:	bne	11424 <__lxstat64@plt+0x5c8>
   11414:	ldrb	r2, [r0, #2]
   11418:	cmp	r2, #116	; 0x74
   1141c:	cmpne	r2, #101	; 0x65
   11420:	beq	11630 <__lxstat64@plt+0x7d4>
   11424:	cmp	r3, #101	; 0x65
   11428:	beq	114fc <__lxstat64@plt+0x6a0>
   1142c:	cmp	r3, #110	; 0x6e
   11430:	beq	11564 <__lxstat64@plt+0x708>
   11434:	cmp	r3, #110	; 0x6e
   11438:	beq	11570 <__lxstat64@plt+0x714>
   1143c:	cmp	r3, #111	; 0x6f
   11440:	bne	11748 <__lxstat64@plt+0x8ec>
   11444:	ldrb	r3, [r0, #2]
   11448:	cmp	r3, #116	; 0x74
   1144c:	bne	11750 <__lxstat64@plt+0x8f4>
   11450:	ldrb	r3, [r0, #3]
   11454:	cmp	r3, #0
   11458:	bne	11750 <__lxstat64@plt+0x8f4>
   1145c:	movw	r3, #33092	; 0x8144
   11460:	movt	r3, #2
   11464:	ldr	r2, [r3, #4]
   11468:	add	r2, r2, #3
   1146c:	str	r2, [r3, #4]
   11470:	orrs	r3, r8, r6
   11474:	bne	117fc <__lxstat64@plt+0x9a0>
   11478:	add	r5, r5, r7
   1147c:	mov	r1, sp
   11480:	ldr	r0, [r5, #-4]
   11484:	bl	110e4 <__lxstat64@plt+0x288>
   11488:	mov	r4, r0
   1148c:	add	r1, sp, #24
   11490:	ldr	r0, [r5, #4]
   11494:	bl	110e4 <__lxstat64@plt+0x288>
   11498:	cmp	r0, #0
   1149c:	moveq	r0, #0
   114a0:	beq	113d4 <__lxstat64@plt+0x578>
   114a4:	cmp	r4, #0
   114a8:	moveq	r0, #1
   114ac:	beq	113d4 <__lxstat64@plt+0x578>
   114b0:	ldr	r2, [sp, #24]
   114b4:	ldr	r3, [sp]
   114b8:	cmp	r2, r3
   114bc:	movlt	r0, #1
   114c0:	movge	r0, #0
   114c4:	movgt	r3, #1
   114c8:	movle	r3, #0
   114cc:	sub	r3, r0, r3
   114d0:	ldr	r1, [sp, #28]
   114d4:	ldr	r2, [sp, #4]
   114d8:	cmp	r1, r2
   114dc:	movlt	r0, #1
   114e0:	movge	r0, #0
   114e4:	movgt	r2, #1
   114e8:	movle	r2, #0
   114ec:	sub	r0, r0, r2
   114f0:	add	r0, r0, r3, lsl #1
   114f4:	lsr	r0, r0, #31
   114f8:	b	113d4 <__lxstat64@plt+0x578>
   114fc:	ldrb	r3, [r0, #2]
   11500:	cmp	r3, #113	; 0x71
   11504:	beq	11878 <__lxstat64@plt+0xa1c>
   11508:	ldrb	r3, [r0, #2]
   1150c:	cmp	r3, #102	; 0x66
   11510:	bne	11750 <__lxstat64@plt+0x8f4>
   11514:	ldrb	r3, [r0, #3]
   11518:	cmp	r3, #0
   1151c:	bne	11750 <__lxstat64@plt+0x8f4>
   11520:	movw	r3, #33092	; 0x8144
   11524:	movt	r3, #2
   11528:	ldr	r2, [r3, #4]
   1152c:	add	r2, r2, #3
   11530:	str	r2, [r3, #4]
   11534:	orrs	r3, r8, r6
   11538:	bne	11794 <__lxstat64@plt+0x938>
   1153c:	add	r3, r5, r7
   11540:	add	r2, sp, #152	; 0x98
   11544:	ldr	r1, [r3, #-4]
   11548:	mov	r0, #3
   1154c:	bl	10e2c <__xstat64@plt>
   11550:	subs	r4, r0, #0
   11554:	movne	r4, #0
   11558:	beq	117ac <__lxstat64@plt+0x950>
   1155c:	and	r0, r4, #1
   11560:	b	113d4 <__lxstat64@plt+0x578>
   11564:	ldrb	r3, [r0, #2]
   11568:	cmp	r3, #101	; 0x65
   1156c:	beq	11868 <__lxstat64@plt+0xa0c>
   11570:	ldrb	r3, [r0, #2]
   11574:	cmp	r3, #116	; 0x74
   11578:	bne	11750 <__lxstat64@plt+0x8f4>
   1157c:	ldrb	r3, [r0, #3]
   11580:	cmp	r3, #0
   11584:	bne	11750 <__lxstat64@plt+0x8f4>
   11588:	movw	r3, #33092	; 0x8144
   1158c:	movt	r3, #2
   11590:	ldr	r2, [r3, #4]
   11594:	add	r2, r2, #3
   11598:	str	r2, [r3, #4]
   1159c:	orrs	r3, r8, r6
   115a0:	bne	1177c <__lxstat64@plt+0x920>
   115a4:	add	r5, r5, r7
   115a8:	mov	r1, sp
   115ac:	ldr	r0, [r5, #-4]
   115b0:	bl	110e4 <__lxstat64@plt+0x288>
   115b4:	mov	r4, r0
   115b8:	add	r1, sp, #24
   115bc:	ldr	r0, [r5, #4]
   115c0:	bl	110e4 <__lxstat64@plt+0x288>
   115c4:	cmp	r4, #0
   115c8:	moveq	r0, #0
   115cc:	beq	113d4 <__lxstat64@plt+0x578>
   115d0:	cmp	r0, #0
   115d4:	moveq	r0, #1
   115d8:	beq	113d4 <__lxstat64@plt+0x578>
   115dc:	ldr	r2, [sp, #24]
   115e0:	ldr	r3, [sp]
   115e4:	cmp	r2, r3
   115e8:	movlt	r0, #1
   115ec:	movge	r0, #0
   115f0:	movgt	r3, #1
   115f4:	movle	r3, #0
   115f8:	sub	r3, r0, r3
   115fc:	ldr	r1, [sp, #4]
   11600:	ldr	r2, [sp, #28]
   11604:	cmp	r1, r2
   11608:	movgt	r0, #1
   1160c:	movle	r0, #0
   11610:	movlt	r2, #1
   11614:	movge	r2, #0
   11618:	sub	r0, r0, r2
   1161c:	add	r0, r0, r3, lsl #1
   11620:	cmp	r0, #0
   11624:	movle	r0, #0
   11628:	movgt	r0, #1
   1162c:	b	113d4 <__lxstat64@plt+0x578>
   11630:	ldrb	r2, [r0, #3]
   11634:	cmp	r2, #0
   11638:	bne	11434 <__lxstat64@plt+0x5d8>
   1163c:	cmp	r6, #0
   11640:	beq	116f0 <__lxstat64@plt+0x894>
   11644:	add	r5, r5, r7
   11648:	ldr	r0, [r5, #-4]
   1164c:	bl	10d78 <strlen@plt>
   11650:	mov	r2, sp
   11654:	mov	r1, #0
   11658:	bl	12e68 <__lxstat64@plt+0x200c>
   1165c:	mov	r5, r0
   11660:	cmp	r8, #0
   11664:	beq	11704 <__lxstat64@plt+0x8a8>
   11668:	movw	r3, #33092	; 0x8144
   1166c:	movt	r3, #2
   11670:	ldr	r3, [r3]
   11674:	add	r7, r3, r7
   11678:	ldr	r0, [r7, #8]
   1167c:	bl	10d78 <strlen@plt>
   11680:	add	r2, sp, #24
   11684:	mov	r1, #0
   11688:	bl	12e68 <__lxstat64@plt+0x200c>
   1168c:	mov	r1, r0
   11690:	mov	r0, r5
   11694:	bl	15210 <__lxstat64@plt+0x43b4>
   11698:	movw	r2, #33092	; 0x8144
   1169c:	movt	r2, #2
   116a0:	ldr	r3, [r2]
   116a4:	ldr	ip, [r3, r4, lsl #2]
   116a8:	ldrb	r3, [ip, #2]
   116ac:	cmp	r3, #101	; 0x65
   116b0:	movne	r3, #0
   116b4:	moveq	r3, #1
   116b8:	ldr	r1, [r2, #4]
   116bc:	add	r1, r1, #3
   116c0:	str	r1, [r2, #4]
   116c4:	ldrb	r2, [ip, #1]
   116c8:	cmp	r2, #108	; 0x6c
   116cc:	beq	11724 <__lxstat64@plt+0x8c8>
   116d0:	cmp	r2, #103	; 0x67
   116d4:	beq	11734 <__lxstat64@plt+0x8d8>
   116d8:	adds	r0, r0, #0
   116dc:	movne	r0, #1
   116e0:	cmp	r0, r3
   116e4:	movne	r0, #0
   116e8:	moveq	r0, #1
   116ec:	b	113d4 <__lxstat64@plt+0x578>
   116f0:	add	r5, r5, r7
   116f4:	ldr	r0, [r5, #-4]
   116f8:	bl	11160 <__lxstat64@plt+0x304>
   116fc:	mov	r5, r0
   11700:	b	11660 <__lxstat64@plt+0x804>
   11704:	movw	r3, #33092	; 0x8144
   11708:	movt	r3, #2
   1170c:	ldr	r3, [r3]
   11710:	add	r7, r3, r7
   11714:	ldr	r0, [r7, #4]
   11718:	bl	11160 <__lxstat64@plt+0x304>
   1171c:	mov	r1, r0
   11720:	b	11690 <__lxstat64@plt+0x834>
   11724:	cmp	r3, r0
   11728:	movle	r0, #0
   1172c:	movgt	r0, #1
   11730:	b	113d4 <__lxstat64@plt+0x578>
   11734:	rsb	r3, r3, #0
   11738:	cmp	r3, r0
   1173c:	movge	r0, #0
   11740:	movlt	r0, #1
   11744:	b	113d4 <__lxstat64@plt+0x578>
   11748:	cmp	r3, #101	; 0x65
   1174c:	beq	11508 <__lxstat64@plt+0x6ac>
   11750:	mov	r2, #5
   11754:	movw	r1, #27248	; 0x6a70
   11758:	movt	r1, #1
   1175c:	mov	r0, #0
   11760:	bl	10c94 <dcgettext@plt>
   11764:	mov	r6, r0
   11768:	ldr	r0, [r5, r4, lsl #2]
   1176c:	bl	151f0 <__lxstat64@plt+0x4394>
   11770:	mov	r1, r0
   11774:	mov	r0, r6
   11778:	bl	11134 <__lxstat64@plt+0x2d8>
   1177c:	mov	r2, #5
   11780:	movw	r1, #27176	; 0x6a28
   11784:	movt	r1, #1
   11788:	mov	r0, #0
   1178c:	bl	10c94 <dcgettext@plt>
   11790:	bl	11134 <__lxstat64@plt+0x2d8>
   11794:	mov	r2, #5
   11798:	movw	r1, #27200	; 0x6a40
   1179c:	movt	r1, #1
   117a0:	mov	r0, #0
   117a4:	bl	10c94 <dcgettext@plt>
   117a8:	bl	11134 <__lxstat64@plt+0x2d8>
   117ac:	add	r5, r5, r7
   117b0:	add	r2, sp, #48	; 0x30
   117b4:	ldr	r1, [r5, #4]
   117b8:	mov	r0, #3
   117bc:	bl	10e2c <__xstat64@plt>
   117c0:	cmp	r0, #0
   117c4:	bne	1155c <__lxstat64@plt+0x700>
   117c8:	ldrd	r4, [sp, #152]	; 0x98
   117cc:	ldrd	r2, [sp, #48]	; 0x30
   117d0:	cmp	r5, r3
   117d4:	cmpeq	r4, r2
   117d8:	movne	r4, r0
   117dc:	bne	1155c <__lxstat64@plt+0x700>
   117e0:	ldrd	r0, [sp, #248]	; 0xf8
   117e4:	ldrd	r2, [sp, #144]	; 0x90
   117e8:	cmp	r1, r3
   117ec:	cmpeq	r0, r2
   117f0:	moveq	r4, #1
   117f4:	movne	r4, #0
   117f8:	b	1155c <__lxstat64@plt+0x700>
   117fc:	mov	r2, #5
   11800:	movw	r1, #27224	; 0x6a58
   11804:	movt	r1, #1
   11808:	mov	r0, #0
   1180c:	bl	10c94 <dcgettext@plt>
   11810:	bl	11134 <__lxstat64@plt+0x2d8>
   11814:	ldrb	r3, [r0, #1]
   11818:	cmp	r3, #0
   1181c:	beq	11834 <__lxstat64@plt+0x9d8>
   11820:	cmp	r3, #61	; 0x3d
   11824:	bne	11394 <__lxstat64@plt+0x538>
   11828:	ldrb	r3, [r0, #2]
   1182c:	cmp	r3, #0
   11830:	bne	11394 <__lxstat64@plt+0x538>
   11834:	movw	r6, #33092	; 0x8144
   11838:	movt	r6, #2
   1183c:	ldr	r4, [r6, #4]
   11840:	add	r3, r5, r4, lsl #2
   11844:	ldr	r1, [r3, #8]
   11848:	ldr	r0, [r5, r4, lsl #2]
   1184c:	bl	10c28 <strcmp@plt>
   11850:	clz	r0, r0
   11854:	lsr	r0, r0, #5
   11858:	add	r4, r4, #3
   1185c:	str	r4, [r6, #4]
   11860:	b	113d4 <__lxstat64@plt+0x578>
   11864:	bl	10e50 <abort@plt>
   11868:	ldrb	r3, [r0, #3]
   1186c:	cmp	r3, #0
   11870:	bne	11750 <__lxstat64@plt+0x8f4>
   11874:	b	1163c <__lxstat64@plt+0x7e0>
   11878:	ldrb	r3, [r0, #3]
   1187c:	cmp	r3, #0
   11880:	bne	11750 <__lxstat64@plt+0x8f4>
   11884:	b	1163c <__lxstat64@plt+0x7e0>
   11888:	strd	r4, [sp, #-16]!
   1188c:	str	r6, [sp, #8]
   11890:	str	lr, [sp, #12]
   11894:	sub	sp, sp, #104	; 0x68
   11898:	movw	r3, #33092	; 0x8144
   1189c:	movt	r3, #2
   118a0:	ldr	r4, [r3]
   118a4:	ldr	r5, [r3, #4]
   118a8:	ldr	r3, [r4, r5, lsl #2]
   118ac:	ldrb	r3, [r3, #1]
   118b0:	sub	r3, r3, #71	; 0x47
   118b4:	cmp	r3, #51	; 0x33
   118b8:	ldrls	pc, [pc, r3, lsl #2]
   118bc:	b	11990 <__lxstat64@plt+0xb34>
   118c0:	andeq	r1, r1, r8, ror fp
   118c4:	muleq	r1, r0, r9
   118c8:	muleq	r1, r0, r9
   118cc:	muleq	r1, r0, r9
   118d0:	muleq	r1, r0, r9
   118d4:	andeq	r1, r1, r4, ror #27
   118d8:	muleq	r1, r0, r9
   118dc:	andeq	r1, r1, r0, lsl #21
   118e0:	andeq	r1, r1, r4, lsl #22
   118e4:	muleq	r1, r0, r9
   118e8:	muleq	r1, r0, r9
   118ec:	muleq	r1, r0, r9
   118f0:	andeq	r1, r1, r4, asr #25
   118f4:	muleq	r1, r0, r9
   118f8:	muleq	r1, r0, r9
   118fc:	muleq	r1, r0, r9
   11900:	muleq	r1, r0, r9
   11904:	muleq	r1, r0, r9
   11908:	muleq	r1, r0, r9
   1190c:	muleq	r1, r0, r9
   11910:	muleq	r1, r0, r9
   11914:	muleq	r1, r0, r9
   11918:	muleq	r1, r0, r9
   1191c:	muleq	r1, r0, r9
   11920:	muleq	r1, r0, r9
   11924:	muleq	r1, r0, r9
   11928:	muleq	r1, r0, r9
   1192c:	andeq	r1, r1, r4, asr sp
   11930:	andeq	r1, r1, ip, lsl #26
   11934:	andeq	r1, r1, r4, lsr ip
   11938:			; <UNDEFINED> instruction: 0x000119bc
   1193c:	andeq	r1, r1, ip, ror #23
   11940:	andeq	r1, r1, r4, ror #28
   11944:	andeq	r1, r1, r4, ror #27
   11948:	muleq	r1, r0, r9
   1194c:	muleq	r1, r0, r9
   11950:	muleq	r1, ip, lr
   11954:	muleq	r1, r0, r9
   11958:	muleq	r1, r0, r9
   1195c:	andeq	r1, r1, r0, asr #30
   11960:	muleq	r1, r0, r9
   11964:	muleq	r1, ip, sp
   11968:	muleq	r1, r0, r9
   1196c:	strdeq	r1, [r1], -ip
   11970:	andeq	r1, r1, ip, ror ip
   11974:	ldrdeq	r1, [r1], -r4
   11978:	andeq	r1, r1, ip, lsr #28
   1197c:	muleq	r1, r0, r9
   11980:	andeq	r1, r1, r8, lsr #20
   11984:	andeq	r1, r1, r4, asr sl
   11988:	muleq	r1, r0, r9
   1198c:	andeq	r1, r1, r8, ror #30
   11990:	mov	r2, #5
   11994:	movw	r1, #27276	; 0x6a8c
   11998:	movt	r1, #1
   1199c:	mov	r0, #0
   119a0:	bl	10c94 <dcgettext@plt>
   119a4:	mov	r6, r0
   119a8:	ldr	r0, [r4, r5, lsl #2]
   119ac:	bl	151f0 <__lxstat64@plt+0x4394>
   119b0:	mov	r1, r0
   119b4:	mov	r0, r6
   119b8:	bl	11134 <__lxstat64@plt+0x2d8>
   119bc:	bl	112d0 <__lxstat64@plt+0x474>
   119c0:	movw	r3, #33092	; 0x8144
   119c4:	movt	r3, #2
   119c8:	ldr	r3, [r3, #4]
   119cc:	sub	r3, r3, #-1073741823	; 0xc0000001
   119d0:	mov	r2, sp
   119d4:	ldr	r1, [r4, r3, lsl #2]
   119d8:	mov	r0, #3
   119dc:	bl	10e2c <__xstat64@plt>
   119e0:	clz	r0, r0
   119e4:	lsr	r0, r0, #5
   119e8:	add	sp, sp, #104	; 0x68
   119ec:	ldrd	r4, [sp]
   119f0:	ldr	r6, [sp, #8]
   119f4:	add	sp, sp, #12
   119f8:	pop	{pc}		; (ldr pc, [sp], #4)
   119fc:	bl	112d0 <__lxstat64@plt+0x474>
   11a00:	movw	r3, #33092	; 0x8144
   11a04:	movt	r3, #2
   11a08:	ldr	r3, [r3, #4]
   11a0c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a10:	mov	r1, #4
   11a14:	ldr	r0, [r4, r3, lsl #2]
   11a18:	bl	10e14 <euidaccess@plt>
   11a1c:	clz	r0, r0
   11a20:	lsr	r0, r0, #5
   11a24:	b	119e8 <__lxstat64@plt+0xb8c>
   11a28:	bl	112d0 <__lxstat64@plt+0x474>
   11a2c:	movw	r3, #33092	; 0x8144
   11a30:	movt	r3, #2
   11a34:	ldr	r3, [r3, #4]
   11a38:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a3c:	mov	r1, #2
   11a40:	ldr	r0, [r4, r3, lsl #2]
   11a44:	bl	10e14 <euidaccess@plt>
   11a48:	clz	r0, r0
   11a4c:	lsr	r0, r0, #5
   11a50:	b	119e8 <__lxstat64@plt+0xb8c>
   11a54:	bl	112d0 <__lxstat64@plt+0x474>
   11a58:	movw	r3, #33092	; 0x8144
   11a5c:	movt	r3, #2
   11a60:	ldr	r3, [r3, #4]
   11a64:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a68:	mov	r1, #1
   11a6c:	ldr	r0, [r4, r3, lsl #2]
   11a70:	bl	10e14 <euidaccess@plt>
   11a74:	clz	r0, r0
   11a78:	lsr	r0, r0, #5
   11a7c:	b	119e8 <__lxstat64@plt+0xb8c>
   11a80:	bl	112d0 <__lxstat64@plt+0x474>
   11a84:	movw	r3, #33092	; 0x8144
   11a88:	movt	r3, #2
   11a8c:	ldr	r3, [r3, #4]
   11a90:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a94:	mov	r2, sp
   11a98:	ldr	r1, [r4, r3, lsl #2]
   11a9c:	mov	r0, #3
   11aa0:	bl	10e2c <__xstat64@plt>
   11aa4:	cmp	r0, #0
   11aa8:	movne	r0, #0
   11aac:	bne	119e8 <__lxstat64@plt+0xb8c>
   11ab0:	ldr	r2, [sp, #72]	; 0x48
   11ab4:	ldr	r3, [sp, #80]	; 0x50
   11ab8:	cmp	r2, r3
   11abc:	movlt	r0, #1
   11ac0:	movge	r0, #0
   11ac4:	movgt	r3, #1
   11ac8:	movle	r3, #0
   11acc:	sub	r3, r0, r3
   11ad0:	ldr	r1, [sp, #84]	; 0x54
   11ad4:	ldr	r2, [sp, #76]	; 0x4c
   11ad8:	cmp	r1, r2
   11adc:	movgt	r0, #1
   11ae0:	movle	r0, #0
   11ae4:	movlt	r2, #1
   11ae8:	movge	r2, #0
   11aec:	sub	r0, r0, r2
   11af0:	add	r0, r0, r3, lsl #1
   11af4:	cmp	r0, #0
   11af8:	movle	r0, #0
   11afc:	movgt	r0, #1
   11b00:	b	119e8 <__lxstat64@plt+0xb8c>
   11b04:	bl	112d0 <__lxstat64@plt+0x474>
   11b08:	movw	r3, #33092	; 0x8144
   11b0c:	movt	r3, #2
   11b10:	ldr	r3, [r3, #4]
   11b14:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b18:	mov	r2, sp
   11b1c:	ldr	r1, [r4, r3, lsl #2]
   11b20:	mov	r0, #3
   11b24:	bl	10e2c <__xstat64@plt>
   11b28:	subs	r4, r0, #0
   11b2c:	movne	r0, #0
   11b30:	bne	119e8 <__lxstat64@plt+0xb8c>
   11b34:	bl	10d84 <__errno_location@plt>
   11b38:	mov	r5, r0
   11b3c:	mov	r3, #0
   11b40:	str	r3, [r0]
   11b44:	bl	10cb8 <geteuid@plt>
   11b48:	cmn	r0, #1
   11b4c:	beq	11b68 <__lxstat64@plt+0xd0c>
   11b50:	ldr	r4, [sp, #24]
   11b54:	cmp	r4, r0
   11b58:	movne	r4, #0
   11b5c:	moveq	r4, #1
   11b60:	and	r0, r4, #1
   11b64:	b	119e8 <__lxstat64@plt+0xb8c>
   11b68:	ldr	r3, [r5]
   11b6c:	cmp	r3, #0
   11b70:	bne	11b60 <__lxstat64@plt+0xd04>
   11b74:	b	11b50 <__lxstat64@plt+0xcf4>
   11b78:	bl	112d0 <__lxstat64@plt+0x474>
   11b7c:	movw	r3, #33092	; 0x8144
   11b80:	movt	r3, #2
   11b84:	ldr	r3, [r3, #4]
   11b88:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b8c:	mov	r2, sp
   11b90:	ldr	r1, [r4, r3, lsl #2]
   11b94:	mov	r0, #3
   11b98:	bl	10e2c <__xstat64@plt>
   11b9c:	subs	r4, r0, #0
   11ba0:	movne	r0, #0
   11ba4:	bne	119e8 <__lxstat64@plt+0xb8c>
   11ba8:	bl	10d84 <__errno_location@plt>
   11bac:	mov	r5, r0
   11bb0:	mov	r3, #0
   11bb4:	str	r3, [r0]
   11bb8:	bl	10cd0 <getegid@plt>
   11bbc:	cmn	r0, #1
   11bc0:	beq	11bdc <__lxstat64@plt+0xd80>
   11bc4:	ldr	r4, [sp, #28]
   11bc8:	cmp	r4, r0
   11bcc:	movne	r4, #0
   11bd0:	moveq	r4, #1
   11bd4:	and	r0, r4, #1
   11bd8:	b	119e8 <__lxstat64@plt+0xb8c>
   11bdc:	ldr	r3, [r5]
   11be0:	cmp	r3, #0
   11be4:	bne	11bd4 <__lxstat64@plt+0xd78>
   11be8:	b	11bc4 <__lxstat64@plt+0xd68>
   11bec:	bl	112d0 <__lxstat64@plt+0x474>
   11bf0:	movw	r3, #33092	; 0x8144
   11bf4:	movt	r3, #2
   11bf8:	ldr	r3, [r3, #4]
   11bfc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c00:	mov	r2, sp
   11c04:	ldr	r1, [r4, r3, lsl #2]
   11c08:	mov	r0, #3
   11c0c:	bl	10e2c <__xstat64@plt>
   11c10:	cmp	r0, #0
   11c14:	movne	r0, #0
   11c18:	bne	119e8 <__lxstat64@plt+0xb8c>
   11c1c:	ldr	r0, [sp, #16]
   11c20:	and	r0, r0, #61440	; 0xf000
   11c24:	cmp	r0, #32768	; 0x8000
   11c28:	movne	r0, #0
   11c2c:	moveq	r0, #1
   11c30:	b	119e8 <__lxstat64@plt+0xb8c>
   11c34:	bl	112d0 <__lxstat64@plt+0x474>
   11c38:	movw	r3, #33092	; 0x8144
   11c3c:	movt	r3, #2
   11c40:	ldr	r3, [r3, #4]
   11c44:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c48:	mov	r2, sp
   11c4c:	ldr	r1, [r4, r3, lsl #2]
   11c50:	mov	r0, #3
   11c54:	bl	10e2c <__xstat64@plt>
   11c58:	cmp	r0, #0
   11c5c:	movne	r0, #0
   11c60:	bne	119e8 <__lxstat64@plt+0xb8c>
   11c64:	ldr	r0, [sp, #16]
   11c68:	and	r0, r0, #61440	; 0xf000
   11c6c:	cmp	r0, #16384	; 0x4000
   11c70:	movne	r0, #0
   11c74:	moveq	r0, #1
   11c78:	b	119e8 <__lxstat64@plt+0xb8c>
   11c7c:	bl	112d0 <__lxstat64@plt+0x474>
   11c80:	movw	r3, #33092	; 0x8144
   11c84:	movt	r3, #2
   11c88:	ldr	r3, [r3, #4]
   11c8c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c90:	mov	r2, sp
   11c94:	ldr	r1, [r4, r3, lsl #2]
   11c98:	mov	r0, #3
   11c9c:	bl	10e2c <__xstat64@plt>
   11ca0:	cmp	r0, #0
   11ca4:	movne	r0, #0
   11ca8:	bne	119e8 <__lxstat64@plt+0xb8c>
   11cac:	ldrd	r2, [sp, #48]	; 0x30
   11cb0:	cmp	r2, #1
   11cb4:	sbcs	r3, r3, #0
   11cb8:	movge	r0, #1
   11cbc:	movlt	r0, #0
   11cc0:	b	119e8 <__lxstat64@plt+0xb8c>
   11cc4:	bl	112d0 <__lxstat64@plt+0x474>
   11cc8:	movw	r3, #33092	; 0x8144
   11ccc:	movt	r3, #2
   11cd0:	ldr	r3, [r3, #4]
   11cd4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cd8:	mov	r2, sp
   11cdc:	ldr	r1, [r4, r3, lsl #2]
   11ce0:	mov	r0, #3
   11ce4:	bl	10e2c <__xstat64@plt>
   11ce8:	cmp	r0, #0
   11cec:	movne	r0, #0
   11cf0:	bne	119e8 <__lxstat64@plt+0xb8c>
   11cf4:	ldr	r0, [sp, #16]
   11cf8:	and	r0, r0, #61440	; 0xf000
   11cfc:	cmp	r0, #49152	; 0xc000
   11d00:	movne	r0, #0
   11d04:	moveq	r0, #1
   11d08:	b	119e8 <__lxstat64@plt+0xb8c>
   11d0c:	bl	112d0 <__lxstat64@plt+0x474>
   11d10:	movw	r3, #33092	; 0x8144
   11d14:	movt	r3, #2
   11d18:	ldr	r3, [r3, #4]
   11d1c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d20:	mov	r2, sp
   11d24:	ldr	r1, [r4, r3, lsl #2]
   11d28:	mov	r0, #3
   11d2c:	bl	10e2c <__xstat64@plt>
   11d30:	cmp	r0, #0
   11d34:	movne	r0, #0
   11d38:	bne	119e8 <__lxstat64@plt+0xb8c>
   11d3c:	ldr	r0, [sp, #16]
   11d40:	and	r0, r0, #61440	; 0xf000
   11d44:	cmp	r0, #8192	; 0x2000
   11d48:	movne	r0, #0
   11d4c:	moveq	r0, #1
   11d50:	b	119e8 <__lxstat64@plt+0xb8c>
   11d54:	bl	112d0 <__lxstat64@plt+0x474>
   11d58:	movw	r3, #33092	; 0x8144
   11d5c:	movt	r3, #2
   11d60:	ldr	r3, [r3, #4]
   11d64:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d68:	mov	r2, sp
   11d6c:	ldr	r1, [r4, r3, lsl #2]
   11d70:	mov	r0, #3
   11d74:	bl	10e2c <__xstat64@plt>
   11d78:	cmp	r0, #0
   11d7c:	movne	r0, #0
   11d80:	bne	119e8 <__lxstat64@plt+0xb8c>
   11d84:	ldr	r0, [sp, #16]
   11d88:	and	r0, r0, #61440	; 0xf000
   11d8c:	cmp	r0, #24576	; 0x6000
   11d90:	movne	r0, #0
   11d94:	moveq	r0, #1
   11d98:	b	119e8 <__lxstat64@plt+0xb8c>
   11d9c:	bl	112d0 <__lxstat64@plt+0x474>
   11da0:	movw	r3, #33092	; 0x8144
   11da4:	movt	r3, #2
   11da8:	ldr	r3, [r3, #4]
   11dac:	sub	r3, r3, #-1073741823	; 0xc0000001
   11db0:	mov	r2, sp
   11db4:	ldr	r1, [r4, r3, lsl #2]
   11db8:	mov	r0, #3
   11dbc:	bl	10e2c <__xstat64@plt>
   11dc0:	cmp	r0, #0
   11dc4:	movne	r0, #0
   11dc8:	bne	119e8 <__lxstat64@plt+0xb8c>
   11dcc:	ldr	r0, [sp, #16]
   11dd0:	and	r0, r0, #61440	; 0xf000
   11dd4:	cmp	r0, #4096	; 0x1000
   11dd8:	movne	r0, #0
   11ddc:	moveq	r0, #1
   11de0:	b	119e8 <__lxstat64@plt+0xb8c>
   11de4:	bl	112d0 <__lxstat64@plt+0x474>
   11de8:	movw	r3, #33092	; 0x8144
   11dec:	movt	r3, #2
   11df0:	ldr	r3, [r3, #4]
   11df4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11df8:	mov	r2, sp
   11dfc:	ldr	r1, [r4, r3, lsl #2]
   11e00:	mov	r0, #3
   11e04:	bl	10e5c <__lxstat64@plt>
   11e08:	cmp	r0, #0
   11e0c:	movne	r0, #0
   11e10:	bne	119e8 <__lxstat64@plt+0xb8c>
   11e14:	ldr	r0, [sp, #16]
   11e18:	and	r0, r0, #61440	; 0xf000
   11e1c:	cmp	r0, #40960	; 0xa000
   11e20:	movne	r0, #0
   11e24:	moveq	r0, #1
   11e28:	b	119e8 <__lxstat64@plt+0xb8c>
   11e2c:	bl	112d0 <__lxstat64@plt+0x474>
   11e30:	movw	r3, #33092	; 0x8144
   11e34:	movt	r3, #2
   11e38:	ldr	r3, [r3, #4]
   11e3c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e40:	mov	r2, sp
   11e44:	ldr	r1, [r4, r3, lsl #2]
   11e48:	mov	r0, #3
   11e4c:	bl	10e2c <__xstat64@plt>
   11e50:	cmp	r0, #0
   11e54:	ldreq	r0, [sp, #16]
   11e58:	ubfxeq	r0, r0, #11, #1
   11e5c:	movne	r0, #0
   11e60:	b	119e8 <__lxstat64@plt+0xb8c>
   11e64:	bl	112d0 <__lxstat64@plt+0x474>
   11e68:	movw	r3, #33092	; 0x8144
   11e6c:	movt	r3, #2
   11e70:	ldr	r3, [r3, #4]
   11e74:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e78:	mov	r2, sp
   11e7c:	ldr	r1, [r4, r3, lsl #2]
   11e80:	mov	r0, #3
   11e84:	bl	10e2c <__xstat64@plt>
   11e88:	cmp	r0, #0
   11e8c:	ldreq	r0, [sp, #16]
   11e90:	ubfxeq	r0, r0, #10, #1
   11e94:	movne	r0, #0
   11e98:	b	119e8 <__lxstat64@plt+0xb8c>
   11e9c:	bl	112d0 <__lxstat64@plt+0x474>
   11ea0:	movw	r3, #33092	; 0x8144
   11ea4:	movt	r3, #2
   11ea8:	ldr	r3, [r3, #4]
   11eac:	sub	r3, r3, #-1073741823	; 0xc0000001
   11eb0:	mov	r2, sp
   11eb4:	ldr	r1, [r4, r3, lsl #2]
   11eb8:	mov	r0, #3
   11ebc:	bl	10e2c <__xstat64@plt>
   11ec0:	cmp	r0, #0
   11ec4:	ldreq	r0, [sp, #16]
   11ec8:	ubfxeq	r0, r0, #9, #1
   11ecc:	movne	r0, #0
   11ed0:	b	119e8 <__lxstat64@plt+0xb8c>
   11ed4:	bl	112d0 <__lxstat64@plt+0x474>
   11ed8:	movw	r3, #33092	; 0x8144
   11edc:	movt	r3, #2
   11ee0:	ldr	r3, [r3, #4]
   11ee4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ee8:	ldr	r0, [r4, r3, lsl #2]
   11eec:	bl	11160 <__lxstat64@plt+0x304>
   11ef0:	mov	r5, r0
   11ef4:	bl	10d84 <__errno_location@plt>
   11ef8:	mov	r4, r0
   11efc:	mov	r1, #0
   11f00:	str	r1, [r0]
   11f04:	mov	r2, #10
   11f08:	mov	r0, r5
   11f0c:	bl	10c34 <strtol@plt>
   11f10:	ldr	r2, [r4]
   11f14:	subs	r3, r2, #34	; 0x22
   11f18:	movne	r3, #1
   11f1c:	cmp	r0, #0
   11f20:	movlt	r3, #0
   11f24:	cmp	r3, #0
   11f28:	moveq	r0, #0
   11f2c:	beq	119e8 <__lxstat64@plt+0xb8c>
   11f30:	bl	10e38 <isatty@plt>
   11f34:	adds	r0, r0, #0
   11f38:	movne	r0, #1
   11f3c:	b	119e8 <__lxstat64@plt+0xb8c>
   11f40:	bl	112d0 <__lxstat64@plt+0x474>
   11f44:	movw	r3, #33092	; 0x8144
   11f48:	movt	r3, #2
   11f4c:	ldr	r3, [r3, #4]
   11f50:	sub	r3, r3, #-1073741823	; 0xc0000001
   11f54:	ldr	r3, [r4, r3, lsl #2]
   11f58:	ldrb	r0, [r3]
   11f5c:	adds	r0, r0, #0
   11f60:	movne	r0, #1
   11f64:	b	119e8 <__lxstat64@plt+0xb8c>
   11f68:	bl	112d0 <__lxstat64@plt+0x474>
   11f6c:	movw	r3, #33092	; 0x8144
   11f70:	movt	r3, #2
   11f74:	ldr	r3, [r3, #4]
   11f78:	sub	r3, r3, #-1073741823	; 0xc0000001
   11f7c:	ldr	r3, [r4, r3, lsl #2]
   11f80:	ldrb	r0, [r3]
   11f84:	clz	r0, r0
   11f88:	lsr	r0, r0, #5
   11f8c:	b	119e8 <__lxstat64@plt+0xb8c>
   11f90:	str	r4, [sp, #-8]!
   11f94:	str	lr, [sp, #4]
   11f98:	movw	r3, #33092	; 0x8144
   11f9c:	movt	r3, #2
   11fa0:	ldr	r2, [r3, #4]
   11fa4:	ldr	r3, [r3]
   11fa8:	ldr	r4, [r3, r2, lsl #2]
   11fac:	movw	r1, #27304	; 0x6aa8
   11fb0:	movt	r1, #1
   11fb4:	mov	r0, r4
   11fb8:	bl	10c28 <strcmp@plt>
   11fbc:	cmp	r0, #0
   11fc0:	beq	11ff8 <__lxstat64@plt+0x119c>
   11fc4:	ldrb	r3, [r4]
   11fc8:	cmp	r3, #45	; 0x2d
   11fcc:	bne	1200c <__lxstat64@plt+0x11b0>
   11fd0:	ldrb	r3, [r4, #1]
   11fd4:	cmp	r3, #0
   11fd8:	beq	1200c <__lxstat64@plt+0x11b0>
   11fdc:	ldrb	r3, [r4, #2]
   11fe0:	cmp	r3, #0
   11fe4:	bne	1200c <__lxstat64@plt+0x11b0>
   11fe8:	bl	11888 <__lxstat64@plt+0xa2c>
   11fec:	ldr	r4, [sp]
   11ff0:	add	sp, sp, #4
   11ff4:	pop	{pc}		; (ldr pc, [sp], #4)
   11ff8:	bl	11294 <__lxstat64@plt+0x438>
   11ffc:	bl	10f58 <__lxstat64@plt+0xfc>
   12000:	eor	r0, r0, #1
   12004:	uxtb	r0, r0
   12008:	b	11fec <__lxstat64@plt+0x1190>
   1200c:	bl	1124c <__lxstat64@plt+0x3f0>
   12010:	strd	r4, [sp, #-16]!
   12014:	str	r6, [sp, #8]
   12018:	str	lr, [sp, #12]
   1201c:	sub	r3, r0, #1
   12020:	cmp	r3, #3
   12024:	ldrls	pc, [pc, r3, lsl #2]
   12028:	b	12128 <__lxstat64@plt+0x12cc>
   1202c:	andeq	r2, r1, ip, lsr r0
   12030:	andeq	r2, r1, r8, asr #32
   12034:	andeq	r2, r1, r4, asr r0
   12038:	andeq	r2, r1, r0, rrx
   1203c:	bl	10f58 <__lxstat64@plt+0xfc>
   12040:	mov	r4, r0
   12044:	b	120e4 <__lxstat64@plt+0x1288>
   12048:	bl	11f90 <__lxstat64@plt+0x1134>
   1204c:	mov	r4, r0
   12050:	b	120e4 <__lxstat64@plt+0x1288>
   12054:	bl	124ac <__lxstat64@plt+0x1650>
   12058:	mov	r4, r0
   1205c:	b	120e4 <__lxstat64@plt+0x1288>
   12060:	movw	r3, #33092	; 0x8144
   12064:	movt	r3, #2
   12068:	ldr	r4, [r3]
   1206c:	ldr	r3, [r3, #4]
   12070:	lsl	r6, r3, #2
   12074:	ldr	r5, [r4, r3, lsl #2]
   12078:	movw	r1, #27304	; 0x6aa8
   1207c:	movt	r1, #1
   12080:	mov	r0, r5
   12084:	bl	10c28 <strcmp@plt>
   12088:	cmp	r0, #0
   1208c:	beq	120f8 <__lxstat64@plt+0x129c>
   12090:	movw	r1, #27308	; 0x6aac
   12094:	movt	r1, #1
   12098:	mov	r0, r5
   1209c:	bl	10c28 <strcmp@plt>
   120a0:	cmp	r0, #0
   120a4:	bne	120c4 <__lxstat64@plt+0x1268>
   120a8:	add	r4, r4, r6
   120ac:	movw	r1, #27312	; 0x6ab0
   120b0:	movt	r1, #1
   120b4:	ldr	r0, [r4, #12]
   120b8:	bl	10c28 <strcmp@plt>
   120bc:	cmp	r0, #0
   120c0:	beq	12110 <__lxstat64@plt+0x12b4>
   120c4:	movw	r3, #33092	; 0x8144
   120c8:	movt	r3, #2
   120cc:	ldr	r2, [r3, #4]
   120d0:	ldr	r3, [r3, #8]
   120d4:	cmp	r2, r3
   120d8:	bge	12134 <__lxstat64@plt+0x12d8>
   120dc:	bl	12138 <__lxstat64@plt+0x12dc>
   120e0:	mov	r4, r0
   120e4:	mov	r0, r4
   120e8:	ldrd	r4, [sp]
   120ec:	ldr	r6, [sp, #8]
   120f0:	add	sp, sp, #12
   120f4:	pop	{pc}		; (ldr pc, [sp], #4)
   120f8:	mov	r0, #1
   120fc:	bl	11294 <__lxstat64@plt+0x438>
   12100:	bl	124ac <__lxstat64@plt+0x1650>
   12104:	eor	r0, r0, #1
   12108:	uxtb	r4, r0
   1210c:	b	120e4 <__lxstat64@plt+0x1288>
   12110:	bl	11294 <__lxstat64@plt+0x438>
   12114:	bl	11f90 <__lxstat64@plt+0x1134>
   12118:	mov	r4, r0
   1211c:	mov	r0, #0
   12120:	bl	11294 <__lxstat64@plt+0x438>
   12124:	b	120e4 <__lxstat64@plt+0x1288>
   12128:	cmp	r0, #0
   1212c:	bgt	120c4 <__lxstat64@plt+0x1268>
   12130:	bl	10e50 <abort@plt>
   12134:	bl	1124c <__lxstat64@plt+0x3f0>
   12138:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1213c:	strd	r6, [sp, #8]
   12140:	strd	r8, [sp, #16]
   12144:	strd	sl, [sp, #24]
   12148:	str	lr, [sp, #32]
   1214c:	sub	sp, sp, #20
   12150:	mov	r3, #0
   12154:	str	r3, [sp]
   12158:	movw	r4, #33092	; 0x8144
   1215c:	movt	r4, #2
   12160:	movw	r3, #27312	; 0x6ab0
   12164:	movt	r3, #1
   12168:	str	r3, [sp, #4]
   1216c:	movw	r3, #27220	; 0x6a54
   12170:	movt	r3, #1
   12174:	str	r3, [sp, #8]
   12178:	movw	r3, #27352	; 0x6ad8
   1217c:	movt	r3, #1
   12180:	str	r3, [sp, #12]
   12184:	b	12420 <__lxstat64@plt+0x15c4>
   12188:	bl	1124c <__lxstat64@plt+0x3f0>
   1218c:	sub	r6, r8, r7
   12190:	mov	r0, r6
   12194:	bl	12010 <__lxstat64@plt+0x11b4>
   12198:	mov	r6, r0
   1219c:	ldr	r2, [r4, #4]
   121a0:	ldr	r3, [r4]
   121a4:	ldr	r3, [r3, r2, lsl #2]
   121a8:	cmp	r3, #0
   121ac:	beq	121dc <__lxstat64@plt+0x1380>
   121b0:	ldrb	r2, [r3]
   121b4:	cmp	r2, #41	; 0x29
   121b8:	bne	1220c <__lxstat64@plt+0x13b0>
   121bc:	ldrb	r3, [r3, #1]
   121c0:	cmp	r3, #0
   121c4:	bne	1220c <__lxstat64@plt+0x13b0>
   121c8:	mov	r0, #0
   121cc:	bl	11294 <__lxstat64@plt+0x438>
   121d0:	b	122ac <__lxstat64@plt+0x1450>
   121d4:	mov	r6, #1
   121d8:	b	12190 <__lxstat64@plt+0x1334>
   121dc:	mov	r2, #5
   121e0:	movw	r1, #27316	; 0x6ab4
   121e4:	movt	r1, #1
   121e8:	mov	r0, #0
   121ec:	bl	10c94 <dcgettext@plt>
   121f0:	mov	r4, r0
   121f4:	movw	r0, #27312	; 0x6ab0
   121f8:	movt	r0, #1
   121fc:	bl	151f0 <__lxstat64@plt+0x4394>
   12200:	mov	r1, r0
   12204:	mov	r0, r4
   12208:	bl	11134 <__lxstat64@plt+0x2d8>
   1220c:	mov	r2, #5
   12210:	movw	r1, #27328	; 0x6ac0
   12214:	movt	r1, #1
   12218:	mov	r0, #0
   1221c:	bl	10c94 <dcgettext@plt>
   12220:	mov	r4, r0
   12224:	movw	r1, #27312	; 0x6ab0
   12228:	movt	r1, #1
   1222c:	mov	r0, #0
   12230:	bl	151d4 <__lxstat64@plt+0x4378>
   12234:	mov	r5, r0
   12238:	movw	r3, #33092	; 0x8144
   1223c:	movt	r3, #2
   12240:	ldr	r2, [r3, #4]
   12244:	ldr	r3, [r3]
   12248:	ldr	r1, [r3, r2, lsl #2]
   1224c:	mov	r0, #1
   12250:	bl	151d4 <__lxstat64@plt+0x4378>
   12254:	mov	r2, r0
   12258:	mov	r1, r5
   1225c:	mov	r0, r4
   12260:	bl	11134 <__lxstat64@plt+0x2d8>
   12264:	mov	r0, #1
   12268:	bl	11300 <__lxstat64@plt+0x4a4>
   1226c:	mov	r6, r0
   12270:	b	122ac <__lxstat64@plt+0x1450>
   12274:	cmp	r8, #3
   12278:	beq	12398 <__lxstat64@plt+0x153c>
   1227c:	cmp	r6, #45	; 0x2d
   12280:	bne	1229c <__lxstat64@plt+0x1440>
   12284:	ldrb	r3, [r7, #1]
   12288:	cmp	r3, #0
   1228c:	beq	1229c <__lxstat64@plt+0x1440>
   12290:	ldrb	r3, [r7, #2]
   12294:	cmp	r3, #0
   12298:	beq	123bc <__lxstat64@plt+0x1560>
   1229c:	adds	r6, r6, #0
   122a0:	movne	r6, #1
   122a4:	mov	r0, #0
   122a8:	bl	11294 <__lxstat64@plt+0x438>
   122ac:	cmp	r6, r9
   122b0:	moveq	sl, #0
   122b4:	andne	sl, sl, #1
   122b8:	ldr	r3, [r4, #4]
   122bc:	ldr	r2, [r4, #8]
   122c0:	cmp	r3, r2
   122c4:	bge	123c8 <__lxstat64@plt+0x156c>
   122c8:	ldr	r2, [r4]
   122cc:	ldr	r5, [r2, r3, lsl #2]
   122d0:	ldr	r1, [sp, #12]
   122d4:	mov	r0, r5
   122d8:	bl	10c28 <strcmp@plt>
   122dc:	cmp	r0, #0
   122e0:	bne	123f4 <__lxstat64@plt+0x1598>
   122e4:	bl	11294 <__lxstat64@plt+0x438>
   122e8:	ldr	r3, [r4, #4]
   122ec:	ldr	r8, [r4, #8]
   122f0:	cmp	r8, r3
   122f4:	ble	12188 <__lxstat64@plt+0x132c>
   122f8:	ldr	r5, [r4]
   122fc:	ldr	r2, [r5, r3, lsl #2]
   12300:	ldrb	r1, [r2]
   12304:	cmp	r1, #33	; 0x21
   12308:	bne	12428 <__lxstat64@plt+0x15cc>
   1230c:	ldrb	r2, [r2, #1]
   12310:	cmp	r2, #0
   12314:	bne	124a4 <__lxstat64@plt+0x1648>
   12318:	mov	r9, #0
   1231c:	mov	r6, #1
   12320:	mov	r0, r6
   12324:	bl	11294 <__lxstat64@plt+0x438>
   12328:	eor	r9, r9, #1
   1232c:	ldr	r3, [r4, #4]
   12330:	cmp	r8, r3
   12334:	ble	12188 <__lxstat64@plt+0x132c>
   12338:	ldr	r2, [r5, r3, lsl #2]
   1233c:	ldrb	r1, [r2]
   12340:	cmp	r1, #33	; 0x21
   12344:	bne	1242c <__lxstat64@plt+0x15d0>
   12348:	ldrb	r2, [r2, #1]
   1234c:	cmp	r2, #0
   12350:	beq	12320 <__lxstat64@plt+0x14c4>
   12354:	ldr	r5, [r4]
   12358:	lsl	fp, r3, #2
   1235c:	ldr	r7, [r5, r3, lsl #2]
   12360:	ldrb	r6, [r7]
   12364:	sub	r8, r8, r3
   12368:	cmp	r8, #3
   1236c:	ble	12274 <__lxstat64@plt+0x1418>
   12370:	ldr	r1, [sp, #8]
   12374:	mov	r0, r7
   12378:	bl	10c28 <strcmp@plt>
   1237c:	cmp	r0, #0
   12380:	bne	12398 <__lxstat64@plt+0x153c>
   12384:	add	r3, r5, fp
   12388:	ldr	r0, [r3, #8]
   1238c:	bl	10f84 <__lxstat64@plt+0x128>
   12390:	cmp	r0, #0
   12394:	bne	12264 <__lxstat64@plt+0x1408>
   12398:	add	r5, r5, fp
   1239c:	ldr	r0, [r5, #4]
   123a0:	bl	10f84 <__lxstat64@plt+0x128>
   123a4:	cmp	r0, #0
   123a8:	beq	1227c <__lxstat64@plt+0x1420>
   123ac:	mov	r0, #0
   123b0:	bl	11300 <__lxstat64@plt+0x4a4>
   123b4:	mov	r6, r0
   123b8:	b	122ac <__lxstat64@plt+0x1450>
   123bc:	bl	11888 <__lxstat64@plt+0xa2c>
   123c0:	mov	r6, r0
   123c4:	b	122ac <__lxstat64@plt+0x1450>
   123c8:	ldr	r3, [sp]
   123cc:	orr	r3, r3, sl
   123d0:	str	r3, [sp]
   123d4:	ldr	r0, [sp]
   123d8:	add	sp, sp, #20
   123dc:	ldrd	r4, [sp]
   123e0:	ldrd	r6, [sp, #8]
   123e4:	ldrd	r8, [sp, #16]
   123e8:	ldrd	sl, [sp, #24]
   123ec:	add	sp, sp, #32
   123f0:	pop	{pc}		; (ldr pc, [sp], #4)
   123f4:	ldr	r3, [sp]
   123f8:	orr	r3, r3, sl
   123fc:	str	r3, [sp]
   12400:	movw	r1, #27356	; 0x6adc
   12404:	movt	r1, #1
   12408:	mov	r0, r5
   1240c:	bl	10c28 <strcmp@plt>
   12410:	cmp	r0, #0
   12414:	bne	123d4 <__lxstat64@plt+0x1578>
   12418:	mov	r0, #0
   1241c:	bl	11294 <__lxstat64@plt+0x438>
   12420:	mov	sl, #1
   12424:	b	122e8 <__lxstat64@plt+0x148c>
   12428:	mov	r9, #0
   1242c:	ldr	r5, [r4]
   12430:	lsl	fp, r3, #2
   12434:	ldr	r7, [r5, r3, lsl #2]
   12438:	ldrb	r6, [r7]
   1243c:	cmp	r6, #40	; 0x28
   12440:	bne	12364 <__lxstat64@plt+0x1508>
   12444:	ldrb	r2, [r7, #1]
   12448:	cmp	r2, #0
   1244c:	bne	12364 <__lxstat64@plt+0x1508>
   12450:	mov	r0, #1
   12454:	bl	11294 <__lxstat64@plt+0x438>
   12458:	ldr	r7, [r4, #4]
   1245c:	add	r3, r7, #1
   12460:	cmp	r8, r3
   12464:	ble	121d4 <__lxstat64@plt+0x1378>
   12468:	add	r5, r5, r7, lsl #2
   1246c:	sub	fp, r8, r7
   12470:	mov	r6, #1
   12474:	ldr	r1, [sp, #4]
   12478:	ldr	r0, [r5, #4]!
   1247c:	bl	10c28 <strcmp@plt>
   12480:	cmp	r0, #0
   12484:	beq	12190 <__lxstat64@plt+0x1334>
   12488:	cmp	r6, #4
   1248c:	beq	1218c <__lxstat64@plt+0x1330>
   12490:	add	r6, r6, #1
   12494:	cmp	r6, fp
   12498:	bne	12474 <__lxstat64@plt+0x1618>
   1249c:	mov	r6, fp
   124a0:	b	12190 <__lxstat64@plt+0x1334>
   124a4:	mov	r9, #0
   124a8:	b	12354 <__lxstat64@plt+0x14f8>
   124ac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   124b0:	strd	r6, [sp, #8]
   124b4:	strd	r8, [sp, #16]
   124b8:	str	sl, [sp, #24]
   124bc:	str	lr, [sp, #28]
   124c0:	movw	r3, #33092	; 0x8144
   124c4:	movt	r3, #2
   124c8:	ldr	r5, [r3]
   124cc:	ldr	r7, [r3, #4]
   124d0:	add	r4, r7, #1
   124d4:	ldr	r6, [r5, r4, lsl #2]
   124d8:	mov	r0, r6
   124dc:	bl	10f84 <__lxstat64@plt+0x128>
   124e0:	cmp	r0, #0
   124e4:	bne	125a8 <__lxstat64@plt+0x174c>
   124e8:	lsl	r8, r4, #2
   124ec:	add	r3, r5, r8
   124f0:	ldr	r9, [r3, #-4]
   124f4:	movw	r1, #27304	; 0x6aa8
   124f8:	movt	r1, #1
   124fc:	mov	r0, r9
   12500:	bl	10c28 <strcmp@plt>
   12504:	cmp	r0, #0
   12508:	beq	125b8 <__lxstat64@plt+0x175c>
   1250c:	movw	r1, #27308	; 0x6aac
   12510:	movt	r1, #1
   12514:	mov	r0, r9
   12518:	bl	10c28 <strcmp@plt>
   1251c:	cmp	r0, #0
   12520:	bne	12540 <__lxstat64@plt+0x16e4>
   12524:	add	r8, r5, r8
   12528:	movw	r1, #27312	; 0x6ab0
   1252c:	movt	r1, #1
   12530:	ldr	r0, [r8, #4]
   12534:	bl	10c28 <strcmp@plt>
   12538:	cmp	r0, #0
   1253c:	beq	125d0 <__lxstat64@plt+0x1774>
   12540:	movw	r1, #27352	; 0x6ad8
   12544:	movt	r1, #1
   12548:	mov	r0, r6
   1254c:	bl	10c28 <strcmp@plt>
   12550:	cmp	r0, #0
   12554:	beq	12570 <__lxstat64@plt+0x1714>
   12558:	movw	r1, #27356	; 0x6adc
   1255c:	movt	r1, #1
   12560:	mov	r0, r6
   12564:	bl	10c28 <strcmp@plt>
   12568:	cmp	r0, #0
   1256c:	bne	125ec <__lxstat64@plt+0x1790>
   12570:	movw	r3, #33092	; 0x8144
   12574:	movt	r3, #2
   12578:	ldr	r3, [r3, #8]
   1257c:	cmp	r7, r3
   12580:	bge	125e8 <__lxstat64@plt+0x178c>
   12584:	bl	12138 <__lxstat64@plt+0x12dc>
   12588:	mov	r4, r0
   1258c:	mov	r0, r4
   12590:	ldrd	r4, [sp]
   12594:	ldrd	r6, [sp, #8]
   12598:	ldrd	r8, [sp, #16]
   1259c:	ldr	sl, [sp, #24]
   125a0:	add	sp, sp, #28
   125a4:	pop	{pc}		; (ldr pc, [sp], #4)
   125a8:	mov	r0, #0
   125ac:	bl	11300 <__lxstat64@plt+0x4a4>
   125b0:	mov	r4, r0
   125b4:	b	1258c <__lxstat64@plt+0x1730>
   125b8:	mov	r0, #1
   125bc:	bl	11294 <__lxstat64@plt+0x438>
   125c0:	bl	11f90 <__lxstat64@plt+0x1134>
   125c4:	eor	r0, r0, #1
   125c8:	uxtb	r4, r0
   125cc:	b	1258c <__lxstat64@plt+0x1730>
   125d0:	bl	11294 <__lxstat64@plt+0x438>
   125d4:	bl	10f58 <__lxstat64@plt+0xfc>
   125d8:	mov	r4, r0
   125dc:	mov	r0, #0
   125e0:	bl	11294 <__lxstat64@plt+0x438>
   125e4:	b	1258c <__lxstat64@plt+0x1730>
   125e8:	bl	1124c <__lxstat64@plt+0x3f0>
   125ec:	mov	r2, #5
   125f0:	movw	r1, #27360	; 0x6ae0
   125f4:	movt	r1, #1
   125f8:	mov	r0, #0
   125fc:	bl	10c94 <dcgettext@plt>
   12600:	mov	r6, r0
   12604:	ldr	r0, [r5, r4, lsl #2]
   12608:	bl	151f0 <__lxstat64@plt+0x4394>
   1260c:	mov	r1, r0
   12610:	mov	r0, r6
   12614:	bl	11134 <__lxstat64@plt+0x2d8>
   12618:	push	{lr}		; (str lr, [sp, #-4]!)
   1261c:	sub	sp, sp, #60	; 0x3c
   12620:	subs	r5, r0, #0
   12624:	beq	1266c <__lxstat64@plt+0x1810>
   12628:	movw	r3, #33080	; 0x8138
   1262c:	movt	r3, #2
   12630:	ldr	r4, [r3]
   12634:	mov	r2, #5
   12638:	movw	r1, #27392	; 0x6b00
   1263c:	movt	r1, #1
   12640:	mov	r0, #0
   12644:	bl	10c94 <dcgettext@plt>
   12648:	movw	r3, #33112	; 0x8158
   1264c:	movt	r3, #2
   12650:	ldr	r3, [r3]
   12654:	mov	r2, r0
   12658:	mov	r1, #1
   1265c:	mov	r0, r4
   12660:	bl	10dcc <__fprintf_chk@plt>
   12664:	mov	r0, r5
   12668:	bl	10d6c <exit@plt>
   1266c:	mov	r2, #5
   12670:	movw	r1, #27432	; 0x6b28
   12674:	movt	r1, #1
   12678:	mov	r0, #0
   1267c:	bl	10c94 <dcgettext@plt>
   12680:	movw	r4, #33084	; 0x813c
   12684:	movt	r4, #2
   12688:	ldr	r1, [r4]
   1268c:	bl	10c10 <fputs_unlocked@plt>
   12690:	mov	r2, #5
   12694:	movw	r1, #27520	; 0x6b80
   12698:	movt	r1, #1
   1269c:	mov	r0, #0
   126a0:	bl	10c94 <dcgettext@plt>
   126a4:	ldr	r1, [r4]
   126a8:	bl	10c10 <fputs_unlocked@plt>
   126ac:	mov	r2, #5
   126b0:	movw	r1, #27572	; 0x6bb4
   126b4:	movt	r1, #1
   126b8:	mov	r0, #0
   126bc:	bl	10c94 <dcgettext@plt>
   126c0:	ldr	r1, [r4]
   126c4:	bl	10c10 <fputs_unlocked@plt>
   126c8:	mov	r2, #5
   126cc:	movw	r1, #27620	; 0x6be4
   126d0:	movt	r1, #1
   126d4:	mov	r0, #0
   126d8:	bl	10c94 <dcgettext@plt>
   126dc:	ldr	r1, [r4]
   126e0:	bl	10c10 <fputs_unlocked@plt>
   126e4:	mov	r2, #5
   126e8:	movw	r1, #27676	; 0x6c1c
   126ec:	movt	r1, #1
   126f0:	mov	r0, #0
   126f4:	bl	10c94 <dcgettext@plt>
   126f8:	ldr	r1, [r4]
   126fc:	bl	10c10 <fputs_unlocked@plt>
   12700:	mov	r2, #5
   12704:	movw	r1, #27796	; 0x6c94
   12708:	movt	r1, #1
   1270c:	mov	r0, #0
   12710:	bl	10c94 <dcgettext@plt>
   12714:	ldr	r1, [r4]
   12718:	bl	10c10 <fputs_unlocked@plt>
   1271c:	mov	r2, #5
   12720:	movw	r1, #28048	; 0x6d90
   12724:	movt	r1, #1
   12728:	mov	r0, #0
   1272c:	bl	10c94 <dcgettext@plt>
   12730:	ldr	r1, [r4]
   12734:	bl	10c10 <fputs_unlocked@plt>
   12738:	mov	r2, #5
   1273c:	movw	r1, #28300	; 0x6e8c
   12740:	movt	r1, #1
   12744:	mov	r0, #0
   12748:	bl	10c94 <dcgettext@plt>
   1274c:	ldr	r1, [r4]
   12750:	bl	10c10 <fputs_unlocked@plt>
   12754:	mov	r2, #5
   12758:	movw	r1, #28676	; 0x7004
   1275c:	movt	r1, #1
   12760:	mov	r0, #0
   12764:	bl	10c94 <dcgettext@plt>
   12768:	ldr	r1, [r4]
   1276c:	bl	10c10 <fputs_unlocked@plt>
   12770:	mov	r2, #5
   12774:	movw	r1, #28868	; 0x70c4
   12778:	movt	r1, #1
   1277c:	mov	r0, #0
   12780:	bl	10c94 <dcgettext@plt>
   12784:	ldr	r1, [r4]
   12788:	bl	10c10 <fputs_unlocked@plt>
   1278c:	mov	r2, #5
   12790:	movw	r1, #29040	; 0x7170
   12794:	movt	r1, #1
   12798:	mov	r0, #0
   1279c:	bl	10c94 <dcgettext@plt>
   127a0:	ldr	r1, [r4]
   127a4:	bl	10c10 <fputs_unlocked@plt>
   127a8:	mov	r2, #5
   127ac:	movw	r1, #29316	; 0x7284
   127b0:	movt	r1, #1
   127b4:	mov	r0, #0
   127b8:	bl	10c94 <dcgettext@plt>
   127bc:	ldr	r1, [r4]
   127c0:	bl	10c10 <fputs_unlocked@plt>
   127c4:	mov	r2, #5
   127c8:	movw	r1, #29676	; 0x73ec
   127cc:	movt	r1, #1
   127d0:	mov	r0, #0
   127d4:	bl	10c94 <dcgettext@plt>
   127d8:	ldr	r1, [r4]
   127dc:	bl	10c10 <fputs_unlocked@plt>
   127e0:	mov	r2, #5
   127e4:	movw	r1, #29964	; 0x750c
   127e8:	movt	r1, #1
   127ec:	mov	r0, #0
   127f0:	bl	10c94 <dcgettext@plt>
   127f4:	ldr	r1, [r4]
   127f8:	bl	10c10 <fputs_unlocked@plt>
   127fc:	mov	r2, #5
   12800:	movw	r1, #30192	; 0x75f0
   12804:	movt	r1, #1
   12808:	mov	r0, #0
   1280c:	bl	10c94 <dcgettext@plt>
   12810:	ldr	r1, [r4]
   12814:	bl	10c10 <fputs_unlocked@plt>
   12818:	mov	r2, #5
   1281c:	movw	r1, #30316	; 0x766c
   12820:	movt	r1, #1
   12824:	mov	r0, #0
   12828:	bl	10c94 <dcgettext@plt>
   1282c:	ldr	r1, [r4]
   12830:	bl	10c10 <fputs_unlocked@plt>
   12834:	mov	r2, #5
   12838:	movw	r1, #30452	; 0x76f4
   1283c:	movt	r1, #1
   12840:	mov	r0, #0
   12844:	bl	10c94 <dcgettext@plt>
   12848:	mov	r4, r0
   1284c:	mov	r2, #5
   12850:	movw	r1, #30644	; 0x77b4
   12854:	movt	r1, #1
   12858:	mov	r0, #0
   1285c:	bl	10c94 <dcgettext@plt>
   12860:	mov	r2, r0
   12864:	mov	r1, r4
   12868:	mov	r0, #1
   1286c:	bl	10db4 <__printf_chk@plt>
   12870:	movw	r0, #27024	; 0x6990
   12874:	movt	r0, #1
   12878:	ldr	r1, [r0]
   1287c:	ldr	r3, [r0, #4]
   12880:	str	r1, [sp]
   12884:	str	r3, [sp, #4]
   12888:	ldrd	r2, [r0, #8]
   1288c:	strd	r2, [sp, #8]
   12890:	ldrd	r2, [r0, #16]
   12894:	strd	r2, [sp, #16]
   12898:	ldrd	r2, [r0, #24]
   1289c:	strd	r2, [sp, #24]
   128a0:	ldrd	r2, [r0, #32]
   128a4:	strd	r2, [sp, #32]
   128a8:	ldrd	r2, [r0, #40]	; 0x28
   128ac:	strd	r2, [sp, #40]	; 0x28
   128b0:	ldrd	r2, [r0, #48]	; 0x30
   128b4:	strd	r2, [sp, #48]	; 0x30
   128b8:	cmp	r1, #0
   128bc:	moveq	r4, sp
   128c0:	beq	128ec <__lxstat64@plt+0x1a90>
   128c4:	mov	r4, sp
   128c8:	movw	r6, #30656	; 0x77c0
   128cc:	movt	r6, #1
   128d0:	mov	r0, r6
   128d4:	bl	10c28 <strcmp@plt>
   128d8:	cmp	r0, #0
   128dc:	beq	128ec <__lxstat64@plt+0x1a90>
   128e0:	ldr	r1, [r4, #8]!
   128e4:	cmp	r1, #0
   128e8:	bne	128d0 <__lxstat64@plt+0x1a74>
   128ec:	ldr	r4, [r4, #4]
   128f0:	cmp	r4, #0
   128f4:	beq	12a50 <__lxstat64@plt+0x1bf4>
   128f8:	mov	r2, #5
   128fc:	movw	r1, #30660	; 0x77c4
   12900:	movt	r1, #1
   12904:	mov	r0, #0
   12908:	bl	10c94 <dcgettext@plt>
   1290c:	movw	r3, #30684	; 0x77dc
   12910:	movt	r3, #1
   12914:	movw	r2, #30724	; 0x7804
   12918:	movt	r2, #1
   1291c:	mov	r1, r0
   12920:	mov	r0, #1
   12924:	bl	10db4 <__printf_chk@plt>
   12928:	mov	r1, #0
   1292c:	mov	r0, #5
   12930:	bl	10df0 <setlocale@plt>
   12934:	cmp	r0, #0
   12938:	beq	12954 <__lxstat64@plt+0x1af8>
   1293c:	mov	r2, #3
   12940:	movw	r1, #30740	; 0x7814
   12944:	movt	r1, #1
   12948:	bl	10e44 <strncmp@plt>
   1294c:	cmp	r0, #0
   12950:	bne	129d0 <__lxstat64@plt+0x1b74>
   12954:	mov	r2, #5
   12958:	movw	r1, #30816	; 0x7860
   1295c:	movt	r1, #1
   12960:	mov	r0, #0
   12964:	bl	10c94 <dcgettext@plt>
   12968:	movw	r6, #30656	; 0x77c0
   1296c:	movt	r6, #1
   12970:	mov	r3, r6
   12974:	movw	r2, #30684	; 0x77dc
   12978:	movt	r2, #1
   1297c:	mov	r1, r0
   12980:	mov	r0, #1
   12984:	bl	10db4 <__printf_chk@plt>
   12988:	mov	r2, #5
   1298c:	movw	r1, #30844	; 0x787c
   12990:	movt	r1, #1
   12994:	mov	r0, #0
   12998:	bl	10c94 <dcgettext@plt>
   1299c:	mov	r1, r0
   129a0:	movw	r2, #31020	; 0x792c
   129a4:	movt	r2, #1
   129a8:	movw	r3, #27568	; 0x6bb0
   129ac:	movt	r3, #1
   129b0:	cmp	r4, r6
   129b4:	moveq	r3, r2
   129b8:	mov	r2, r4
   129bc:	mov	r0, #1
   129c0:	bl	10db4 <__printf_chk@plt>
   129c4:	b	12664 <__lxstat64@plt+0x1808>
   129c8:	movw	r4, #30656	; 0x77c0
   129cc:	movt	r4, #1
   129d0:	mov	r2, #5
   129d4:	movw	r1, #30744	; 0x7818
   129d8:	movt	r1, #1
   129dc:	mov	r0, #0
   129e0:	bl	10c94 <dcgettext@plt>
   129e4:	movw	r3, #33084	; 0x813c
   129e8:	movt	r3, #2
   129ec:	ldr	r1, [r3]
   129f0:	bl	10c10 <fputs_unlocked@plt>
   129f4:	b	12954 <__lxstat64@plt+0x1af8>
   129f8:	mov	r2, #5
   129fc:	movw	r1, #30816	; 0x7860
   12a00:	movt	r1, #1
   12a04:	mov	r0, #0
   12a08:	bl	10c94 <dcgettext@plt>
   12a0c:	movw	r4, #30656	; 0x77c0
   12a10:	movt	r4, #1
   12a14:	mov	r3, r4
   12a18:	movw	r2, #30684	; 0x77dc
   12a1c:	movt	r2, #1
   12a20:	mov	r1, r0
   12a24:	mov	r0, #1
   12a28:	bl	10db4 <__printf_chk@plt>
   12a2c:	mov	r2, #5
   12a30:	movw	r1, #30844	; 0x787c
   12a34:	movt	r1, #1
   12a38:	mov	r0, #0
   12a3c:	bl	10c94 <dcgettext@plt>
   12a40:	mov	r1, r0
   12a44:	movw	r3, #31020	; 0x792c
   12a48:	movt	r3, #1
   12a4c:	b	129b8 <__lxstat64@plt+0x1b5c>
   12a50:	mov	r2, #5
   12a54:	movw	r1, #30660	; 0x77c4
   12a58:	movt	r1, #1
   12a5c:	mov	r0, #0
   12a60:	bl	10c94 <dcgettext@plt>
   12a64:	movw	r3, #30684	; 0x77dc
   12a68:	movt	r3, #1
   12a6c:	movw	r2, #30724	; 0x7804
   12a70:	movt	r2, #1
   12a74:	mov	r1, r0
   12a78:	mov	r0, #1
   12a7c:	bl	10db4 <__printf_chk@plt>
   12a80:	mov	r1, #0
   12a84:	mov	r0, #5
   12a88:	bl	10df0 <setlocale@plt>
   12a8c:	cmp	r0, #0
   12a90:	beq	129f8 <__lxstat64@plt+0x1b9c>
   12a94:	mov	r2, #3
   12a98:	movw	r1, #30740	; 0x7814
   12a9c:	movt	r1, #1
   12aa0:	bl	10e44 <strncmp@plt>
   12aa4:	cmp	r0, #0
   12aa8:	bne	129c8 <__lxstat64@plt+0x1b6c>
   12aac:	mov	r2, #5
   12ab0:	movw	r1, #30816	; 0x7860
   12ab4:	movt	r1, #1
   12ab8:	mov	r0, #0
   12abc:	bl	10c94 <dcgettext@plt>
   12ac0:	movw	r4, #30656	; 0x77c0
   12ac4:	movt	r4, #1
   12ac8:	mov	r3, r4
   12acc:	movw	r2, #30684	; 0x77dc
   12ad0:	movt	r2, #1
   12ad4:	mov	r1, r0
   12ad8:	mov	r0, #1
   12adc:	bl	10db4 <__printf_chk@plt>
   12ae0:	mov	r2, #5
   12ae4:	movw	r1, #30844	; 0x787c
   12ae8:	movt	r1, #1
   12aec:	mov	r0, #0
   12af0:	bl	10c94 <dcgettext@plt>
   12af4:	mov	r1, r0
   12af8:	movw	r3, #31020	; 0x792c
   12afc:	movt	r3, #1
   12b00:	b	129b8 <__lxstat64@plt+0x1b5c>
   12b04:	strd	r4, [sp, #-16]!
   12b08:	str	r6, [sp, #8]
   12b0c:	str	lr, [sp, #12]
   12b10:	sub	sp, sp, #16
   12b14:	mov	r4, r0
   12b18:	mov	r6, r1
   12b1c:	ldr	r0, [r1]
   12b20:	bl	12ef4 <__lxstat64@plt+0x2098>
   12b24:	movw	r1, #27568	; 0x6bb0
   12b28:	movt	r1, #1
   12b2c:	mov	r0, #6
   12b30:	bl	10df0 <setlocale@plt>
   12b34:	movw	r5, #30728	; 0x7808
   12b38:	movt	r5, #1
   12b3c:	movw	r1, #30896	; 0x78b0
   12b40:	movt	r1, #1
   12b44:	mov	r0, r5
   12b48:	bl	10e20 <bindtextdomain@plt>
   12b4c:	mov	r0, r5
   12b50:	bl	10cac <textdomain@plt>
   12b54:	movw	r3, #33000	; 0x80e8
   12b58:	movt	r3, #2
   12b5c:	mov	r2, #2
   12b60:	str	r2, [r3]
   12b64:	movw	r0, #11608	; 0x2d58
   12b68:	movt	r0, #1
   12b6c:	bl	1696c <__lxstat64@plt+0x5b10>
   12b70:	movw	r3, #33092	; 0x8144
   12b74:	movt	r3, #2
   12b78:	str	r6, [r3]
   12b7c:	cmp	r4, #2
   12b80:	beq	12c08 <__lxstat64@plt+0x1dac>
   12b84:	cmp	r4, #1
   12b88:	ble	12cc8 <__lxstat64@plt+0x1e6c>
   12b8c:	sub	r3, r4, #-1073741823	; 0xc0000001
   12b90:	movw	r1, #30980	; 0x7904
   12b94:	movt	r1, #1
   12b98:	ldr	r0, [r6, r3, lsl #2]
   12b9c:	bl	10c28 <strcmp@plt>
   12ba0:	cmp	r0, #0
   12ba4:	bne	12cc8 <__lxstat64@plt+0x1e6c>
   12ba8:	sub	r3, r4, #1
   12bac:	movw	r2, #33092	; 0x8144
   12bb0:	movt	r2, #2
   12bb4:	str	r3, [r2, #8]
   12bb8:	mov	r1, #1
   12bbc:	str	r1, [r2, #4]
   12bc0:	cmp	r3, r1
   12bc4:	ble	12d30 <__lxstat64@plt+0x1ed4>
   12bc8:	sub	r0, r4, #2
   12bcc:	bl	12010 <__lxstat64@plt+0x11b4>
   12bd0:	movw	r3, #33092	; 0x8144
   12bd4:	movt	r3, #2
   12bd8:	ldr	r4, [r3, #4]
   12bdc:	ldr	r3, [r3, #8]
   12be0:	cmp	r4, r3
   12be4:	eoreq	r5, r0, #1
   12be8:	uxtbeq	r5, r5
   12bec:	bne	12cf8 <__lxstat64@plt+0x1e9c>
   12bf0:	mov	r0, r5
   12bf4:	add	sp, sp, #16
   12bf8:	ldrd	r4, [sp]
   12bfc:	ldr	r6, [sp, #8]
   12c00:	add	sp, sp, #12
   12c04:	pop	{pc}		; (ldr pc, [sp], #4)
   12c08:	ldr	r5, [r6, #4]
   12c0c:	movw	r1, #30920	; 0x78c8
   12c10:	movt	r1, #1
   12c14:	mov	r0, r5
   12c18:	bl	10c28 <strcmp@plt>
   12c1c:	cmp	r0, #0
   12c20:	beq	12c74 <__lxstat64@plt+0x1e18>
   12c24:	movw	r1, #30928	; 0x78d0
   12c28:	movt	r1, #1
   12c2c:	mov	r0, r5
   12c30:	bl	10c28 <strcmp@plt>
   12c34:	subs	r5, r0, #0
   12c38:	beq	12c78 <__lxstat64@plt+0x1e1c>
   12c3c:	sub	r3, r4, #-1073741823	; 0xc0000001
   12c40:	movw	r1, #30980	; 0x7904
   12c44:	movt	r1, #1
   12c48:	ldr	r0, [r6, r3, lsl #2]
   12c4c:	bl	10c28 <strcmp@plt>
   12c50:	cmp	r0, #0
   12c54:	bne	12cc8 <__lxstat64@plt+0x1e6c>
   12c58:	movw	r3, #33092	; 0x8144
   12c5c:	movt	r3, #2
   12c60:	sub	r4, r4, #1
   12c64:	str	r4, [r3, #8]
   12c68:	mov	r5, #1
   12c6c:	str	r5, [r3, #4]
   12c70:	b	12bf0 <__lxstat64@plt+0x1d94>
   12c74:	bl	12618 <__lxstat64@plt+0x17bc>
   12c78:	movw	r3, #32996	; 0x80e4
   12c7c:	movt	r3, #2
   12c80:	movw	r0, #33084	; 0x813c
   12c84:	movt	r0, #2
   12c88:	mov	r2, #0
   12c8c:	str	r2, [sp, #8]
   12c90:	movw	r2, #30940	; 0x78dc
   12c94:	movt	r2, #1
   12c98:	str	r2, [sp, #4]
   12c9c:	movw	r2, #30960	; 0x78f0
   12ca0:	movt	r2, #1
   12ca4:	str	r2, [sp]
   12ca8:	ldr	r3, [r3]
   12cac:	movw	r2, #30724	; 0x7804
   12cb0:	movt	r2, #1
   12cb4:	movw	r1, #30656	; 0x77c0
   12cb8:	movt	r1, #1
   12cbc:	ldr	r0, [r0]
   12cc0:	bl	15a50 <__lxstat64@plt+0x4bf4>
   12cc4:	b	12bf0 <__lxstat64@plt+0x1d94>
   12cc8:	mov	r2, #5
   12ccc:	movw	r1, #30984	; 0x7908
   12cd0:	movt	r1, #1
   12cd4:	mov	r0, #0
   12cd8:	bl	10c94 <dcgettext@plt>
   12cdc:	mov	r4, r0
   12ce0:	movw	r0, #30980	; 0x7904
   12ce4:	movt	r0, #1
   12ce8:	bl	151f0 <__lxstat64@plt+0x4394>
   12cec:	mov	r1, r0
   12cf0:	mov	r0, r4
   12cf4:	bl	11134 <__lxstat64@plt+0x2d8>
   12cf8:	mov	r2, #5
   12cfc:	movw	r1, #30996	; 0x7914
   12d00:	movt	r1, #1
   12d04:	mov	r0, #0
   12d08:	bl	10c94 <dcgettext@plt>
   12d0c:	mov	r5, r0
   12d10:	movw	r3, #33092	; 0x8144
   12d14:	movt	r3, #2
   12d18:	ldr	r3, [r3]
   12d1c:	ldr	r0, [r3, r4, lsl #2]
   12d20:	bl	151f0 <__lxstat64@plt+0x4394>
   12d24:	mov	r1, r0
   12d28:	mov	r0, r5
   12d2c:	bl	11134 <__lxstat64@plt+0x2d8>
   12d30:	mov	r5, #1
   12d34:	b	12bf0 <__lxstat64@plt+0x1d94>
   12d38:	movw	r3, #33104	; 0x8150
   12d3c:	movt	r3, #2
   12d40:	str	r0, [r3]
   12d44:	bx	lr
   12d48:	movw	r3, #33104	; 0x8150
   12d4c:	movt	r3, #2
   12d50:	strb	r0, [r3, #4]
   12d54:	bx	lr
   12d58:	strd	r4, [sp, #-16]!
   12d5c:	str	r6, [sp, #8]
   12d60:	str	lr, [sp, #12]
   12d64:	sub	sp, sp, #8
   12d68:	movw	r3, #33084	; 0x813c
   12d6c:	movt	r3, #2
   12d70:	ldr	r0, [r3]
   12d74:	bl	162b0 <__lxstat64@plt+0x5454>
   12d78:	cmp	r0, #0
   12d7c:	beq	12da4 <__lxstat64@plt+0x1f48>
   12d80:	movw	r3, #33104	; 0x8150
   12d84:	movt	r3, #2
   12d88:	ldrb	r3, [r3, #4]
   12d8c:	cmp	r3, #0
   12d90:	beq	12dd0 <__lxstat64@plt+0x1f74>
   12d94:	bl	10d84 <__errno_location@plt>
   12d98:	ldr	r3, [r0]
   12d9c:	cmp	r3, #32
   12da0:	bne	12dd0 <__lxstat64@plt+0x1f74>
   12da4:	movw	r3, #33080	; 0x8138
   12da8:	movt	r3, #2
   12dac:	ldr	r0, [r3]
   12db0:	bl	162b0 <__lxstat64@plt+0x5454>
   12db4:	cmp	r0, #0
   12db8:	bne	12e58 <__lxstat64@plt+0x1ffc>
   12dbc:	add	sp, sp, #8
   12dc0:	ldrd	r4, [sp]
   12dc4:	ldr	r6, [sp, #8]
   12dc8:	add	sp, sp, #12
   12dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   12dd0:	mov	r2, #5
   12dd4:	movw	r1, #31136	; 0x79a0
   12dd8:	movt	r1, #1
   12ddc:	mov	r0, #0
   12de0:	bl	10c94 <dcgettext@plt>
   12de4:	mov	r4, r0
   12de8:	movw	r3, #33104	; 0x8150
   12dec:	movt	r3, #2
   12df0:	ldr	r5, [r3]
   12df4:	cmp	r5, #0
   12df8:	beq	12e38 <__lxstat64@plt+0x1fdc>
   12dfc:	bl	10d84 <__errno_location@plt>
   12e00:	ldr	r6, [r0]
   12e04:	mov	r0, r5
   12e08:	bl	14fec <__lxstat64@plt+0x4190>
   12e0c:	str	r4, [sp]
   12e10:	mov	r3, r0
   12e14:	movw	r2, #31148	; 0x79ac
   12e18:	movt	r2, #1
   12e1c:	mov	r1, r6
   12e20:	mov	r0, #0
   12e24:	bl	10d18 <error@plt>
   12e28:	movw	r3, #33000	; 0x80e8
   12e2c:	movt	r3, #2
   12e30:	ldr	r0, [r3]
   12e34:	bl	10c58 <_exit@plt>
   12e38:	bl	10d84 <__errno_location@plt>
   12e3c:	mov	r3, r4
   12e40:	movw	r2, #31152	; 0x79b0
   12e44:	movt	r2, #1
   12e48:	ldr	r1, [r0]
   12e4c:	mov	r0, #0
   12e50:	bl	10d18 <error@plt>
   12e54:	b	12e28 <__lxstat64@plt+0x1fcc>
   12e58:	movw	r3, #33000	; 0x80e8
   12e5c:	movt	r3, #2
   12e60:	ldr	r0, [r3]
   12e64:	bl	10c58 <_exit@plt>
   12e68:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12e6c:	str	r6, [sp, #8]
   12e70:	strd	r8, [sp, #12]
   12e74:	str	lr, [sp, #20]
   12e78:	mov	r4, r0
   12e7c:	mov	r5, r1
   12e80:	add	r6, r2, #20
   12e84:	mov	r3, #0
   12e88:	strb	r3, [r2, #20]
   12e8c:	mov	r8, #10
   12e90:	mov	r9, #0
   12e94:	b	12ea0 <__lxstat64@plt+0x2044>
   12e98:	mov	r4, r0
   12e9c:	mov	r5, r1
   12ea0:	mov	r2, r8
   12ea4:	mov	r3, r9
   12ea8:	mov	r0, r4
   12eac:	mov	r1, r5
   12eb0:	bl	16794 <__lxstat64@plt+0x5938>
   12eb4:	add	r2, r2, #48	; 0x30
   12eb8:	strb	r2, [r6, #-1]!
   12ebc:	mov	r2, r8
   12ec0:	mov	r3, r9
   12ec4:	mov	r0, r4
   12ec8:	mov	r1, r5
   12ecc:	bl	16794 <__lxstat64@plt+0x5938>
   12ed0:	cmp	r5, #0
   12ed4:	cmpeq	r4, #9
   12ed8:	bhi	12e98 <__lxstat64@plt+0x203c>
   12edc:	mov	r0, r6
   12ee0:	ldrd	r4, [sp]
   12ee4:	ldr	r6, [sp, #8]
   12ee8:	ldrd	r8, [sp, #12]
   12eec:	add	sp, sp, #20
   12ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   12ef4:	strd	r4, [sp, #-16]!
   12ef8:	str	r6, [sp, #8]
   12efc:	str	lr, [sp, #12]
   12f00:	subs	r4, r0, #0
   12f04:	beq	12fa0 <__lxstat64@plt+0x2144>
   12f08:	mov	r1, #47	; 0x2f
   12f0c:	mov	r0, r4
   12f10:	bl	10dfc <strrchr@plt>
   12f14:	subs	r5, r0, #0
   12f18:	beq	12f78 <__lxstat64@plt+0x211c>
   12f1c:	add	r6, r5, #1
   12f20:	sub	r3, r6, r4
   12f24:	cmp	r3, #6
   12f28:	ble	12f78 <__lxstat64@plt+0x211c>
   12f2c:	mov	r2, #7
   12f30:	movw	r1, #31212	; 0x79ec
   12f34:	movt	r1, #1
   12f38:	sub	r0, r5, #6
   12f3c:	bl	10e44 <strncmp@plt>
   12f40:	cmp	r0, #0
   12f44:	bne	12f78 <__lxstat64@plt+0x211c>
   12f48:	mov	r2, #3
   12f4c:	movw	r1, #31220	; 0x79f4
   12f50:	movt	r1, #1
   12f54:	mov	r0, r6
   12f58:	bl	10e44 <strncmp@plt>
   12f5c:	cmp	r0, #0
   12f60:	movne	r4, r6
   12f64:	bne	12f78 <__lxstat64@plt+0x211c>
   12f68:	add	r4, r5, #4
   12f6c:	movw	r3, #33072	; 0x8130
   12f70:	movt	r3, #2
   12f74:	str	r4, [r3]
   12f78:	movw	r3, #33112	; 0x8158
   12f7c:	movt	r3, #2
   12f80:	str	r4, [r3]
   12f84:	movw	r3, #33076	; 0x8134
   12f88:	movt	r3, #2
   12f8c:	str	r4, [r3]
   12f90:	ldrd	r4, [sp]
   12f94:	ldr	r6, [sp, #8]
   12f98:	add	sp, sp, #12
   12f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   12fa0:	movw	r3, #33080	; 0x8138
   12fa4:	movt	r3, #2
   12fa8:	ldr	r3, [r3]
   12fac:	mov	r2, #55	; 0x37
   12fb0:	mov	r1, #1
   12fb4:	movw	r0, #31156	; 0x79b4
   12fb8:	movt	r0, #1
   12fbc:	bl	10cdc <fwrite@plt>
   12fc0:	bl	10e50 <abort@plt>
   12fc4:	mov	r2, #0
   12fc8:	mov	r3, #0
   12fcc:	strd	r2, [r0]
   12fd0:	strd	r2, [r0, #8]
   12fd4:	strd	r2, [r0, #16]
   12fd8:	strd	r2, [r0, #24]
   12fdc:	strd	r2, [r0, #32]
   12fe0:	strd	r2, [r0, #40]	; 0x28
   12fe4:	cmp	r1, #10
   12fe8:	beq	12ff4 <__lxstat64@plt+0x2198>
   12fec:	str	r1, [r0]
   12ff0:	bx	lr
   12ff4:	str	r4, [sp, #-8]!
   12ff8:	str	lr, [sp, #4]
   12ffc:	bl	10e50 <abort@plt>
   13000:	strd	r4, [sp, #-16]!
   13004:	str	r6, [sp, #8]
   13008:	str	lr, [sp, #12]
   1300c:	mov	r5, r0
   13010:	mov	r6, r1
   13014:	mov	r2, #5
   13018:	mov	r1, r0
   1301c:	mov	r0, #0
   13020:	bl	10c94 <dcgettext@plt>
   13024:	mov	r4, r0
   13028:	cmp	r5, r0
   1302c:	beq	13044 <__lxstat64@plt+0x21e8>
   13030:	mov	r0, r4
   13034:	ldrd	r4, [sp]
   13038:	ldr	r6, [sp, #8]
   1303c:	add	sp, sp, #12
   13040:	pop	{pc}		; (ldr pc, [sp], #4)
   13044:	bl	16588 <__lxstat64@plt+0x572c>
   13048:	ldrb	r3, [r0]
   1304c:	bic	r3, r3, #32
   13050:	cmp	r3, #85	; 0x55
   13054:	bne	130d8 <__lxstat64@plt+0x227c>
   13058:	ldrb	r3, [r0, #1]
   1305c:	bic	r3, r3, #32
   13060:	cmp	r3, #84	; 0x54
   13064:	bne	1309c <__lxstat64@plt+0x2240>
   13068:	ldrb	r3, [r0, #2]
   1306c:	bic	r3, r3, #32
   13070:	cmp	r3, #70	; 0x46
   13074:	bne	1309c <__lxstat64@plt+0x2240>
   13078:	ldrb	r3, [r0, #3]
   1307c:	cmp	r3, #45	; 0x2d
   13080:	bne	1309c <__lxstat64@plt+0x2240>
   13084:	ldrb	r3, [r0, #4]
   13088:	cmp	r3, #56	; 0x38
   1308c:	bne	1309c <__lxstat64@plt+0x2240>
   13090:	ldrb	r3, [r0, #5]
   13094:	cmp	r3, #0
   13098:	beq	130b8 <__lxstat64@plt+0x225c>
   1309c:	movw	r4, #31308	; 0x7a4c
   130a0:	movt	r4, #1
   130a4:	movw	r3, #31328	; 0x7a60
   130a8:	movt	r3, #1
   130ac:	cmp	r6, #9
   130b0:	movne	r4, r3
   130b4:	b	13030 <__lxstat64@plt+0x21d4>
   130b8:	ldrb	r2, [r4]
   130bc:	movw	r4, #31324	; 0x7a5c
   130c0:	movt	r4, #1
   130c4:	movw	r3, #31312	; 0x7a50
   130c8:	movt	r3, #1
   130cc:	cmp	r2, #96	; 0x60
   130d0:	movne	r4, r3
   130d4:	b	13030 <__lxstat64@plt+0x21d4>
   130d8:	cmp	r3, #71	; 0x47
   130dc:	bne	1309c <__lxstat64@plt+0x2240>
   130e0:	ldrb	r3, [r0, #1]
   130e4:	bic	r3, r3, #32
   130e8:	cmp	r3, #66	; 0x42
   130ec:	bne	1309c <__lxstat64@plt+0x2240>
   130f0:	ldrb	r3, [r0, #2]
   130f4:	cmp	r3, #49	; 0x31
   130f8:	bne	1309c <__lxstat64@plt+0x2240>
   130fc:	ldrb	r3, [r0, #3]
   13100:	cmp	r3, #56	; 0x38
   13104:	bne	1309c <__lxstat64@plt+0x2240>
   13108:	ldrb	r3, [r0, #4]
   1310c:	cmp	r3, #48	; 0x30
   13110:	bne	1309c <__lxstat64@plt+0x2240>
   13114:	ldrb	r3, [r0, #5]
   13118:	cmp	r3, #51	; 0x33
   1311c:	bne	1309c <__lxstat64@plt+0x2240>
   13120:	ldrb	r3, [r0, #6]
   13124:	cmp	r3, #48	; 0x30
   13128:	bne	1309c <__lxstat64@plt+0x2240>
   1312c:	ldrb	r3, [r0, #7]
   13130:	cmp	r3, #0
   13134:	bne	1309c <__lxstat64@plt+0x2240>
   13138:	ldrb	r2, [r4]
   1313c:	movw	r4, #31320	; 0x7a58
   13140:	movt	r4, #1
   13144:	movw	r3, #31316	; 0x7a54
   13148:	movt	r3, #1
   1314c:	cmp	r2, #96	; 0x60
   13150:	movne	r4, r3
   13154:	b	13030 <__lxstat64@plt+0x21d4>
   13158:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1315c:	strd	r6, [sp, #8]
   13160:	strd	r8, [sp, #16]
   13164:	strd	sl, [sp, #24]
   13168:	str	lr, [sp, #32]
   1316c:	sub	sp, sp, #116	; 0x74
   13170:	str	r0, [sp, #64]	; 0x40
   13174:	mov	r8, r1
   13178:	str	r2, [sp, #48]	; 0x30
   1317c:	str	r3, [sp, #24]
   13180:	ldr	r7, [sp, #152]	; 0x98
   13184:	bl	10cf4 <__ctype_get_mb_cur_max@plt>
   13188:	str	r0, [sp, #76]	; 0x4c
   1318c:	ldr	r3, [sp, #156]	; 0x9c
   13190:	ubfx	r3, r3, #1, #1
   13194:	str	r3, [sp, #32]
   13198:	mov	r3, #1
   1319c:	str	r3, [sp, #40]	; 0x28
   131a0:	mov	r3, #0
   131a4:	str	r3, [sp, #68]	; 0x44
   131a8:	str	r3, [sp, #36]	; 0x24
   131ac:	str	r3, [sp, #28]
   131b0:	str	r3, [sp, #52]	; 0x34
   131b4:	str	r3, [sp, #60]	; 0x3c
   131b8:	str	r3, [sp, #72]	; 0x48
   131bc:	movw	r3, #31332	; 0x7a64
   131c0:	movt	r3, #1
   131c4:	str	r3, [sp, #80]	; 0x50
   131c8:	mov	r9, r8
   131cc:	mov	sl, r7
   131d0:	cmp	sl, #10
   131d4:	ldrls	pc, [pc, sl, lsl #2]
   131d8:	b	1339c <__lxstat64@plt+0x2540>
   131dc:	andeq	r3, r1, ip, lsr r2
   131e0:	andeq	r3, r1, r0, lsl r2
   131e4:	andeq	r3, r1, r4, ror r3
   131e8:	andeq	r3, r1, r8, lsl #4
   131ec:	andeq	r3, r1, r8, lsr #6
   131f0:	andeq	r3, r1, ip, asr #4
   131f4:	andeq	r4, r1, r8, lsl r6
   131f8:	andeq	r3, r1, r0, lsr #7
   131fc:	andeq	r3, r1, r8, lsl #5
   13200:	andeq	r3, r1, r8, lsl #5
   13204:	andeq	r3, r1, r8, lsl #5
   13208:	mov	r3, #1
   1320c:	str	r3, [sp, #28]
   13210:	mov	r3, #1
   13214:	str	r3, [sp, #32]
   13218:	str	r3, [sp, #52]	; 0x34
   1321c:	movw	r3, #31328	; 0x7a60
   13220:	movt	r3, #1
   13224:	str	r3, [sp, #60]	; 0x3c
   13228:	mov	fp, #0
   1322c:	mov	sl, #2
   13230:	mov	r6, #0
   13234:	ldr	r8, [sp, #64]	; 0x40
   13238:	b	13ab0 <__lxstat64@plt+0x2c54>
   1323c:	mov	fp, sl
   13240:	mov	r3, #0
   13244:	str	r3, [sp, #32]
   13248:	b	13230 <__lxstat64@plt+0x23d4>
   1324c:	ldr	r3, [sp, #32]
   13250:	cmp	r3, #0
   13254:	bne	133b4 <__lxstat64@plt+0x2558>
   13258:	cmp	r9, #0
   1325c:	beq	133d8 <__lxstat64@plt+0x257c>
   13260:	mov	r3, #34	; 0x22
   13264:	ldr	r2, [sp, #64]	; 0x40
   13268:	strb	r3, [r2]
   1326c:	mov	fp, #1
   13270:	str	fp, [sp, #28]
   13274:	str	fp, [sp, #52]	; 0x34
   13278:	movw	r3, #31308	; 0x7a4c
   1327c:	movt	r3, #1
   13280:	str	r3, [sp, #60]	; 0x3c
   13284:	b	13230 <__lxstat64@plt+0x23d4>
   13288:	cmp	sl, #10
   1328c:	bne	132c0 <__lxstat64@plt+0x2464>
   13290:	ldr	r3, [sp, #32]
   13294:	cmp	r3, #0
   13298:	movne	fp, #0
   1329c:	beq	132e8 <__lxstat64@plt+0x248c>
   132a0:	ldr	r0, [sp, #168]	; 0xa8
   132a4:	bl	10d78 <strlen@plt>
   132a8:	str	r0, [sp, #52]	; 0x34
   132ac:	ldr	r3, [sp, #168]	; 0xa8
   132b0:	str	r3, [sp, #60]	; 0x3c
   132b4:	mov	r3, #1
   132b8:	str	r3, [sp, #28]
   132bc:	b	13230 <__lxstat64@plt+0x23d4>
   132c0:	mov	r1, sl
   132c4:	ldr	r0, [sp, #80]	; 0x50
   132c8:	bl	13000 <__lxstat64@plt+0x21a4>
   132cc:	str	r0, [sp, #164]	; 0xa4
   132d0:	mov	r1, sl
   132d4:	movw	r0, #31328	; 0x7a60
   132d8:	movt	r0, #1
   132dc:	bl	13000 <__lxstat64@plt+0x21a4>
   132e0:	str	r0, [sp, #168]	; 0xa8
   132e4:	b	13290 <__lxstat64@plt+0x2434>
   132e8:	ldr	r3, [sp, #164]	; 0xa4
   132ec:	ldrb	r3, [r3]
   132f0:	cmp	r3, #0
   132f4:	beq	13320 <__lxstat64@plt+0x24c4>
   132f8:	ldr	r2, [sp, #164]	; 0xa4
   132fc:	mov	fp, #0
   13300:	ldr	r1, [sp, #64]	; 0x40
   13304:	cmp	r9, fp
   13308:	strbhi	r3, [r1, fp]
   1330c:	add	fp, fp, #1
   13310:	ldrb	r3, [r2, #1]!
   13314:	cmp	r3, #0
   13318:	bne	13304 <__lxstat64@plt+0x24a8>
   1331c:	b	132a0 <__lxstat64@plt+0x2444>
   13320:	mov	fp, #0
   13324:	b	132a0 <__lxstat64@plt+0x2444>
   13328:	ldr	r3, [sp, #32]
   1332c:	cmp	r3, #0
   13330:	bne	13210 <__lxstat64@plt+0x23b4>
   13334:	mov	r3, #1
   13338:	str	r3, [sp, #28]
   1333c:	cmp	r9, #0
   13340:	beq	133f4 <__lxstat64@plt+0x2598>
   13344:	mov	r3, #39	; 0x27
   13348:	ldr	r2, [sp, #64]	; 0x40
   1334c:	strb	r3, [r2]
   13350:	mov	r3, #0
   13354:	str	r3, [sp, #32]
   13358:	mov	fp, #1
   1335c:	str	fp, [sp, #52]	; 0x34
   13360:	movw	r3, #31328	; 0x7a60
   13364:	movt	r3, #1
   13368:	str	r3, [sp, #60]	; 0x3c
   1336c:	mov	sl, #2
   13370:	b	13230 <__lxstat64@plt+0x23d4>
   13374:	ldr	r3, [sp, #32]
   13378:	cmp	r3, #0
   1337c:	beq	1333c <__lxstat64@plt+0x24e0>
   13380:	mov	r3, #1
   13384:	str	r3, [sp, #52]	; 0x34
   13388:	movw	r3, #31328	; 0x7a60
   1338c:	movt	r3, #1
   13390:	str	r3, [sp, #60]	; 0x3c
   13394:	mov	fp, #0
   13398:	b	13230 <__lxstat64@plt+0x23d4>
   1339c:	bl	10e50 <abort@plt>
   133a0:	mov	fp, #0
   133a4:	str	fp, [sp, #32]
   133a8:	mov	r3, #1
   133ac:	str	r3, [sp, #28]
   133b0:	b	13230 <__lxstat64@plt+0x23d4>
   133b4:	ldr	r3, [sp, #32]
   133b8:	str	r3, [sp, #28]
   133bc:	mov	r3, #1
   133c0:	str	r3, [sp, #52]	; 0x34
   133c4:	movw	r3, #31308	; 0x7a4c
   133c8:	movt	r3, #1
   133cc:	str	r3, [sp, #60]	; 0x3c
   133d0:	mov	fp, #0
   133d4:	b	13230 <__lxstat64@plt+0x23d4>
   133d8:	mov	fp, #1
   133dc:	str	fp, [sp, #28]
   133e0:	str	fp, [sp, #52]	; 0x34
   133e4:	movw	r3, #31308	; 0x7a4c
   133e8:	movt	r3, #1
   133ec:	str	r3, [sp, #60]	; 0x3c
   133f0:	b	13230 <__lxstat64@plt+0x23d4>
   133f4:	mov	r3, #0
   133f8:	str	r3, [sp, #32]
   133fc:	mov	fp, #1
   13400:	str	fp, [sp, #52]	; 0x34
   13404:	movw	r3, #31328	; 0x7a60
   13408:	movt	r3, #1
   1340c:	str	r3, [sp, #60]	; 0x3c
   13410:	mov	sl, #2
   13414:	b	13230 <__lxstat64@plt+0x23d4>
   13418:	mov	r3, r2
   1341c:	add	r4, r6, r2
   13420:	ldr	r2, [sp, #24]
   13424:	cmp	r3, #1
   13428:	movls	r3, #0
   1342c:	movhi	r3, #1
   13430:	cmn	r2, #1
   13434:	movne	r3, #0
   13438:	cmp	r3, #0
   1343c:	beq	1344c <__lxstat64@plt+0x25f0>
   13440:	ldr	r0, [sp, #48]	; 0x30
   13444:	bl	10d78 <strlen@plt>
   13448:	str	r0, [sp, #24]
   1344c:	ldr	r3, [sp, #24]
   13450:	cmp	r4, r3
   13454:	bhi	14640 <__lxstat64@plt+0x37e4>
   13458:	ldr	r3, [sp, #48]	; 0x30
   1345c:	add	r4, r3, r6
   13460:	ldr	r2, [sp, #52]	; 0x34
   13464:	ldr	r1, [sp, #60]	; 0x3c
   13468:	mov	r0, r4
   1346c:	bl	10c7c <memcmp@plt>
   13470:	cmp	r0, #0
   13474:	bne	14640 <__lxstat64@plt+0x37e4>
   13478:	ldr	r3, [sp, #32]
   1347c:	cmp	r3, #0
   13480:	bne	13690 <__lxstat64@plt+0x2834>
   13484:	ldrb	r4, [r4]
   13488:	cmp	r4, #126	; 0x7e
   1348c:	ldrls	pc, [pc, r4, lsl #2]
   13490:	b	13f44 <__lxstat64@plt+0x30e8>
   13494:	ldrdeq	r3, [r1], -r4
   13498:	andeq	r3, r1, r4, asr #30
   1349c:	andeq	r3, r1, r4, asr #30
   134a0:	andeq	r3, r1, r4, asr #30
   134a4:	andeq	r3, r1, r4, asr #30
   134a8:	andeq	r3, r1, r4, asr #30
   134ac:	andeq	r3, r1, r4, asr #30
   134b0:	andeq	r3, r1, ip, ror #27
   134b4:	andeq	r3, r1, r0, ror r9
   134b8:	andeq	r3, r1, r4, lsl sp
   134bc:	andeq	r3, r1, r0, asr #27
   134c0:	andeq	r3, r1, r8, lsr #26
   134c4:	andeq	r3, r1, r4, lsl #19
   134c8:	muleq	r1, r8, r9
   134cc:	andeq	r3, r1, r4, asr #30
   134d0:	andeq	r3, r1, r4, asr #30
   134d4:	andeq	r3, r1, r4, asr #30
   134d8:	andeq	r3, r1, r4, asr #30
   134dc:	andeq	r3, r1, r4, asr #30
   134e0:	andeq	r3, r1, r4, asr #30
   134e4:	andeq	r3, r1, r4, asr #30
   134e8:	andeq	r3, r1, r4, asr #30
   134ec:	andeq	r3, r1, r4, asr #30
   134f0:	andeq	r3, r1, r4, asr #30
   134f4:	andeq	r3, r1, r4, asr #30
   134f8:	andeq	r3, r1, r4, asr #30
   134fc:	andeq	r3, r1, r4, asr #30
   13500:	andeq	r3, r1, r4, asr #30
   13504:	andeq	r3, r1, r4, asr #30
   13508:	andeq	r3, r1, r4, asr #30
   1350c:	andeq	r3, r1, r4, asr #30
   13510:	andeq	r3, r1, r4, asr #30
   13514:	andeq	r3, r1, r0, ror #28
   13518:	andeq	r3, r1, r4, lsl #29
   1351c:	andeq	r3, r1, r4, lsl #29
   13520:	andeq	r3, r1, ip, lsl lr
   13524:	andeq	r3, r1, r4, lsl #29
   13528:	andeq	r4, r1, r4, lsr #7
   1352c:	andeq	r3, r1, r4, lsl #29
   13530:	andeq	r3, r1, r4, lsr #29
   13534:	andeq	r3, r1, r4, lsl #29
   13538:	andeq	r3, r1, r4, lsl #29
   1353c:	andeq	r3, r1, r4, lsl #29
   13540:	andeq	r4, r1, r4, lsr #7
   13544:	andeq	r4, r1, r4, lsr #7
   13548:	andeq	r4, r1, r4, lsr #7
   1354c:	andeq	r4, r1, r4, lsr #7
   13550:	andeq	r4, r1, r4, lsr #7
   13554:	andeq	r4, r1, r4, lsr #7
   13558:	andeq	r4, r1, r4, lsr #7
   1355c:	andeq	r4, r1, r4, lsr #7
   13560:	andeq	r4, r1, r4, lsr #7
   13564:	andeq	r4, r1, r4, lsr #7
   13568:	andeq	r4, r1, r4, lsr #7
   1356c:	andeq	r4, r1, r4, lsr #7
   13570:	andeq	r4, r1, r4, lsr #7
   13574:	andeq	r4, r1, r4, lsr #7
   13578:	andeq	r4, r1, r4, lsr #7
   1357c:	andeq	r4, r1, r4, lsr #7
   13580:	andeq	r3, r1, r4, lsl #29
   13584:	andeq	r3, r1, r4, lsl #29
   13588:	andeq	r3, r1, r4, lsl #29
   1358c:	andeq	r3, r1, r4, lsl #29
   13590:	andeq	r3, r1, r4, lsl #16
   13594:	andeq	r3, r1, r4, asr #30
   13598:	andeq	r4, r1, r4, lsr #7
   1359c:	andeq	r4, r1, r4, lsr #7
   135a0:	andeq	r4, r1, r4, lsr #7
   135a4:	andeq	r4, r1, r4, lsr #7
   135a8:	andeq	r4, r1, r4, lsr #7
   135ac:	andeq	r4, r1, r4, lsr #7
   135b0:	andeq	r4, r1, r4, lsr #7
   135b4:	andeq	r4, r1, r4, lsr #7
   135b8:	andeq	r4, r1, r4, lsr #7
   135bc:	andeq	r4, r1, r4, lsr #7
   135c0:	andeq	r4, r1, r4, lsr #7
   135c4:	andeq	r4, r1, r4, lsr #7
   135c8:	andeq	r4, r1, r4, lsr #7
   135cc:	andeq	r4, r1, r4, lsr #7
   135d0:	andeq	r4, r1, r4, lsr #7
   135d4:	andeq	r4, r1, r4, lsr #7
   135d8:	andeq	r4, r1, r4, lsr #7
   135dc:	andeq	r4, r1, r4, lsr #7
   135e0:	andeq	r4, r1, r4, lsr #7
   135e4:	andeq	r4, r1, r4, lsr #7
   135e8:	andeq	r4, r1, r4, lsr #7
   135ec:	andeq	r4, r1, r4, lsr #7
   135f0:	andeq	r4, r1, r4, lsr #7
   135f4:	andeq	r4, r1, r4, lsr #7
   135f8:	andeq	r4, r1, r4, lsr #7
   135fc:	andeq	r4, r1, r4, lsr #7
   13600:	andeq	r3, r1, r4, lsl #29
   13604:	andeq	r3, r1, ip, lsr sp
   13608:	andeq	r4, r1, r4, lsr #7
   1360c:	andeq	r3, r1, r4, lsl #29
   13610:	andeq	r4, r1, r4, lsr #7
   13614:	andeq	r3, r1, r4, lsl #29
   13618:	andeq	r4, r1, r4, lsr #7
   1361c:	andeq	r4, r1, r4, lsr #7
   13620:	andeq	r4, r1, r4, lsr #7
   13624:	andeq	r4, r1, r4, lsr #7
   13628:	andeq	r4, r1, r4, lsr #7
   1362c:	andeq	r4, r1, r4, lsr #7
   13630:	andeq	r4, r1, r4, lsr #7
   13634:	andeq	r4, r1, r4, lsr #7
   13638:	andeq	r4, r1, r4, lsr #7
   1363c:	andeq	r4, r1, r4, lsr #7
   13640:	andeq	r4, r1, r4, lsr #7
   13644:	andeq	r4, r1, r4, lsr #7
   13648:	andeq	r4, r1, r4, lsr #7
   1364c:	andeq	r4, r1, r4, lsr #7
   13650:	andeq	r4, r1, r4, lsr #7
   13654:	andeq	r4, r1, r4, lsr #7
   13658:	andeq	r4, r1, r4, lsr #7
   1365c:	andeq	r4, r1, r4, lsr #7
   13660:	andeq	r4, r1, r4, lsr #7
   13664:	andeq	r4, r1, r4, lsr #7
   13668:	andeq	r4, r1, r4, lsr #7
   1366c:	andeq	r4, r1, r4, lsr #7
   13670:	andeq	r4, r1, r4, lsr #7
   13674:	andeq	r4, r1, r4, lsr #7
   13678:	andeq	r4, r1, r4, lsr #7
   1367c:	andeq	r4, r1, r4, lsr #7
   13680:	strdeq	r3, [r1], -ip
   13684:	andeq	r3, r1, r4, lsl #29
   13688:	strdeq	r3, [r1], -ip
   1368c:	andeq	r3, r1, ip, lsl lr
   13690:	mov	r8, r9
   13694:	mov	r7, sl
   13698:	b	14598 <__lxstat64@plt+0x373c>
   1369c:	ldr	r3, [sp, #28]
   136a0:	cmp	r3, #0
   136a4:	bne	136c4 <__lxstat64@plt+0x2868>
   136a8:	ldr	r3, [sp, #156]	; 0x9c
   136ac:	tst	r3, #1
   136b0:	bne	13aac <__lxstat64@plt+0x2c50>
   136b4:	ldr	r3, [sp, #28]
   136b8:	str	r3, [sp, #44]	; 0x2c
   136bc:	mov	r5, r3
   136c0:	b	139cc <__lxstat64@plt+0x2b70>
   136c4:	ldr	r3, [sp, #32]
   136c8:	cmp	r3, #0
   136cc:	bne	14548 <__lxstat64@plt+0x36ec>
   136d0:	str	r3, [sp, #44]	; 0x2c
   136d4:	ldr	r3, [sp, #36]	; 0x24
   136d8:	eor	r3, r3, #1
   136dc:	cmp	sl, #2
   136e0:	movne	r3, #0
   136e4:	andeq	r3, r3, #1
   136e8:	cmp	r3, #0
   136ec:	beq	13744 <__lxstat64@plt+0x28e8>
   136f0:	cmp	r9, fp
   136f4:	movhi	r2, #39	; 0x27
   136f8:	strbhi	r2, [r8, fp]
   136fc:	add	r2, fp, #1
   13700:	cmp	r9, r2
   13704:	movhi	r1, #36	; 0x24
   13708:	strbhi	r1, [r8, r2]
   1370c:	add	r2, fp, #2
   13710:	cmp	r9, r2
   13714:	movhi	r1, #39	; 0x27
   13718:	strbhi	r1, [r8, r2]
   1371c:	add	r2, fp, #3
   13720:	cmp	r9, r2
   13724:	bls	14604 <__lxstat64@plt+0x37a8>
   13728:	mov	r1, #92	; 0x5c
   1372c:	strb	r1, [r8, r2]
   13730:	add	fp, fp, #4
   13734:	str	r3, [sp, #36]	; 0x24
   13738:	mov	r5, #0
   1373c:	mov	r4, #48	; 0x30
   13740:	b	13a18 <__lxstat64@plt+0x2bbc>
   13744:	cmp	r9, fp
   13748:	bhi	13770 <__lxstat64@plt+0x2914>
   1374c:	add	r1, fp, #1
   13750:	ldr	r2, [sp, #56]	; 0x38
   13754:	cmp	r2, #0
   13758:	bne	13798 <__lxstat64@plt+0x293c>
   1375c:	mov	r3, r5
   13760:	ldr	r5, [sp, #56]	; 0x38
   13764:	mov	fp, r1
   13768:	mov	r4, #48	; 0x30
   1376c:	b	139cc <__lxstat64@plt+0x2b70>
   13770:	mov	r2, #92	; 0x5c
   13774:	strb	r2, [r8, fp]
   13778:	add	r1, fp, #1
   1377c:	ldr	r2, [sp, #56]	; 0x38
   13780:	cmp	r2, #0
   13784:	moveq	r3, r5
   13788:	moveq	r5, r2
   1378c:	moveq	fp, r1
   13790:	moveq	r4, #48	; 0x30
   13794:	beq	13a18 <__lxstat64@plt+0x2bbc>
   13798:	add	r2, r6, #1
   1379c:	ldr	r0, [sp, #24]
   137a0:	cmp	r2, r0
   137a4:	bcs	137c0 <__lxstat64@plt+0x2964>
   137a8:	ldr	r0, [sp, #48]	; 0x30
   137ac:	ldrb	r2, [r0, r2]
   137b0:	sub	r2, r2, #48	; 0x30
   137b4:	uxtb	r2, r2
   137b8:	cmp	r2, #9
   137bc:	bls	137d8 <__lxstat64@plt+0x297c>
   137c0:	mov	r2, r3
   137c4:	mov	r3, r5
   137c8:	mov	r5, r2
   137cc:	mov	fp, r1
   137d0:	mov	r4, #48	; 0x30
   137d4:	b	139f0 <__lxstat64@plt+0x2b94>
   137d8:	cmp	r9, r1
   137dc:	movhi	r2, #48	; 0x30
   137e0:	strbhi	r2, [r8, r1]
   137e4:	add	r2, fp, #2
   137e8:	cmp	r9, r2
   137ec:	movhi	r1, #48	; 0x30
   137f0:	strbhi	r1, [r8, r2]
   137f4:	add	r1, fp, #3
   137f8:	b	137c0 <__lxstat64@plt+0x2964>
   137fc:	mov	r3, #0
   13800:	str	r3, [sp, #44]	; 0x2c
   13804:	cmp	sl, #2
   13808:	beq	13824 <__lxstat64@plt+0x29c8>
   1380c:	cmp	sl, #5
   13810:	beq	1383c <__lxstat64@plt+0x29e0>
   13814:	mov	r5, #0
   13818:	mov	r3, r5
   1381c:	mov	r4, #63	; 0x3f
   13820:	b	139cc <__lxstat64@plt+0x2b70>
   13824:	ldr	r3, [sp, #32]
   13828:	cmp	r3, #0
   1382c:	bne	14554 <__lxstat64@plt+0x36f8>
   13830:	mov	r5, r3
   13834:	mov	r4, #63	; 0x3f
   13838:	b	13f34 <__lxstat64@plt+0x30d8>
   1383c:	ldr	r3, [sp, #156]	; 0x9c
   13840:	tst	r3, #4
   13844:	beq	1436c <__lxstat64@plt+0x3510>
   13848:	add	r2, r6, #2
   1384c:	ldr	r3, [sp, #24]
   13850:	cmp	r2, r3
   13854:	bcs	1437c <__lxstat64@plt+0x3520>
   13858:	ldr	r3, [sp, #48]	; 0x30
   1385c:	add	r3, r3, r6
   13860:	ldrb	r4, [r3, #1]
   13864:	cmp	r4, #63	; 0x3f
   13868:	movne	r5, #0
   1386c:	movne	r3, r5
   13870:	movne	r4, #63	; 0x3f
   13874:	bne	139cc <__lxstat64@plt+0x2b70>
   13878:	ldr	r3, [sp, #48]	; 0x30
   1387c:	ldrb	r1, [r3, r2]
   13880:	sub	r3, r1, #33	; 0x21
   13884:	cmp	r3, #29
   13888:	ldrls	pc, [pc, r3, lsl #2]
   1388c:	b	1438c <__lxstat64@plt+0x3530>
   13890:	andeq	r3, r1, r8, lsl #18
   13894:	andeq	r4, r1, ip, lsl #7
   13898:	andeq	r4, r1, ip, lsl #7
   1389c:	andeq	r4, r1, ip, lsl #7
   138a0:	andeq	r4, r1, ip, lsl #7
   138a4:	andeq	r4, r1, ip, lsl #7
   138a8:	andeq	r3, r1, r8, lsl #18
   138ac:	andeq	r3, r1, r8, lsl #18
   138b0:	andeq	r3, r1, r8, lsl #18
   138b4:	andeq	r4, r1, ip, lsl #7
   138b8:	andeq	r4, r1, ip, lsl #7
   138bc:	andeq	r4, r1, ip, lsl #7
   138c0:	andeq	r3, r1, r8, lsl #18
   138c4:	andeq	r4, r1, ip, lsl #7
   138c8:	andeq	r3, r1, r8, lsl #18
   138cc:	andeq	r4, r1, ip, lsl #7
   138d0:	andeq	r4, r1, ip, lsl #7
   138d4:	andeq	r4, r1, ip, lsl #7
   138d8:	andeq	r4, r1, ip, lsl #7
   138dc:	andeq	r4, r1, ip, lsl #7
   138e0:	andeq	r4, r1, ip, lsl #7
   138e4:	andeq	r4, r1, ip, lsl #7
   138e8:	andeq	r4, r1, ip, lsl #7
   138ec:	andeq	r4, r1, ip, lsl #7
   138f0:	andeq	r4, r1, ip, lsl #7
   138f4:	andeq	r4, r1, ip, lsl #7
   138f8:	andeq	r4, r1, ip, lsl #7
   138fc:	andeq	r3, r1, r8, lsl #18
   13900:	andeq	r3, r1, r8, lsl #18
   13904:	andeq	r3, r1, r8, lsl #18
   13908:	ldr	r3, [sp, #32]
   1390c:	cmp	r3, #0
   13910:	bne	145f8 <__lxstat64@plt+0x379c>
   13914:	cmp	r9, fp
   13918:	movhi	r3, #63	; 0x3f
   1391c:	strbhi	r3, [r8, fp]
   13920:	add	r3, fp, #1
   13924:	cmp	r9, r3
   13928:	movhi	r0, #34	; 0x22
   1392c:	strbhi	r0, [r8, r3]
   13930:	add	r3, fp, #2
   13934:	cmp	r9, r3
   13938:	movhi	r0, #34	; 0x22
   1393c:	strbhi	r0, [r8, r3]
   13940:	add	r3, fp, #3
   13944:	cmp	r9, r3
   13948:	movhi	r0, #63	; 0x3f
   1394c:	strbhi	r0, [r8, r3]
   13950:	add	fp, fp, #4
   13954:	ldr	r3, [sp, #32]
   13958:	mov	r5, r3
   1395c:	mov	r4, r1
   13960:	mov	r6, r2
   13964:	b	139cc <__lxstat64@plt+0x2b70>
   13968:	mov	r3, #0
   1396c:	str	r3, [sp, #44]	; 0x2c
   13970:	mov	r4, #8
   13974:	mov	r3, #98	; 0x62
   13978:	b	139b8 <__lxstat64@plt+0x2b5c>
   1397c:	mov	r3, #0
   13980:	str	r3, [sp, #44]	; 0x2c
   13984:	mov	r4, #12
   13988:	mov	r3, #102	; 0x66
   1398c:	b	139b8 <__lxstat64@plt+0x2b5c>
   13990:	mov	r3, #0
   13994:	str	r3, [sp, #44]	; 0x2c
   13998:	mov	r4, #13
   1399c:	mov	r3, #114	; 0x72
   139a0:	ldr	r2, [sp, #32]
   139a4:	cmp	sl, #2
   139a8:	movne	r2, #0
   139ac:	andeq	r2, r2, #1
   139b0:	cmp	r2, #0
   139b4:	bne	13dd8 <__lxstat64@plt+0x2f7c>
   139b8:	ldr	r2, [sp, #28]
   139bc:	cmp	r2, #0
   139c0:	bne	143c0 <__lxstat64@plt+0x3564>
   139c4:	mov	r5, r2
   139c8:	mov	r3, r2
   139cc:	ldr	r2, [sp, #28]
   139d0:	eor	r2, r2, #1
   139d4:	cmp	sl, #2
   139d8:	orreq	r2, r2, #1
   139dc:	eor	r2, r2, #1
   139e0:	ldr	r1, [sp, #32]
   139e4:	orr	r2, r1, r2
   139e8:	tst	r2, #255	; 0xff
   139ec:	beq	13a18 <__lxstat64@plt+0x2bbc>
   139f0:	ldr	r2, [sp, #160]	; 0xa0
   139f4:	cmp	r2, #0
   139f8:	beq	13a18 <__lxstat64@plt+0x2bbc>
   139fc:	ubfx	r1, r4, #5, #8
   13a00:	and	r2, r4, #31
   13a04:	ldr	r0, [sp, #160]	; 0xa0
   13a08:	ldr	r1, [r0, r1, lsl #2]
   13a0c:	lsr	r2, r1, r2
   13a10:	tst	r2, #1
   13a14:	bne	13a24 <__lxstat64@plt+0x2bc8>
   13a18:	ldr	r2, [sp, #44]	; 0x2c
   13a1c:	cmp	r2, #0
   13a20:	beq	13d78 <__lxstat64@plt+0x2f1c>
   13a24:	ldr	r3, [sp, #32]
   13a28:	cmp	r3, #0
   13a2c:	bne	14578 <__lxstat64@plt+0x371c>
   13a30:	ldr	r3, [sp, #36]	; 0x24
   13a34:	eor	r3, r3, #1
   13a38:	cmp	sl, #2
   13a3c:	movne	r3, #0
   13a40:	andeq	r3, r3, #1
   13a44:	cmp	r3, #0
   13a48:	beq	13a80 <__lxstat64@plt+0x2c24>
   13a4c:	cmp	r9, fp
   13a50:	movhi	r2, #39	; 0x27
   13a54:	strbhi	r2, [r8, fp]
   13a58:	add	r2, fp, #1
   13a5c:	cmp	r9, r2
   13a60:	movhi	r1, #36	; 0x24
   13a64:	strbhi	r1, [r8, r2]
   13a68:	add	r2, fp, #2
   13a6c:	cmp	r9, r2
   13a70:	movhi	r1, #39	; 0x27
   13a74:	strbhi	r1, [r8, r2]
   13a78:	add	fp, fp, #3
   13a7c:	str	r3, [sp, #36]	; 0x24
   13a80:	cmp	r9, fp
   13a84:	movhi	r3, #92	; 0x5c
   13a88:	strbhi	r3, [r8, fp]
   13a8c:	add	fp, fp, #1
   13a90:	cmp	fp, r9
   13a94:	strbcc	r4, [r8, fp]
   13a98:	add	fp, fp, #1
   13a9c:	cmp	r5, #0
   13aa0:	ldr	r3, [sp, #40]	; 0x28
   13aa4:	moveq	r3, r5
   13aa8:	str	r3, [sp, #40]	; 0x28
   13aac:	add	r6, r6, #1
   13ab0:	ldr	r3, [sp, #24]
   13ab4:	cmn	r3, #1
   13ab8:	beq	143e8 <__lxstat64@plt+0x358c>
   13abc:	ldr	r3, [sp, #24]
   13ac0:	subs	r5, r3, r6
   13ac4:	movne	r5, #1
   13ac8:	cmp	r5, #0
   13acc:	beq	143fc <__lxstat64@plt+0x35a0>
   13ad0:	ldr	r3, [sp, #28]
   13ad4:	cmp	sl, #2
   13ad8:	moveq	r3, #0
   13adc:	andne	r3, r3, #1
   13ae0:	str	r3, [sp, #56]	; 0x38
   13ae4:	ldr	r2, [sp, #52]	; 0x34
   13ae8:	adds	r7, r2, #0
   13aec:	movne	r7, #1
   13af0:	ands	r3, r3, r7
   13af4:	str	r3, [sp, #44]	; 0x2c
   13af8:	bne	13418 <__lxstat64@plt+0x25bc>
   13afc:	ldr	r3, [sp, #48]	; 0x30
   13b00:	ldrb	r4, [r3, r6]
   13b04:	cmp	r4, #126	; 0x7e
   13b08:	ldrls	pc, [pc, r4, lsl #2]
   13b0c:	b	13f44 <__lxstat64@plt+0x30e8>
   13b10:	muleq	r1, ip, r6
   13b14:	andeq	r3, r1, r4, asr #30
   13b18:	andeq	r3, r1, r4, asr #30
   13b1c:	andeq	r3, r1, r4, asr #30
   13b20:	andeq	r3, r1, r4, asr #30
   13b24:	andeq	r3, r1, r4, asr #30
   13b28:	andeq	r3, r1, r4, asr #30
   13b2c:	andeq	r3, r1, r4, ror #27
   13b30:	andeq	r3, r1, r0, ror r9
   13b34:	andeq	r3, r1, r4, lsl sp
   13b38:			; <UNDEFINED> instruction: 0x00013db8
   13b3c:	andeq	r3, r1, r8, lsr #26
   13b40:	andeq	r3, r1, r4, lsl #19
   13b44:	muleq	r1, r8, r9
   13b48:	andeq	r3, r1, r4, asr #30
   13b4c:	andeq	r3, r1, r4, asr #30
   13b50:	andeq	r3, r1, r4, asr #30
   13b54:	andeq	r3, r1, r4, asr #30
   13b58:	andeq	r3, r1, r4, asr #30
   13b5c:	andeq	r3, r1, r4, asr #30
   13b60:	andeq	r3, r1, r4, asr #30
   13b64:	andeq	r3, r1, r4, asr #30
   13b68:	andeq	r3, r1, r4, asr #30
   13b6c:	andeq	r3, r1, r4, asr #30
   13b70:	andeq	r3, r1, r4, asr #30
   13b74:	andeq	r3, r1, r4, asr #30
   13b78:	andeq	r3, r1, r4, asr #30
   13b7c:	andeq	r3, r1, r4, asr #30
   13b80:	andeq	r3, r1, r4, asr #30
   13b84:	andeq	r3, r1, r4, asr #30
   13b88:	andeq	r3, r1, r4, asr #30
   13b8c:	andeq	r3, r1, r4, asr #30
   13b90:	andeq	r3, r1, r0, ror #28
   13b94:	andeq	r3, r1, ip, asr lr
   13b98:	andeq	r3, r1, ip, asr lr
   13b9c:	andeq	r3, r1, ip, lsl lr
   13ba0:	andeq	r3, r1, ip, asr lr
   13ba4:	andeq	r4, r1, r4, ror #6
   13ba8:	andeq	r3, r1, ip, asr lr
   13bac:	andeq	r3, r1, r4, lsr #29
   13bb0:	andeq	r3, r1, ip, asr lr
   13bb4:	andeq	r3, r1, ip, asr lr
   13bb8:	andeq	r3, r1, ip, asr lr
   13bbc:	andeq	r4, r1, r4, ror #6
   13bc0:	andeq	r4, r1, r4, ror #6
   13bc4:	andeq	r4, r1, r4, ror #6
   13bc8:	andeq	r4, r1, r4, ror #6
   13bcc:	andeq	r4, r1, r4, ror #6
   13bd0:	andeq	r4, r1, r4, ror #6
   13bd4:	andeq	r4, r1, r4, ror #6
   13bd8:	andeq	r4, r1, r4, ror #6
   13bdc:	andeq	r4, r1, r4, ror #6
   13be0:	andeq	r4, r1, r4, ror #6
   13be4:	andeq	r4, r1, r4, ror #6
   13be8:	andeq	r4, r1, r4, ror #6
   13bec:	andeq	r4, r1, r4, ror #6
   13bf0:	andeq	r4, r1, r4, ror #6
   13bf4:	andeq	r4, r1, r4, ror #6
   13bf8:	andeq	r4, r1, r4, ror #6
   13bfc:	andeq	r3, r1, ip, asr lr
   13c00:	andeq	r3, r1, ip, asr lr
   13c04:	andeq	r3, r1, ip, asr lr
   13c08:	andeq	r3, r1, ip, asr lr
   13c0c:	andeq	r3, r1, r4, lsl #16
   13c10:	andeq	r3, r1, r4, asr #30
   13c14:	andeq	r4, r1, r4, ror #6
   13c18:	andeq	r4, r1, r4, ror #6
   13c1c:	andeq	r4, r1, r4, ror #6
   13c20:	andeq	r4, r1, r4, ror #6
   13c24:	andeq	r4, r1, r4, ror #6
   13c28:	andeq	r4, r1, r4, ror #6
   13c2c:	andeq	r4, r1, r4, ror #6
   13c30:	andeq	r4, r1, r4, ror #6
   13c34:	andeq	r4, r1, r4, ror #6
   13c38:	andeq	r4, r1, r4, ror #6
   13c3c:	andeq	r4, r1, r4, ror #6
   13c40:	andeq	r4, r1, r4, ror #6
   13c44:	andeq	r4, r1, r4, ror #6
   13c48:	andeq	r4, r1, r4, ror #6
   13c4c:	andeq	r4, r1, r4, ror #6
   13c50:	andeq	r4, r1, r4, ror #6
   13c54:	andeq	r4, r1, r4, ror #6
   13c58:	andeq	r4, r1, r4, ror #6
   13c5c:	andeq	r4, r1, r4, ror #6
   13c60:	andeq	r4, r1, r4, ror #6
   13c64:	andeq	r4, r1, r4, ror #6
   13c68:	andeq	r4, r1, r4, ror #6
   13c6c:	andeq	r4, r1, r4, ror #6
   13c70:	andeq	r4, r1, r4, ror #6
   13c74:	andeq	r4, r1, r4, ror #6
   13c78:	andeq	r4, r1, r4, ror #6
   13c7c:	andeq	r3, r1, ip, asr lr
   13c80:	andeq	r3, r1, ip, lsr sp
   13c84:	andeq	r4, r1, r4, ror #6
   13c88:	andeq	r3, r1, ip, asr lr
   13c8c:	andeq	r4, r1, r4, ror #6
   13c90:	andeq	r3, r1, ip, asr lr
   13c94:	andeq	r4, r1, r4, ror #6
   13c98:	andeq	r4, r1, r4, ror #6
   13c9c:	andeq	r4, r1, r4, ror #6
   13ca0:	andeq	r4, r1, r4, ror #6
   13ca4:	andeq	r4, r1, r4, ror #6
   13ca8:	andeq	r4, r1, r4, ror #6
   13cac:	andeq	r4, r1, r4, ror #6
   13cb0:	andeq	r4, r1, r4, ror #6
   13cb4:	andeq	r4, r1, r4, ror #6
   13cb8:	andeq	r4, r1, r4, ror #6
   13cbc:	andeq	r4, r1, r4, ror #6
   13cc0:	andeq	r4, r1, r4, ror #6
   13cc4:	andeq	r4, r1, r4, ror #6
   13cc8:	andeq	r4, r1, r4, ror #6
   13ccc:	andeq	r4, r1, r4, ror #6
   13cd0:	andeq	r4, r1, r4, ror #6
   13cd4:	andeq	r4, r1, r4, ror #6
   13cd8:	andeq	r4, r1, r4, ror #6
   13cdc:	andeq	r4, r1, r4, ror #6
   13ce0:	andeq	r4, r1, r4, ror #6
   13ce4:	andeq	r4, r1, r4, ror #6
   13ce8:	andeq	r4, r1, r4, ror #6
   13cec:	andeq	r4, r1, r4, ror #6
   13cf0:	andeq	r4, r1, r4, ror #6
   13cf4:	andeq	r4, r1, r4, ror #6
   13cf8:	andeq	r4, r1, r4, ror #6
   13cfc:	strdeq	r3, [r1], -ip
   13d00:	andeq	r3, r1, ip, asr lr
   13d04:	strdeq	r3, [r1], -ip
   13d08:	andeq	r3, r1, ip, lsl lr
   13d0c:	mov	r3, #0
   13d10:	str	r3, [sp, #44]	; 0x2c
   13d14:	mov	r4, #9
   13d18:	mov	r3, #116	; 0x74
   13d1c:	b	139a0 <__lxstat64@plt+0x2b44>
   13d20:	mov	r3, #0
   13d24:	str	r3, [sp, #44]	; 0x2c
   13d28:	mov	r4, #11
   13d2c:	mov	r3, #118	; 0x76
   13d30:	b	139b8 <__lxstat64@plt+0x2b5c>
   13d34:	mov	r3, #0
   13d38:	str	r3, [sp, #44]	; 0x2c
   13d3c:	cmp	sl, #2
   13d40:	beq	13d64 <__lxstat64@plt+0x2f08>
   13d44:	ldr	r3, [sp, #28]
   13d48:	ldr	r2, [sp, #32]
   13d4c:	and	r3, r3, r2
   13d50:	tst	r7, r3
   13d54:	bne	143d8 <__lxstat64@plt+0x357c>
   13d58:	mov	r4, #92	; 0x5c
   13d5c:	mov	r3, r4
   13d60:	b	139b8 <__lxstat64@plt+0x2b5c>
   13d64:	ldr	r3, [sp, #32]
   13d68:	cmp	r3, #0
   13d6c:	bne	14560 <__lxstat64@plt+0x3704>
   13d70:	mov	r5, r3
   13d74:	mov	r4, #92	; 0x5c
   13d78:	eor	r3, r3, #1
   13d7c:	ldr	r2, [sp, #36]	; 0x24
   13d80:	and	r3, r3, r2
   13d84:	tst	r3, #255	; 0xff
   13d88:	beq	13a90 <__lxstat64@plt+0x2c34>
   13d8c:	cmp	r9, fp
   13d90:	movhi	r3, #39	; 0x27
   13d94:	strbhi	r3, [r8, fp]
   13d98:	add	r3, fp, #1
   13d9c:	cmp	r9, r3
   13da0:	movhi	r2, #39	; 0x27
   13da4:	strbhi	r2, [r8, r3]
   13da8:	add	fp, fp, #2
   13dac:	mov	r3, #0
   13db0:	str	r3, [sp, #36]	; 0x24
   13db4:	b	13a90 <__lxstat64@plt+0x2c34>
   13db8:	mov	r3, #110	; 0x6e
   13dbc:	b	139a0 <__lxstat64@plt+0x2b44>
   13dc0:	mov	r3, #110	; 0x6e
   13dc4:	b	139a0 <__lxstat64@plt+0x2b44>
   13dc8:	mov	r3, #0
   13dcc:	str	r3, [sp, #44]	; 0x2c
   13dd0:	mov	r3, #110	; 0x6e
   13dd4:	b	139a0 <__lxstat64@plt+0x2b44>
   13dd8:	mov	r8, r9
   13ddc:	mov	r7, #2
   13de0:	b	14580 <__lxstat64@plt+0x3724>
   13de4:	mov	r3, #97	; 0x61
   13de8:	b	139b8 <__lxstat64@plt+0x2b5c>
   13dec:	mov	r3, #97	; 0x61
   13df0:	b	139b8 <__lxstat64@plt+0x2b5c>
   13df4:	mov	r3, #0
   13df8:	str	r3, [sp, #44]	; 0x2c
   13dfc:	ldr	r3, [sp, #24]
   13e00:	cmn	r3, #1
   13e04:	beq	13e30 <__lxstat64@plt+0x2fd4>
   13e08:	ldr	r3, [sp, #24]
   13e0c:	subs	r3, r3, #1
   13e10:	movne	r3, #1
   13e14:	cmp	r3, #0
   13e18:	bne	14398 <__lxstat64@plt+0x353c>
   13e1c:	cmp	r6, #0
   13e20:	beq	13e60 <__lxstat64@plt+0x3004>
   13e24:	mov	r5, #0
   13e28:	mov	r3, r5
   13e2c:	b	139cc <__lxstat64@plt+0x2b70>
   13e30:	ldr	r3, [sp, #48]	; 0x30
   13e34:	ldrb	r3, [r3, #1]
   13e38:	adds	r3, r3, #0
   13e3c:	movne	r3, #1
   13e40:	b	13e14 <__lxstat64@plt+0x2fb8>
   13e44:	mov	r3, #0
   13e48:	str	r3, [sp, #44]	; 0x2c
   13e4c:	b	13e1c <__lxstat64@plt+0x2fc0>
   13e50:	mov	r3, #0
   13e54:	str	r3, [sp, #44]	; 0x2c
   13e58:	b	13e60 <__lxstat64@plt+0x3004>
   13e5c:	ldr	r5, [sp, #44]	; 0x2c
   13e60:	ldr	r3, [sp, #32]
   13e64:	cmp	sl, #2
   13e68:	movne	r3, #0
   13e6c:	andeq	r3, r3, #1
   13e70:	cmp	r3, #0
   13e74:	beq	139cc <__lxstat64@plt+0x2b70>
   13e78:	mov	r8, r9
   13e7c:	mov	r7, #2
   13e80:	b	14580 <__lxstat64@plt+0x3724>
   13e84:	ldr	r5, [sp, #32]
   13e88:	b	13e60 <__lxstat64@plt+0x3004>
   13e8c:	mov	r3, #0
   13e90:	str	r3, [sp, #44]	; 0x2c
   13e94:	mov	r5, r3
   13e98:	b	13e60 <__lxstat64@plt+0x3004>
   13e9c:	mov	r3, #0
   13ea0:	str	r3, [sp, #44]	; 0x2c
   13ea4:	cmp	sl, #2
   13ea8:	strne	r5, [sp, #68]	; 0x44
   13eac:	movne	r3, #0
   13eb0:	movne	r4, #39	; 0x27
   13eb4:	bne	139cc <__lxstat64@plt+0x2b70>
   13eb8:	ldr	r3, [sp, #32]
   13ebc:	cmp	r3, #0
   13ec0:	bne	1456c <__lxstat64@plt+0x3710>
   13ec4:	ldr	r3, [sp, #72]	; 0x48
   13ec8:	clz	r3, r3
   13ecc:	lsr	r3, r3, #5
   13ed0:	cmp	r9, #0
   13ed4:	moveq	r3, #0
   13ed8:	cmp	r3, #0
   13edc:	movne	r3, #0
   13ee0:	bne	13f08 <__lxstat64@plt+0x30ac>
   13ee4:	cmp	r9, fp
   13ee8:	movhi	r3, #39	; 0x27
   13eec:	strbhi	r3, [r8, fp]
   13ef0:	add	r3, fp, #1
   13ef4:	cmp	r9, r3
   13ef8:	movhi	r2, #92	; 0x5c
   13efc:	strbhi	r2, [r8, r3]
   13f00:	mov	r3, r9
   13f04:	ldr	r9, [sp, #72]	; 0x48
   13f08:	add	r2, fp, #2
   13f0c:	cmp	r2, r3
   13f10:	movcc	r1, #39	; 0x27
   13f14:	strbcc	r1, [r8, r2]
   13f18:	add	fp, fp, #3
   13f1c:	str	r5, [sp, #68]	; 0x44
   13f20:	ldr	r2, [sp, #32]
   13f24:	str	r2, [sp, #36]	; 0x24
   13f28:	str	r9, [sp, #72]	; 0x48
   13f2c:	mov	r9, r3
   13f30:	mov	r4, #39	; 0x27
   13f34:	mov	r3, #0
   13f38:	b	13a18 <__lxstat64@plt+0x2bbc>
   13f3c:	mov	r3, #0
   13f40:	str	r3, [sp, #44]	; 0x2c
   13f44:	ldr	r7, [sp, #76]	; 0x4c
   13f48:	cmp	r7, #1
   13f4c:	bne	13f84 <__lxstat64@plt+0x3128>
   13f50:	bl	10d60 <__ctype_b_loc@plt>
   13f54:	ldr	r2, [r0]
   13f58:	lsl	r3, r4, #1
   13f5c:	ldrh	r5, [r2, r3]
   13f60:	ubfx	r5, r5, #14, #1
   13f64:	mov	ip, r7
   13f68:	eor	r3, r5, #1
   13f6c:	ldr	r2, [sp, #28]
   13f70:	and	r3, r3, r2
   13f74:	ands	r3, r3, #255	; 0xff
   13f78:	beq	139cc <__lxstat64@plt+0x2b70>
   13f7c:	mov	r5, #0
   13f80:	b	141e0 <__lxstat64@plt+0x3384>
   13f84:	mov	r2, #0
   13f88:	mov	r3, #0
   13f8c:	strd	r2, [sp, #104]	; 0x68
   13f90:	ldr	r3, [sp, #24]
   13f94:	cmn	r3, #1
   13f98:	beq	13fbc <__lxstat64@plt+0x3160>
   13f9c:	mov	r3, #0
   13fa0:	str	r4, [sp, #88]	; 0x58
   13fa4:	str	fp, [sp, #92]	; 0x5c
   13fa8:	str	r8, [sp, #56]	; 0x38
   13fac:	mov	r8, r3
   13fb0:	str	r9, [sp, #84]	; 0x54
   13fb4:	ldr	r9, [sp, #48]	; 0x30
   13fb8:	b	14108 <__lxstat64@plt+0x32ac>
   13fbc:	ldr	r0, [sp, #48]	; 0x30
   13fc0:	bl	10d78 <strlen@plt>
   13fc4:	str	r0, [sp, #24]
   13fc8:	b	13f9c <__lxstat64@plt+0x3140>
   13fcc:	mov	r1, fp
   13fd0:	ldr	r4, [sp, #88]	; 0x58
   13fd4:	mov	r2, r8
   13fd8:	mov	ip, r8
   13fdc:	ldr	fp, [sp, #92]	; 0x5c
   13fe0:	ldr	r8, [sp, #56]	; 0x38
   13fe4:	ldr	r9, [sp, #84]	; 0x54
   13fe8:	ldr	r0, [sp, #24]
   13fec:	cmp	r7, r0
   13ff0:	bcs	141a8 <__lxstat64@plt+0x334c>
   13ff4:	ldrb	r3, [r1]
   13ff8:	cmp	r3, #0
   13ffc:	beq	141b0 <__lxstat64@plt+0x3354>
   14000:	mov	r3, r1
   14004:	add	r2, r2, #1
   14008:	add	r1, r6, r2
   1400c:	cmp	r0, r1
   14010:	bls	141b8 <__lxstat64@plt+0x335c>
   14014:	ldrb	r1, [r3, #1]!
   14018:	cmp	r1, #0
   1401c:	bne	14004 <__lxstat64@plt+0x31a8>
   14020:	mov	ip, r2
   14024:	mov	r5, #0
   14028:	b	141d8 <__lxstat64@plt+0x337c>
   1402c:	ldr	r3, [sp, #56]	; 0x38
   14030:	str	r3, [sp, #64]	; 0x40
   14034:	ldr	r8, [sp, #84]	; 0x54
   14038:	mov	r7, #2
   1403c:	b	14580 <__lxstat64@plt+0x3724>
   14040:	cmp	r2, r7
   14044:	beq	140e4 <__lxstat64@plt+0x3288>
   14048:	ldrb	r3, [r2], #1
   1404c:	sub	r3, r3, #91	; 0x5b
   14050:	cmp	r3, #33	; 0x21
   14054:	ldrls	pc, [pc, r3, lsl #2]
   14058:	b	14040 <__lxstat64@plt+0x31e4>
   1405c:	andeq	r4, r1, ip, lsr #32
   14060:	andeq	r4, r1, ip, lsr #32
   14064:	andeq	r4, r1, r0, asr #32
   14068:	andeq	r4, r1, ip, lsr #32
   1406c:	andeq	r4, r1, r0, asr #32
   14070:	andeq	r4, r1, ip, lsr #32
   14074:	andeq	r4, r1, r0, asr #32
   14078:	andeq	r4, r1, r0, asr #32
   1407c:	andeq	r4, r1, r0, asr #32
   14080:	andeq	r4, r1, r0, asr #32
   14084:	andeq	r4, r1, r0, asr #32
   14088:	andeq	r4, r1, r0, asr #32
   1408c:	andeq	r4, r1, r0, asr #32
   14090:	andeq	r4, r1, r0, asr #32
   14094:	andeq	r4, r1, r0, asr #32
   14098:	andeq	r4, r1, r0, asr #32
   1409c:	andeq	r4, r1, r0, asr #32
   140a0:	andeq	r4, r1, r0, asr #32
   140a4:	andeq	r4, r1, r0, asr #32
   140a8:	andeq	r4, r1, r0, asr #32
   140ac:	andeq	r4, r1, r0, asr #32
   140b0:	andeq	r4, r1, r0, asr #32
   140b4:	andeq	r4, r1, r0, asr #32
   140b8:	andeq	r4, r1, r0, asr #32
   140bc:	andeq	r4, r1, r0, asr #32
   140c0:	andeq	r4, r1, r0, asr #32
   140c4:	andeq	r4, r1, r0, asr #32
   140c8:	andeq	r4, r1, r0, asr #32
   140cc:	andeq	r4, r1, r0, asr #32
   140d0:	andeq	r4, r1, r0, asr #32
   140d4:	andeq	r4, r1, r0, asr #32
   140d8:	andeq	r4, r1, r0, asr #32
   140dc:	andeq	r4, r1, r0, asr #32
   140e0:	andeq	r4, r1, ip, lsr #32
   140e4:	ldr	r0, [sp, #100]	; 0x64
   140e8:	bl	10cc4 <iswprint@plt>
   140ec:	cmp	r0, #0
   140f0:	moveq	r5, #0
   140f4:	add	r8, r8, r4
   140f8:	add	r0, sp, #104	; 0x68
   140fc:	bl	10c70 <mbsinit@plt>
   14100:	cmp	r0, #0
   14104:	bne	14174 <__lxstat64@plt+0x3318>
   14108:	add	r7, r6, r8
   1410c:	add	fp, r9, r7
   14110:	add	r3, sp, #104	; 0x68
   14114:	ldr	r2, [sp, #24]
   14118:	sub	r2, r2, r7
   1411c:	mov	r1, fp
   14120:	add	r0, sp, #100	; 0x64
   14124:	bl	165cc <__lxstat64@plt+0x5770>
   14128:	subs	r4, r0, #0
   1412c:	beq	141c4 <__lxstat64@plt+0x3368>
   14130:	cmn	r4, #1
   14134:	beq	1418c <__lxstat64@plt+0x3330>
   14138:	cmn	r4, #2
   1413c:	beq	13fcc <__lxstat64@plt+0x3170>
   14140:	ldr	r3, [sp, #32]
   14144:	cmp	sl, #2
   14148:	movne	r3, #0
   1414c:	andeq	r3, r3, #1
   14150:	cmp	r3, #0
   14154:	beq	140e4 <__lxstat64@plt+0x3288>
   14158:	cmp	r4, #1
   1415c:	bls	140e4 <__lxstat64@plt+0x3288>
   14160:	add	r2, r7, #1
   14164:	add	r2, r9, r2
   14168:	add	r3, r9, r4
   1416c:	add	r7, r3, r7
   14170:	b	14048 <__lxstat64@plt+0x31ec>
   14174:	ldr	r4, [sp, #88]	; 0x58
   14178:	mov	ip, r8
   1417c:	ldr	fp, [sp, #92]	; 0x5c
   14180:	ldr	r8, [sp, #56]	; 0x38
   14184:	ldr	r9, [sp, #84]	; 0x54
   14188:	b	141d8 <__lxstat64@plt+0x337c>
   1418c:	ldr	r4, [sp, #88]	; 0x58
   14190:	mov	ip, r8
   14194:	ldr	fp, [sp, #92]	; 0x5c
   14198:	ldr	r8, [sp, #56]	; 0x38
   1419c:	ldr	r9, [sp, #84]	; 0x54
   141a0:	mov	r5, #0
   141a4:	b	141d8 <__lxstat64@plt+0x337c>
   141a8:	mov	r5, #0
   141ac:	b	141d8 <__lxstat64@plt+0x337c>
   141b0:	mov	r5, #0
   141b4:	b	141d8 <__lxstat64@plt+0x337c>
   141b8:	mov	ip, r2
   141bc:	mov	r5, #0
   141c0:	b	141d8 <__lxstat64@plt+0x337c>
   141c4:	ldr	r4, [sp, #88]	; 0x58
   141c8:	mov	ip, r8
   141cc:	ldr	fp, [sp, #92]	; 0x5c
   141d0:	ldr	r8, [sp, #56]	; 0x38
   141d4:	ldr	r9, [sp, #84]	; 0x54
   141d8:	cmp	ip, #1
   141dc:	bls	13f68 <__lxstat64@plt+0x310c>
   141e0:	add	lr, r6, ip
   141e4:	ldr	r3, [sp, #48]	; 0x30
   141e8:	add	r1, r3, r6
   141ec:	mov	r3, #0
   141f0:	eor	r0, r5, #1
   141f4:	ldr	r2, [sp, #28]
   141f8:	and	r0, r0, r2
   141fc:	uxtb	r0, r0
   14200:	str	r0, [sp, #56]	; 0x38
   14204:	mov	r7, #92	; 0x5c
   14208:	ldr	ip, [sp, #36]	; 0x24
   1420c:	str	r5, [sp, #84]	; 0x54
   14210:	ldr	r2, [sp, #44]	; 0x2c
   14214:	b	14284 <__lxstat64@plt+0x3428>
   14218:	cmp	r2, #0
   1421c:	beq	1422c <__lxstat64@plt+0x33d0>
   14220:	cmp	r9, fp
   14224:	strbhi	r7, [r8, fp]
   14228:	add	fp, fp, #1
   1422c:	add	r5, r6, #1
   14230:	cmp	r5, lr
   14234:	bcs	14340 <__lxstat64@plt+0x34e4>
   14238:	eor	r2, r3, #1
   1423c:	and	r2, r2, ip
   14240:	ands	r2, r2, #255	; 0xff
   14244:	beq	1435c <__lxstat64@plt+0x3500>
   14248:	cmp	r9, fp
   1424c:	movhi	r2, #39	; 0x27
   14250:	strbhi	r2, [r8, fp]
   14254:	add	r2, fp, #1
   14258:	cmp	r9, r2
   1425c:	movhi	ip, #39	; 0x27
   14260:	strbhi	ip, [r8, r2]
   14264:	add	fp, fp, #2
   14268:	ldr	ip, [sp, #56]	; 0x38
   1426c:	mov	r2, ip
   14270:	mov	r6, r5
   14274:	cmp	r9, fp
   14278:	strbhi	r4, [r8, fp]
   1427c:	add	fp, fp, #1
   14280:	ldrb	r4, [r1, #1]!
   14284:	cmp	r0, #0
   14288:	beq	14218 <__lxstat64@plt+0x33bc>
   1428c:	ldr	r3, [sp, #32]
   14290:	cmp	r3, #0
   14294:	bne	14528 <__lxstat64@plt+0x36cc>
   14298:	eor	r3, ip, #1
   1429c:	cmp	sl, #2
   142a0:	movne	r3, #0
   142a4:	andeq	r3, r3, #1
   142a8:	cmp	r3, #0
   142ac:	beq	142e4 <__lxstat64@plt+0x3488>
   142b0:	cmp	r9, fp
   142b4:	movhi	ip, #39	; 0x27
   142b8:	strbhi	ip, [r8, fp]
   142bc:	add	ip, fp, #1
   142c0:	cmp	r9, ip
   142c4:	movhi	r5, #36	; 0x24
   142c8:	strbhi	r5, [r8, ip]
   142cc:	add	ip, fp, #2
   142d0:	cmp	r9, ip
   142d4:	movhi	r5, #39	; 0x27
   142d8:	strbhi	r5, [r8, ip]
   142dc:	add	fp, fp, #3
   142e0:	mov	ip, r3
   142e4:	cmp	r9, fp
   142e8:	strbhi	r7, [r8, fp]
   142ec:	add	r3, fp, #1
   142f0:	cmp	r9, r3
   142f4:	bls	14304 <__lxstat64@plt+0x34a8>
   142f8:	lsr	r5, r4, #6
   142fc:	add	r5, r5, #48	; 0x30
   14300:	strb	r5, [r8, r3]
   14304:	add	r3, fp, #2
   14308:	cmp	r9, r3
   1430c:	bls	1431c <__lxstat64@plt+0x34c0>
   14310:	ubfx	r5, r4, #3, #3
   14314:	add	r5, r5, #48	; 0x30
   14318:	strb	r5, [r8, r3]
   1431c:	add	fp, fp, #3
   14320:	and	r4, r4, #7
   14324:	add	r4, r4, #48	; 0x30
   14328:	add	r5, r6, #1
   1432c:	cmp	r5, lr
   14330:	bcs	1434c <__lxstat64@plt+0x34f0>
   14334:	ldr	r3, [sp, #56]	; 0x38
   14338:	mov	r6, r5
   1433c:	b	14274 <__lxstat64@plt+0x3418>
   14340:	str	ip, [sp, #36]	; 0x24
   14344:	ldr	r5, [sp, #84]	; 0x54
   14348:	b	13d78 <__lxstat64@plt+0x2f1c>
   1434c:	str	ip, [sp, #36]	; 0x24
   14350:	ldr	r5, [sp, #84]	; 0x54
   14354:	mov	r3, r0
   14358:	b	13d78 <__lxstat64@plt+0x2f1c>
   1435c:	mov	r6, r5
   14360:	b	14274 <__lxstat64@plt+0x3418>
   14364:	ldr	r3, [sp, #44]	; 0x2c
   14368:	b	139cc <__lxstat64@plt+0x2b70>
   1436c:	mov	r5, #0
   14370:	mov	r3, r5
   14374:	mov	r4, #63	; 0x3f
   14378:	b	139cc <__lxstat64@plt+0x2b70>
   1437c:	mov	r5, #0
   14380:	mov	r3, r5
   14384:	mov	r4, #63	; 0x3f
   14388:	b	139cc <__lxstat64@plt+0x2b70>
   1438c:	mov	r5, #0
   14390:	mov	r3, r5
   14394:	b	139cc <__lxstat64@plt+0x2b70>
   14398:	mov	r5, #0
   1439c:	mov	r3, r5
   143a0:	b	139cc <__lxstat64@plt+0x2b70>
   143a4:	ldr	r5, [sp, #44]	; 0x2c
   143a8:	ldr	r3, [sp, #32]
   143ac:	b	139cc <__lxstat64@plt+0x2b70>
   143b0:	ldr	r5, [sp, #44]	; 0x2c
   143b4:	mov	r3, #0
   143b8:	str	r3, [sp, #44]	; 0x2c
   143bc:	b	139cc <__lxstat64@plt+0x2b70>
   143c0:	mov	r4, r3
   143c4:	mov	r5, #0
   143c8:	b	13a24 <__lxstat64@plt+0x2bc8>
   143cc:	mov	r5, #0
   143d0:	mov	r4, #97	; 0x61
   143d4:	b	13a24 <__lxstat64@plt+0x2bc8>
   143d8:	mov	r5, #0
   143dc:	mov	r3, r5
   143e0:	mov	r4, #92	; 0x5c
   143e4:	b	13d78 <__lxstat64@plt+0x2f1c>
   143e8:	ldr	r3, [sp, #48]	; 0x30
   143ec:	ldrb	r5, [r3, r6]
   143f0:	adds	r5, r5, #0
   143f4:	movne	r5, #1
   143f8:	b	13ac8 <__lxstat64@plt+0x2c6c>
   143fc:	cmp	sl, #2
   14400:	movne	r3, #0
   14404:	moveq	r3, #1
   14408:	ldr	r1, [sp, #32]
   1440c:	cmp	fp, #0
   14410:	andeq	r2, r3, r1
   14414:	movne	r2, #0
   14418:	cmp	r2, #0
   1441c:	bne	1453c <__lxstat64@plt+0x36e0>
   14420:	eor	r2, r1, #1
   14424:	uxtb	r2, r2
   14428:	and	r3, r3, r2
   1442c:	ldr	r1, [sp, #68]	; 0x44
   14430:	ands	r3, r1, r3
   14434:	beq	144c8 <__lxstat64@plt+0x366c>
   14438:	ldr	r2, [sp, #40]	; 0x28
   1443c:	cmp	r2, #0
   14440:	bne	14478 <__lxstat64@plt+0x361c>
   14444:	ldr	r2, [sp, #72]	; 0x48
   14448:	adds	r2, r2, #0
   1444c:	movne	r2, #1
   14450:	cmp	r9, #0
   14454:	movne	r2, #0
   14458:	str	r2, [sp, #68]	; 0x44
   1445c:	mov	sl, #2
   14460:	ldr	r1, [sp, #40]	; 0x28
   14464:	str	r1, [sp, #32]
   14468:	cmp	r2, #0
   1446c:	beq	144bc <__lxstat64@plt+0x3660>
   14470:	ldr	r9, [sp, #72]	; 0x48
   14474:	b	131d0 <__lxstat64@plt+0x2374>
   14478:	ldr	r3, [sp, #168]	; 0xa8
   1447c:	str	r3, [sp, #16]
   14480:	ldr	r3, [sp, #164]	; 0xa4
   14484:	str	r3, [sp, #12]
   14488:	ldr	r3, [sp, #160]	; 0xa0
   1448c:	str	r3, [sp, #8]
   14490:	ldr	r3, [sp, #156]	; 0x9c
   14494:	str	r3, [sp, #4]
   14498:	mov	r3, #5
   1449c:	str	r3, [sp]
   144a0:	ldr	r3, [sp, #24]
   144a4:	ldr	r2, [sp, #48]	; 0x30
   144a8:	ldr	r1, [sp, #72]	; 0x48
   144ac:	ldr	r0, [sp, #64]	; 0x40
   144b0:	bl	13158 <__lxstat64@plt+0x22fc>
   144b4:	mov	fp, r0
   144b8:	b	145d8 <__lxstat64@plt+0x377c>
   144bc:	mov	r8, r9
   144c0:	mov	r2, r3
   144c4:	b	144cc <__lxstat64@plt+0x3670>
   144c8:	mov	r8, r9
   144cc:	ldr	r3, [sp, #60]	; 0x3c
   144d0:	cmp	r3, #0
   144d4:	moveq	r2, #0
   144d8:	andne	r2, r2, #1
   144dc:	cmp	r2, #0
   144e0:	beq	14510 <__lxstat64@plt+0x36b4>
   144e4:	mov	r2, r3
   144e8:	ldrb	r3, [r3]
   144ec:	cmp	r3, #0
   144f0:	beq	14510 <__lxstat64@plt+0x36b4>
   144f4:	ldr	r1, [sp, #64]	; 0x40
   144f8:	cmp	r8, fp
   144fc:	strbhi	r3, [r1, fp]
   14500:	add	fp, fp, #1
   14504:	ldrb	r3, [r2, #1]!
   14508:	cmp	r3, #0
   1450c:	bne	144f8 <__lxstat64@plt+0x369c>
   14510:	cmp	r8, fp
   14514:	bls	145d8 <__lxstat64@plt+0x377c>
   14518:	mov	r3, #0
   1451c:	ldr	r2, [sp, #64]	; 0x40
   14520:	strb	r3, [r2, fp]
   14524:	b	145d8 <__lxstat64@plt+0x377c>
   14528:	mov	r8, r9
   1452c:	mov	r7, sl
   14530:	ldr	r3, [sp, #32]
   14534:	str	r3, [sp, #28]
   14538:	b	14580 <__lxstat64@plt+0x3724>
   1453c:	mov	r8, r9
   14540:	mov	r7, #2
   14544:	b	14580 <__lxstat64@plt+0x3724>
   14548:	mov	r8, r9
   1454c:	mov	r7, sl
   14550:	b	14580 <__lxstat64@plt+0x3724>
   14554:	mov	r8, r9
   14558:	mov	r7, sl
   1455c:	b	14580 <__lxstat64@plt+0x3724>
   14560:	mov	r8, r9
   14564:	mov	r7, sl
   14568:	b	14580 <__lxstat64@plt+0x3724>
   1456c:	mov	r8, r9
   14570:	mov	r7, sl
   14574:	b	14580 <__lxstat64@plt+0x3724>
   14578:	mov	r8, r9
   1457c:	mov	r7, sl
   14580:	ldr	r3, [sp, #28]
   14584:	cmp	r7, #2
   14588:	movne	r3, #0
   1458c:	andeq	r3, r3, #1
   14590:	cmp	r3, #0
   14594:	movne	r7, #4
   14598:	ldr	r3, [sp, #168]	; 0xa8
   1459c:	str	r3, [sp, #16]
   145a0:	ldr	r3, [sp, #164]	; 0xa4
   145a4:	str	r3, [sp, #12]
   145a8:	mov	r3, #0
   145ac:	str	r3, [sp, #8]
   145b0:	ldr	r3, [sp, #156]	; 0x9c
   145b4:	bic	r3, r3, #2
   145b8:	str	r3, [sp, #4]
   145bc:	str	r7, [sp]
   145c0:	ldr	r3, [sp, #24]
   145c4:	ldr	r2, [sp, #48]	; 0x30
   145c8:	mov	r1, r8
   145cc:	ldr	r0, [sp, #64]	; 0x40
   145d0:	bl	13158 <__lxstat64@plt+0x22fc>
   145d4:	mov	fp, r0
   145d8:	mov	r0, fp
   145dc:	add	sp, sp, #116	; 0x74
   145e0:	ldrd	r4, [sp]
   145e4:	ldrd	r6, [sp, #8]
   145e8:	ldrd	r8, [sp, #16]
   145ec:	ldrd	sl, [sp, #24]
   145f0:	add	sp, sp, #32
   145f4:	pop	{pc}		; (ldr pc, [sp], #4)
   145f8:	mov	r8, r9
   145fc:	mov	r7, sl
   14600:	b	14598 <__lxstat64@plt+0x373c>
   14604:	add	fp, fp, #4
   14608:	str	r3, [sp, #36]	; 0x24
   1460c:	mov	r5, #0
   14610:	mov	r4, #48	; 0x30
   14614:	b	139cc <__lxstat64@plt+0x2b70>
   14618:	mov	r3, #1
   1461c:	str	r3, [sp, #32]
   14620:	str	r3, [sp, #28]
   14624:	str	r3, [sp, #52]	; 0x34
   14628:	movw	r3, #31308	; 0x7a4c
   1462c:	movt	r3, #1
   14630:	str	r3, [sp, #60]	; 0x3c
   14634:	mov	fp, #0
   14638:	mov	sl, #5
   1463c:	b	13230 <__lxstat64@plt+0x23d4>
   14640:	ldr	r3, [sp, #48]	; 0x30
   14644:	ldrb	r4, [r3, r6]
   14648:	cmp	r4, #126	; 0x7e
   1464c:	ldrls	pc, [pc, r4, lsl #2]
   14650:	b	13f3c <__lxstat64@plt+0x30e0>
   14654:	andeq	r3, r1, r4, asr #13
   14658:	andeq	r3, r1, ip, lsr pc
   1465c:	andeq	r3, r1, ip, lsr pc
   14660:	andeq	r3, r1, ip, lsr pc
   14664:	andeq	r3, r1, ip, lsr pc
   14668:	andeq	r3, r1, ip, lsr pc
   1466c:	andeq	r3, r1, ip, lsr pc
   14670:	andeq	r4, r1, ip, asr #7
   14674:	andeq	r3, r1, r8, ror #18
   14678:	andeq	r3, r1, ip, lsl #26
   1467c:	andeq	r3, r1, r8, asr #27
   14680:	andeq	r3, r1, r0, lsr #26
   14684:	andeq	r3, r1, ip, ror r9
   14688:	muleq	r1, r0, r9
   1468c:	andeq	r3, r1, ip, lsr pc
   14690:	andeq	r3, r1, ip, lsr pc
   14694:	andeq	r3, r1, ip, lsr pc
   14698:	andeq	r3, r1, ip, lsr pc
   1469c:	andeq	r3, r1, ip, lsr pc
   146a0:	andeq	r3, r1, ip, lsr pc
   146a4:	andeq	r3, r1, ip, lsr pc
   146a8:	andeq	r3, r1, ip, lsr pc
   146ac:	andeq	r3, r1, ip, lsr pc
   146b0:	andeq	r3, r1, ip, lsr pc
   146b4:	andeq	r3, r1, ip, lsr pc
   146b8:	andeq	r3, r1, ip, lsr pc
   146bc:	andeq	r3, r1, ip, lsr pc
   146c0:	andeq	r3, r1, ip, lsr pc
   146c4:	andeq	r3, r1, ip, lsr pc
   146c8:	andeq	r3, r1, ip, lsr pc
   146cc:	andeq	r3, r1, ip, lsr pc
   146d0:	andeq	r3, r1, ip, lsr pc
   146d4:	andeq	r3, r1, r0, asr lr
   146d8:	andeq	r3, r1, ip, lsl #29
   146dc:	andeq	r3, r1, ip, lsl #29
   146e0:	andeq	r3, r1, r4, asr #28
   146e4:	andeq	r3, r1, ip, lsl #29
   146e8:			; <UNDEFINED> instruction: 0x000143b0
   146ec:	andeq	r3, r1, ip, lsl #29
   146f0:	muleq	r1, ip, lr
   146f4:	andeq	r3, r1, ip, lsl #29
   146f8:	andeq	r3, r1, ip, lsl #29
   146fc:	andeq	r3, r1, ip, lsl #29
   14700:			; <UNDEFINED> instruction: 0x000143b0
   14704:			; <UNDEFINED> instruction: 0x000143b0
   14708:			; <UNDEFINED> instruction: 0x000143b0
   1470c:			; <UNDEFINED> instruction: 0x000143b0
   14710:			; <UNDEFINED> instruction: 0x000143b0
   14714:			; <UNDEFINED> instruction: 0x000143b0
   14718:			; <UNDEFINED> instruction: 0x000143b0
   1471c:			; <UNDEFINED> instruction: 0x000143b0
   14720:			; <UNDEFINED> instruction: 0x000143b0
   14724:			; <UNDEFINED> instruction: 0x000143b0
   14728:			; <UNDEFINED> instruction: 0x000143b0
   1472c:			; <UNDEFINED> instruction: 0x000143b0
   14730:			; <UNDEFINED> instruction: 0x000143b0
   14734:			; <UNDEFINED> instruction: 0x000143b0
   14738:			; <UNDEFINED> instruction: 0x000143b0
   1473c:			; <UNDEFINED> instruction: 0x000143b0
   14740:	andeq	r3, r1, ip, lsl #29
   14744:	andeq	r3, r1, ip, lsl #29
   14748:	andeq	r3, r1, ip, lsl #29
   1474c:	andeq	r3, r1, ip, lsl #29
   14750:	strdeq	r3, [r1], -ip
   14754:	andeq	r3, r1, ip, lsr pc
   14758:			; <UNDEFINED> instruction: 0x000143b0
   1475c:			; <UNDEFINED> instruction: 0x000143b0
   14760:			; <UNDEFINED> instruction: 0x000143b0
   14764:			; <UNDEFINED> instruction: 0x000143b0
   14768:			; <UNDEFINED> instruction: 0x000143b0
   1476c:			; <UNDEFINED> instruction: 0x000143b0
   14770:			; <UNDEFINED> instruction: 0x000143b0
   14774:			; <UNDEFINED> instruction: 0x000143b0
   14778:			; <UNDEFINED> instruction: 0x000143b0
   1477c:			; <UNDEFINED> instruction: 0x000143b0
   14780:			; <UNDEFINED> instruction: 0x000143b0
   14784:			; <UNDEFINED> instruction: 0x000143b0
   14788:			; <UNDEFINED> instruction: 0x000143b0
   1478c:			; <UNDEFINED> instruction: 0x000143b0
   14790:			; <UNDEFINED> instruction: 0x000143b0
   14794:			; <UNDEFINED> instruction: 0x000143b0
   14798:			; <UNDEFINED> instruction: 0x000143b0
   1479c:			; <UNDEFINED> instruction: 0x000143b0
   147a0:			; <UNDEFINED> instruction: 0x000143b0
   147a4:			; <UNDEFINED> instruction: 0x000143b0
   147a8:			; <UNDEFINED> instruction: 0x000143b0
   147ac:			; <UNDEFINED> instruction: 0x000143b0
   147b0:			; <UNDEFINED> instruction: 0x000143b0
   147b4:			; <UNDEFINED> instruction: 0x000143b0
   147b8:			; <UNDEFINED> instruction: 0x000143b0
   147bc:			; <UNDEFINED> instruction: 0x000143b0
   147c0:	andeq	r3, r1, ip, lsl #29
   147c4:	andeq	r3, r1, r4, lsr sp
   147c8:			; <UNDEFINED> instruction: 0x000143b0
   147cc:	andeq	r3, r1, ip, lsl #29
   147d0:			; <UNDEFINED> instruction: 0x000143b0
   147d4:	andeq	r3, r1, ip, lsl #29
   147d8:			; <UNDEFINED> instruction: 0x000143b0
   147dc:			; <UNDEFINED> instruction: 0x000143b0
   147e0:			; <UNDEFINED> instruction: 0x000143b0
   147e4:			; <UNDEFINED> instruction: 0x000143b0
   147e8:			; <UNDEFINED> instruction: 0x000143b0
   147ec:			; <UNDEFINED> instruction: 0x000143b0
   147f0:			; <UNDEFINED> instruction: 0x000143b0
   147f4:			; <UNDEFINED> instruction: 0x000143b0
   147f8:			; <UNDEFINED> instruction: 0x000143b0
   147fc:			; <UNDEFINED> instruction: 0x000143b0
   14800:			; <UNDEFINED> instruction: 0x000143b0
   14804:			; <UNDEFINED> instruction: 0x000143b0
   14808:			; <UNDEFINED> instruction: 0x000143b0
   1480c:			; <UNDEFINED> instruction: 0x000143b0
   14810:			; <UNDEFINED> instruction: 0x000143b0
   14814:			; <UNDEFINED> instruction: 0x000143b0
   14818:			; <UNDEFINED> instruction: 0x000143b0
   1481c:			; <UNDEFINED> instruction: 0x000143b0
   14820:			; <UNDEFINED> instruction: 0x000143b0
   14824:			; <UNDEFINED> instruction: 0x000143b0
   14828:			; <UNDEFINED> instruction: 0x000143b0
   1482c:			; <UNDEFINED> instruction: 0x000143b0
   14830:			; <UNDEFINED> instruction: 0x000143b0
   14834:			; <UNDEFINED> instruction: 0x000143b0
   14838:			; <UNDEFINED> instruction: 0x000143b0
   1483c:			; <UNDEFINED> instruction: 0x000143b0
   14840:	strdeq	r3, [r1], -r4
   14844:	andeq	r3, r1, ip, lsl #29
   14848:	strdeq	r3, [r1], -r4
   1484c:	andeq	r3, r1, r4, asr #28
   14850:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14854:	strd	r6, [sp, #8]
   14858:	strd	r8, [sp, #16]
   1485c:	strd	sl, [sp, #24]
   14860:	str	lr, [sp, #32]
   14864:	sub	sp, sp, #52	; 0x34
   14868:	mov	r5, r0
   1486c:	str	r1, [sp, #24]
   14870:	str	r2, [sp, #28]
   14874:	mov	r4, r3
   14878:	bl	10d84 <__errno_location@plt>
   1487c:	str	r0, [sp, #32]
   14880:	ldr	r3, [r0]
   14884:	str	r3, [sp, #36]	; 0x24
   14888:	movw	r3, #33004	; 0x80ec
   1488c:	movt	r3, #2
   14890:	ldr	r6, [r3]
   14894:	cmn	r5, #-2147483647	; 0x80000001
   14898:	movne	r3, #0
   1489c:	moveq	r3, #1
   148a0:	orrs	r3, r3, r5, lsr #31
   148a4:	bne	14a08 <__lxstat64@plt+0x3bac>
   148a8:	movw	r3, #33004	; 0x80ec
   148ac:	movt	r3, #2
   148b0:	ldr	r2, [r3, #4]
   148b4:	cmp	r2, r5
   148b8:	bgt	14928 <__lxstat64@plt+0x3acc>
   148bc:	str	r2, [sp, #44]	; 0x2c
   148c0:	add	r3, r3, #8
   148c4:	cmp	r6, r3
   148c8:	beq	14a0c <__lxstat64@plt+0x3bb0>
   148cc:	sub	r2, r5, r2
   148d0:	mov	r3, #8
   148d4:	str	r3, [sp]
   148d8:	mvn	r3, #-2147483648	; 0x80000000
   148dc:	add	r2, r2, #1
   148e0:	add	r1, sp, #44	; 0x2c
   148e4:	mov	r0, r6
   148e8:	bl	15d74 <__lxstat64@plt+0x4f18>
   148ec:	mov	r6, r0
   148f0:	movw	r3, #33004	; 0x80ec
   148f4:	movt	r3, #2
   148f8:	str	r0, [r3]
   148fc:	movw	r7, #33004	; 0x80ec
   14900:	movt	r7, #2
   14904:	ldr	r0, [r7, #4]
   14908:	ldr	r2, [sp, #44]	; 0x2c
   1490c:	sub	r2, r2, r0
   14910:	lsl	r2, r2, #3
   14914:	mov	r1, #0
   14918:	add	r0, r6, r0, lsl #3
   1491c:	bl	10da8 <memset@plt>
   14920:	ldr	r3, [sp, #44]	; 0x2c
   14924:	str	r3, [r7, #4]
   14928:	add	fp, r6, r5, lsl #3
   1492c:	ldr	r8, [r6, r5, lsl #3]
   14930:	ldr	r7, [fp, #4]
   14934:	ldr	r3, [r4, #4]
   14938:	orr	r9, r3, #1
   1493c:	add	sl, r4, #8
   14940:	ldr	r3, [r4, #44]	; 0x2c
   14944:	str	r3, [sp, #16]
   14948:	ldr	r3, [r4, #40]	; 0x28
   1494c:	str	r3, [sp, #12]
   14950:	str	sl, [sp, #8]
   14954:	str	r9, [sp, #4]
   14958:	ldr	r3, [r4]
   1495c:	str	r3, [sp]
   14960:	ldr	r3, [sp, #28]
   14964:	ldr	r2, [sp, #24]
   14968:	mov	r1, r8
   1496c:	mov	r0, r7
   14970:	bl	13158 <__lxstat64@plt+0x22fc>
   14974:	cmp	r8, r0
   14978:	bhi	149dc <__lxstat64@plt+0x3b80>
   1497c:	add	r8, r0, #1
   14980:	str	r8, [r6, r5, lsl #3]
   14984:	movw	r3, #33116	; 0x815c
   14988:	movt	r3, #2
   1498c:	cmp	r7, r3
   14990:	beq	1499c <__lxstat64@plt+0x3b40>
   14994:	mov	r0, r7
   14998:	bl	16468 <__lxstat64@plt+0x560c>
   1499c:	mov	r0, r8
   149a0:	bl	15b70 <__lxstat64@plt+0x4d14>
   149a4:	mov	r7, r0
   149a8:	str	r0, [fp, #4]
   149ac:	ldr	r3, [r4, #44]	; 0x2c
   149b0:	str	r3, [sp, #16]
   149b4:	ldr	r3, [r4, #40]	; 0x28
   149b8:	str	r3, [sp, #12]
   149bc:	str	sl, [sp, #8]
   149c0:	str	r9, [sp, #4]
   149c4:	ldr	r3, [r4]
   149c8:	str	r3, [sp]
   149cc:	ldr	r3, [sp, #28]
   149d0:	ldr	r2, [sp, #24]
   149d4:	mov	r1, r8
   149d8:	bl	13158 <__lxstat64@plt+0x22fc>
   149dc:	ldr	r3, [sp, #32]
   149e0:	ldr	r2, [sp, #36]	; 0x24
   149e4:	str	r2, [r3]
   149e8:	mov	r0, r7
   149ec:	add	sp, sp, #52	; 0x34
   149f0:	ldrd	r4, [sp]
   149f4:	ldrd	r6, [sp, #8]
   149f8:	ldrd	r8, [sp, #16]
   149fc:	ldrd	sl, [sp, #24]
   14a00:	add	sp, sp, #32
   14a04:	pop	{pc}		; (ldr pc, [sp], #4)
   14a08:	bl	10e50 <abort@plt>
   14a0c:	sub	r2, r5, r2
   14a10:	mov	r3, #8
   14a14:	str	r3, [sp]
   14a18:	mvn	r3, #-2147483648	; 0x80000000
   14a1c:	add	r2, r2, #1
   14a20:	add	r1, sp, #44	; 0x2c
   14a24:	mov	r0, #0
   14a28:	bl	15d74 <__lxstat64@plt+0x4f18>
   14a2c:	mov	r6, r0
   14a30:	movw	r3, #33004	; 0x80ec
   14a34:	movt	r3, #2
   14a38:	str	r0, [r3]
   14a3c:	ldrd	r2, [r3, #8]
   14a40:	strd	r2, [r0]
   14a44:	b	148fc <__lxstat64@plt+0x3aa0>
   14a48:	strd	r4, [sp, #-16]!
   14a4c:	str	r6, [sp, #8]
   14a50:	str	lr, [sp, #12]
   14a54:	mov	r4, r0
   14a58:	bl	10d84 <__errno_location@plt>
   14a5c:	mov	r5, r0
   14a60:	ldr	r6, [r0]
   14a64:	cmp	r4, #0
   14a68:	ldr	r3, [pc, #32]	; 14a90 <__lxstat64@plt+0x3c34>
   14a6c:	moveq	r4, r3
   14a70:	mov	r1, #48	; 0x30
   14a74:	mov	r0, r4
   14a78:	bl	15ee4 <__lxstat64@plt+0x5088>
   14a7c:	str	r6, [r5]
   14a80:	ldrd	r4, [sp]
   14a84:	ldr	r6, [sp, #8]
   14a88:	add	sp, sp, #12
   14a8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a90:	andeq	r8, r2, ip, asr r2
   14a94:	subs	r3, r0, #0
   14a98:	ldr	r2, [pc, #8]	; 14aa8 <__lxstat64@plt+0x3c4c>
   14a9c:	moveq	r3, r2
   14aa0:	ldr	r0, [r3]
   14aa4:	bx	lr
   14aa8:	andeq	r8, r2, ip, asr r2
   14aac:	subs	r3, r0, #0
   14ab0:	ldr	r2, [pc, #8]	; 14ac0 <__lxstat64@plt+0x3c64>
   14ab4:	moveq	r3, r2
   14ab8:	str	r1, [r3]
   14abc:	bx	lr
   14ac0:	andeq	r8, r2, ip, asr r2
   14ac4:	push	{lr}		; (str lr, [sp, #-4]!)
   14ac8:	subs	r3, r0, #0
   14acc:	ldr	r0, [pc, #44]	; 14b00 <__lxstat64@plt+0x3ca4>
   14ad0:	moveq	r3, r0
   14ad4:	add	r3, r3, #8
   14ad8:	lsr	lr, r1, #5
   14adc:	and	r1, r1, #31
   14ae0:	ldr	ip, [r3, lr, lsl #2]
   14ae4:	lsr	r0, ip, r1
   14ae8:	eor	r2, r2, r0
   14aec:	and	r2, r2, #1
   14af0:	eor	r1, ip, r2, lsl r1
   14af4:	str	r1, [r3, lr, lsl #2]
   14af8:	and	r0, r0, #1
   14afc:	pop	{pc}		; (ldr pc, [sp], #4)
   14b00:	andeq	r8, r2, ip, asr r2
   14b04:	subs	r3, r0, #0
   14b08:	ldr	r2, [pc, #12]	; 14b1c <__lxstat64@plt+0x3cc0>
   14b0c:	moveq	r3, r2
   14b10:	ldr	r0, [r3, #4]
   14b14:	str	r1, [r3, #4]
   14b18:	bx	lr
   14b1c:	andeq	r8, r2, ip, asr r2
   14b20:	subs	r3, r0, #0
   14b24:	ldr	r0, [pc, #44]	; 14b58 <__lxstat64@plt+0x3cfc>
   14b28:	moveq	r3, r0
   14b2c:	mov	r0, #10
   14b30:	str	r0, [r3]
   14b34:	cmp	r2, #0
   14b38:	cmpne	r1, #0
   14b3c:	beq	14b4c <__lxstat64@plt+0x3cf0>
   14b40:	str	r1, [r3, #40]	; 0x28
   14b44:	str	r2, [r3, #44]	; 0x2c
   14b48:	bx	lr
   14b4c:	str	r4, [sp, #-8]!
   14b50:	str	lr, [sp, #4]
   14b54:	bl	10e50 <abort@plt>
   14b58:	andeq	r8, r2, ip, asr r2
   14b5c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14b60:	strd	r6, [sp, #8]
   14b64:	strd	r8, [sp, #16]
   14b68:	str	sl, [sp, #24]
   14b6c:	str	lr, [sp, #28]
   14b70:	sub	sp, sp, #24
   14b74:	mov	r7, r0
   14b78:	mov	r8, r1
   14b7c:	mov	r9, r2
   14b80:	mov	sl, r3
   14b84:	ldr	r4, [sp, #56]	; 0x38
   14b88:	cmp	r4, #0
   14b8c:	ldr	r3, [pc, #104]	; 14bfc <__lxstat64@plt+0x3da0>
   14b90:	moveq	r4, r3
   14b94:	bl	10d84 <__errno_location@plt>
   14b98:	mov	r5, r0
   14b9c:	ldr	r6, [r0]
   14ba0:	ldr	r3, [r4, #44]	; 0x2c
   14ba4:	str	r3, [sp, #16]
   14ba8:	ldr	r3, [r4, #40]	; 0x28
   14bac:	str	r3, [sp, #12]
   14bb0:	add	r3, r4, #8
   14bb4:	str	r3, [sp, #8]
   14bb8:	ldr	r3, [r4, #4]
   14bbc:	str	r3, [sp, #4]
   14bc0:	ldr	r3, [r4]
   14bc4:	str	r3, [sp]
   14bc8:	mov	r3, sl
   14bcc:	mov	r2, r9
   14bd0:	mov	r1, r8
   14bd4:	mov	r0, r7
   14bd8:	bl	13158 <__lxstat64@plt+0x22fc>
   14bdc:	str	r6, [r5]
   14be0:	add	sp, sp, #24
   14be4:	ldrd	r4, [sp]
   14be8:	ldrd	r6, [sp, #8]
   14bec:	ldrd	r8, [sp, #16]
   14bf0:	ldr	sl, [sp, #24]
   14bf4:	add	sp, sp, #28
   14bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bfc:	andeq	r8, r2, ip, asr r2
   14c00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14c04:	strd	r6, [sp, #8]
   14c08:	strd	r8, [sp, #16]
   14c0c:	strd	sl, [sp, #24]
   14c10:	str	lr, [sp, #32]
   14c14:	sub	sp, sp, #44	; 0x2c
   14c18:	mov	r8, r0
   14c1c:	mov	sl, r1
   14c20:	mov	r6, r2
   14c24:	subs	r4, r3, #0
   14c28:	ldr	r3, [pc, #200]	; 14cf8 <__lxstat64@plt+0x3e9c>
   14c2c:	moveq	r4, r3
   14c30:	bl	10d84 <__errno_location@plt>
   14c34:	mov	r7, r0
   14c38:	ldr	fp, [r0]
   14c3c:	ldr	r5, [r4, #4]
   14c40:	cmp	r6, #0
   14c44:	orreq	r5, r5, #1
   14c48:	add	r9, r4, #8
   14c4c:	ldr	r3, [r4, #44]	; 0x2c
   14c50:	str	r3, [sp, #16]
   14c54:	ldr	r3, [r4, #40]	; 0x28
   14c58:	str	r3, [sp, #12]
   14c5c:	str	r9, [sp, #8]
   14c60:	str	r5, [sp, #4]
   14c64:	ldr	r3, [r4]
   14c68:	str	r3, [sp]
   14c6c:	str	sl, [sp, #36]	; 0x24
   14c70:	mov	r3, sl
   14c74:	str	r8, [sp, #32]
   14c78:	mov	r2, r8
   14c7c:	mov	r1, #0
   14c80:	mov	r0, r1
   14c84:	bl	13158 <__lxstat64@plt+0x22fc>
   14c88:	mov	sl, r0
   14c8c:	add	r8, r0, #1
   14c90:	mov	r0, r8
   14c94:	bl	15b70 <__lxstat64@plt+0x4d14>
   14c98:	str	r0, [sp, #28]
   14c9c:	ldr	r3, [r4, #44]	; 0x2c
   14ca0:	str	r3, [sp, #16]
   14ca4:	ldr	r3, [r4, #40]	; 0x28
   14ca8:	str	r3, [sp, #12]
   14cac:	str	r9, [sp, #8]
   14cb0:	str	r5, [sp, #4]
   14cb4:	ldr	r3, [r4]
   14cb8:	str	r3, [sp]
   14cbc:	ldr	r3, [sp, #36]	; 0x24
   14cc0:	ldr	r2, [sp, #32]
   14cc4:	mov	r1, r8
   14cc8:	bl	13158 <__lxstat64@plt+0x22fc>
   14ccc:	str	fp, [r7]
   14cd0:	cmp	r6, #0
   14cd4:	strne	sl, [r6]
   14cd8:	ldr	r0, [sp, #28]
   14cdc:	add	sp, sp, #44	; 0x2c
   14ce0:	ldrd	r4, [sp]
   14ce4:	ldrd	r6, [sp, #8]
   14ce8:	ldrd	r8, [sp, #16]
   14cec:	ldrd	sl, [sp, #24]
   14cf0:	add	sp, sp, #32
   14cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   14cf8:	andeq	r8, r2, ip, asr r2
   14cfc:	str	r4, [sp, #-8]!
   14d00:	str	lr, [sp, #4]
   14d04:	mov	r3, r2
   14d08:	mov	r2, #0
   14d0c:	bl	14c00 <__lxstat64@plt+0x3da4>
   14d10:	ldr	r4, [sp]
   14d14:	add	sp, sp, #4
   14d18:	pop	{pc}		; (ldr pc, [sp], #4)
   14d1c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14d20:	strd	r6, [sp, #8]
   14d24:	str	r8, [sp, #16]
   14d28:	str	lr, [sp, #20]
   14d2c:	movw	r3, #33004	; 0x80ec
   14d30:	movt	r3, #2
   14d34:	ldr	r7, [r3]
   14d38:	ldr	r3, [r3, #4]
   14d3c:	cmp	r3, #1
   14d40:	ble	14d6c <__lxstat64@plt+0x3f10>
   14d44:	mov	r4, #1
   14d48:	add	r6, r7, #4
   14d4c:	movw	r5, #33004	; 0x80ec
   14d50:	movt	r5, #2
   14d54:	ldr	r0, [r6, r4, lsl #3]
   14d58:	bl	16468 <__lxstat64@plt+0x560c>
   14d5c:	add	r4, r4, #1
   14d60:	ldr	r3, [r5, #4]
   14d64:	cmp	r3, r4
   14d68:	bgt	14d54 <__lxstat64@plt+0x3ef8>
   14d6c:	ldr	r0, [r7, #4]
   14d70:	movw	r3, #33116	; 0x815c
   14d74:	movt	r3, #2
   14d78:	cmp	r0, r3
   14d7c:	beq	14da0 <__lxstat64@plt+0x3f44>
   14d80:	bl	16468 <__lxstat64@plt+0x560c>
   14d84:	movw	r3, #33004	; 0x80ec
   14d88:	movt	r3, #2
   14d8c:	mov	r2, #256	; 0x100
   14d90:	str	r2, [r3, #8]
   14d94:	movw	r2, #33116	; 0x815c
   14d98:	movt	r2, #2
   14d9c:	str	r2, [r3, #12]
   14da0:	ldr	r3, [pc, #64]	; 14de8 <__lxstat64@plt+0x3f8c>
   14da4:	cmp	r7, r3
   14da8:	beq	14dc4 <__lxstat64@plt+0x3f68>
   14dac:	mov	r0, r7
   14db0:	bl	16468 <__lxstat64@plt+0x560c>
   14db4:	movw	r3, #33004	; 0x80ec
   14db8:	movt	r3, #2
   14dbc:	add	r2, r3, #8
   14dc0:	str	r2, [r3]
   14dc4:	movw	r3, #33004	; 0x80ec
   14dc8:	movt	r3, #2
   14dcc:	mov	r2, #1
   14dd0:	str	r2, [r3, #4]
   14dd4:	ldrd	r4, [sp]
   14dd8:	ldrd	r6, [sp, #8]
   14ddc:	ldr	r8, [sp, #16]
   14de0:	add	sp, sp, #20
   14de4:	pop	{pc}		; (ldr pc, [sp], #4)
   14de8:	strdeq	r8, [r2], -r4
   14dec:	str	r4, [sp, #-8]!
   14df0:	str	lr, [sp, #4]
   14df4:	ldr	r3, [pc, #16]	; 14e0c <__lxstat64@plt+0x3fb0>
   14df8:	mvn	r2, #0
   14dfc:	bl	14850 <__lxstat64@plt+0x39f4>
   14e00:	ldr	r4, [sp]
   14e04:	add	sp, sp, #4
   14e08:	pop	{pc}		; (ldr pc, [sp], #4)
   14e0c:	andeq	r8, r2, ip, asr r2
   14e10:	str	r4, [sp, #-8]!
   14e14:	str	lr, [sp, #4]
   14e18:	ldr	r3, [pc, #12]	; 14e2c <__lxstat64@plt+0x3fd0>
   14e1c:	bl	14850 <__lxstat64@plt+0x39f4>
   14e20:	ldr	r4, [sp]
   14e24:	add	sp, sp, #4
   14e28:	pop	{pc}		; (ldr pc, [sp], #4)
   14e2c:	andeq	r8, r2, ip, asr r2
   14e30:	str	r4, [sp, #-8]!
   14e34:	str	lr, [sp, #4]
   14e38:	mov	r1, r0
   14e3c:	mov	r0, #0
   14e40:	bl	14dec <__lxstat64@plt+0x3f90>
   14e44:	ldr	r4, [sp]
   14e48:	add	sp, sp, #4
   14e4c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e50:	str	r4, [sp, #-8]!
   14e54:	str	lr, [sp, #4]
   14e58:	mov	r2, r1
   14e5c:	mov	r1, r0
   14e60:	mov	r0, #0
   14e64:	bl	14e10 <__lxstat64@plt+0x3fb4>
   14e68:	ldr	r4, [sp]
   14e6c:	add	sp, sp, #4
   14e70:	pop	{pc}		; (ldr pc, [sp], #4)
   14e74:	strd	r4, [sp, #-12]!
   14e78:	str	lr, [sp, #8]
   14e7c:	sub	sp, sp, #52	; 0x34
   14e80:	mov	r4, r0
   14e84:	mov	r5, r2
   14e88:	mov	r0, sp
   14e8c:	bl	12fc4 <__lxstat64@plt+0x2168>
   14e90:	mov	r3, sp
   14e94:	mvn	r2, #0
   14e98:	mov	r1, r5
   14e9c:	mov	r0, r4
   14ea0:	bl	14850 <__lxstat64@plt+0x39f4>
   14ea4:	add	sp, sp, #52	; 0x34
   14ea8:	ldrd	r4, [sp]
   14eac:	add	sp, sp, #8
   14eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   14eb4:	strd	r4, [sp, #-16]!
   14eb8:	str	r6, [sp, #8]
   14ebc:	str	lr, [sp, #12]
   14ec0:	sub	sp, sp, #48	; 0x30
   14ec4:	mov	r4, r0
   14ec8:	mov	r5, r2
   14ecc:	mov	r6, r3
   14ed0:	mov	r0, sp
   14ed4:	bl	12fc4 <__lxstat64@plt+0x2168>
   14ed8:	mov	r3, sp
   14edc:	mov	r2, r6
   14ee0:	mov	r1, r5
   14ee4:	mov	r0, r4
   14ee8:	bl	14850 <__lxstat64@plt+0x39f4>
   14eec:	add	sp, sp, #48	; 0x30
   14ef0:	ldrd	r4, [sp]
   14ef4:	ldr	r6, [sp, #8]
   14ef8:	add	sp, sp, #12
   14efc:	pop	{pc}		; (ldr pc, [sp], #4)
   14f00:	str	r4, [sp, #-8]!
   14f04:	str	lr, [sp, #4]
   14f08:	mov	r2, r1
   14f0c:	mov	r1, r0
   14f10:	mov	r0, #0
   14f14:	bl	14e74 <__lxstat64@plt+0x4018>
   14f18:	ldr	r4, [sp]
   14f1c:	add	sp, sp, #4
   14f20:	pop	{pc}		; (ldr pc, [sp], #4)
   14f24:	str	r4, [sp, #-8]!
   14f28:	str	lr, [sp, #4]
   14f2c:	mov	r3, r2
   14f30:	mov	r2, r1
   14f34:	mov	r1, r0
   14f38:	mov	r0, #0
   14f3c:	bl	14eb4 <__lxstat64@plt+0x4058>
   14f40:	ldr	r4, [sp]
   14f44:	add	sp, sp, #4
   14f48:	pop	{pc}		; (ldr pc, [sp], #4)
   14f4c:	strd	r4, [sp, #-12]!
   14f50:	str	lr, [sp, #8]
   14f54:	sub	sp, sp, #52	; 0x34
   14f58:	mov	r4, r0
   14f5c:	mov	r5, r1
   14f60:	mov	r1, r2
   14f64:	ldr	r0, [pc, #92]	; 14fc8 <__lxstat64@plt+0x416c>
   14f68:	ldrd	r2, [r0]
   14f6c:	strd	r2, [sp]
   14f70:	ldrd	r2, [r0, #8]
   14f74:	strd	r2, [sp, #8]
   14f78:	ldrd	r2, [r0, #16]
   14f7c:	strd	r2, [sp, #16]
   14f80:	ldrd	r2, [r0, #24]
   14f84:	strd	r2, [sp, #24]
   14f88:	ldrd	r2, [r0, #32]
   14f8c:	strd	r2, [sp, #32]
   14f90:	ldrd	r2, [r0, #40]	; 0x28
   14f94:	strd	r2, [sp, #40]	; 0x28
   14f98:	mov	r2, #1
   14f9c:	mov	r0, sp
   14fa0:	bl	14ac4 <__lxstat64@plt+0x3c68>
   14fa4:	mov	r3, sp
   14fa8:	mov	r2, r5
   14fac:	mov	r1, r4
   14fb0:	mov	r0, #0
   14fb4:	bl	14850 <__lxstat64@plt+0x39f4>
   14fb8:	add	sp, sp, #52	; 0x34
   14fbc:	ldrd	r4, [sp]
   14fc0:	add	sp, sp, #8
   14fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   14fc8:	andeq	r8, r2, ip, asr r2
   14fcc:	str	r4, [sp, #-8]!
   14fd0:	str	lr, [sp, #4]
   14fd4:	mov	r2, r1
   14fd8:	mvn	r1, #0
   14fdc:	bl	14f4c <__lxstat64@plt+0x40f0>
   14fe0:	ldr	r4, [sp]
   14fe4:	add	sp, sp, #4
   14fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   14fec:	str	r4, [sp, #-8]!
   14ff0:	str	lr, [sp, #4]
   14ff4:	mov	r1, #58	; 0x3a
   14ff8:	bl	14fcc <__lxstat64@plt+0x4170>
   14ffc:	ldr	r4, [sp]
   15000:	add	sp, sp, #4
   15004:	pop	{pc}		; (ldr pc, [sp], #4)
   15008:	str	r4, [sp, #-8]!
   1500c:	str	lr, [sp, #4]
   15010:	mov	r2, #58	; 0x3a
   15014:	bl	14f4c <__lxstat64@plt+0x40f0>
   15018:	ldr	r4, [sp]
   1501c:	add	sp, sp, #4
   15020:	pop	{pc}		; (ldr pc, [sp], #4)
   15024:	strd	r4, [sp, #-12]!
   15028:	str	lr, [sp, #8]
   1502c:	sub	sp, sp, #100	; 0x64
   15030:	mov	r4, r0
   15034:	mov	r5, r2
   15038:	mov	r0, sp
   1503c:	bl	12fc4 <__lxstat64@plt+0x2168>
   15040:	ldrd	r2, [sp]
   15044:	strd	r2, [sp, #48]	; 0x30
   15048:	ldrd	r2, [sp, #8]
   1504c:	strd	r2, [sp, #56]	; 0x38
   15050:	ldrd	r2, [sp, #16]
   15054:	strd	r2, [sp, #64]	; 0x40
   15058:	ldrd	r2, [sp, #24]
   1505c:	strd	r2, [sp, #72]	; 0x48
   15060:	ldrd	r2, [sp, #32]
   15064:	strd	r2, [sp, #80]	; 0x50
   15068:	ldrd	r2, [sp, #40]	; 0x28
   1506c:	strd	r2, [sp, #88]	; 0x58
   15070:	mov	r2, #1
   15074:	mov	r1, #58	; 0x3a
   15078:	add	r0, sp, #48	; 0x30
   1507c:	bl	14ac4 <__lxstat64@plt+0x3c68>
   15080:	add	r3, sp, #48	; 0x30
   15084:	mvn	r2, #0
   15088:	mov	r1, r5
   1508c:	mov	r0, r4
   15090:	bl	14850 <__lxstat64@plt+0x39f4>
   15094:	add	sp, sp, #100	; 0x64
   15098:	ldrd	r4, [sp]
   1509c:	add	sp, sp, #8
   150a0:	pop	{pc}		; (ldr pc, [sp], #4)
   150a4:	strd	r4, [sp, #-20]!	; 0xffffffec
   150a8:	strd	r6, [sp, #8]
   150ac:	str	lr, [sp, #16]
   150b0:	sub	sp, sp, #52	; 0x34
   150b4:	mov	r4, r0
   150b8:	mov	r5, r3
   150bc:	ldr	r3, [pc, #92]	; 15120 <__lxstat64@plt+0x42c4>
   150c0:	ldrd	r6, [r3]
   150c4:	strd	r6, [sp]
   150c8:	ldrd	r6, [r3, #8]
   150cc:	strd	r6, [sp, #8]
   150d0:	ldrd	r6, [r3, #16]
   150d4:	strd	r6, [sp, #16]
   150d8:	ldrd	r6, [r3, #24]
   150dc:	strd	r6, [sp, #24]
   150e0:	ldrd	r6, [r3, #32]
   150e4:	strd	r6, [sp, #32]
   150e8:	ldrd	r6, [r3, #40]	; 0x28
   150ec:	strd	r6, [sp, #40]	; 0x28
   150f0:	mov	r0, sp
   150f4:	bl	14b20 <__lxstat64@plt+0x3cc4>
   150f8:	mov	r3, sp
   150fc:	ldr	r2, [sp, #72]	; 0x48
   15100:	mov	r1, r5
   15104:	mov	r0, r4
   15108:	bl	14850 <__lxstat64@plt+0x39f4>
   1510c:	add	sp, sp, #52	; 0x34
   15110:	ldrd	r4, [sp]
   15114:	ldrd	r6, [sp, #8]
   15118:	add	sp, sp, #16
   1511c:	pop	{pc}		; (ldr pc, [sp], #4)
   15120:	andeq	r8, r2, ip, asr r2
   15124:	push	{lr}		; (str lr, [sp, #-4]!)
   15128:	sub	sp, sp, #12
   1512c:	mvn	ip, #0
   15130:	str	ip, [sp]
   15134:	bl	150a4 <__lxstat64@plt+0x4248>
   15138:	add	sp, sp, #12
   1513c:	pop	{pc}		; (ldr pc, [sp], #4)
   15140:	str	r4, [sp, #-8]!
   15144:	str	lr, [sp, #4]
   15148:	mov	r3, r2
   1514c:	mov	r2, r1
   15150:	mov	r1, r0
   15154:	mov	r0, #0
   15158:	bl	15124 <__lxstat64@plt+0x42c8>
   1515c:	ldr	r4, [sp]
   15160:	add	sp, sp, #4
   15164:	pop	{pc}		; (ldr pc, [sp], #4)
   15168:	push	{lr}		; (str lr, [sp, #-4]!)
   1516c:	sub	sp, sp, #12
   15170:	str	r3, [sp]
   15174:	mov	r3, r2
   15178:	mov	r2, r1
   1517c:	mov	r1, r0
   15180:	mov	r0, #0
   15184:	bl	150a4 <__lxstat64@plt+0x4248>
   15188:	add	sp, sp, #12
   1518c:	pop	{pc}		; (ldr pc, [sp], #4)
   15190:	str	r4, [sp, #-8]!
   15194:	str	lr, [sp, #4]
   15198:	ldr	r3, [pc, #12]	; 151ac <__lxstat64@plt+0x4350>
   1519c:	bl	14850 <__lxstat64@plt+0x39f4>
   151a0:	ldr	r4, [sp]
   151a4:	add	sp, sp, #4
   151a8:	pop	{pc}		; (ldr pc, [sp], #4)
   151ac:	strdeq	r8, [r2], -ip
   151b0:	str	r4, [sp, #-8]!
   151b4:	str	lr, [sp, #4]
   151b8:	mov	r2, r1
   151bc:	mov	r1, r0
   151c0:	mov	r0, #0
   151c4:	bl	15190 <__lxstat64@plt+0x4334>
   151c8:	ldr	r4, [sp]
   151cc:	add	sp, sp, #4
   151d0:	pop	{pc}		; (ldr pc, [sp], #4)
   151d4:	str	r4, [sp, #-8]!
   151d8:	str	lr, [sp, #4]
   151dc:	mvn	r2, #0
   151e0:	bl	15190 <__lxstat64@plt+0x4334>
   151e4:	ldr	r4, [sp]
   151e8:	add	sp, sp, #4
   151ec:	pop	{pc}		; (ldr pc, [sp], #4)
   151f0:	str	r4, [sp, #-8]!
   151f4:	str	lr, [sp, #4]
   151f8:	mov	r1, r0
   151fc:	mov	r0, #0
   15200:	bl	151d4 <__lxstat64@plt+0x4378>
   15204:	ldr	r4, [sp]
   15208:	add	sp, sp, #4
   1520c:	pop	{pc}		; (ldr pc, [sp], #4)
   15210:	str	r4, [sp, #-8]!
   15214:	str	lr, [sp, #4]
   15218:	mov	ip, r0
   1521c:	ldrb	r3, [r0]
   15220:	ldrb	lr, [r1]
   15224:	cmp	r3, #45	; 0x2d
   15228:	beq	15298 <__lxstat64@plt+0x443c>
   1522c:	cmp	lr, #45	; 0x2d
   15230:	beq	153a4 <__lxstat64@plt+0x4548>
   15234:	cmp	r3, #48	; 0x30
   15238:	bne	15248 <__lxstat64@plt+0x43ec>
   1523c:	ldrb	r3, [ip, #1]!
   15240:	cmp	r3, #48	; 0x30
   15244:	beq	1523c <__lxstat64@plt+0x43e0>
   15248:	cmp	lr, #48	; 0x30
   1524c:	bne	1525c <__lxstat64@plt+0x4400>
   15250:	ldrb	lr, [r1, #1]!
   15254:	cmp	lr, #48	; 0x30
   15258:	beq	15250 <__lxstat64@plt+0x43f4>
   1525c:	cmp	r3, lr
   15260:	bne	153e8 <__lxstat64@plt+0x458c>
   15264:	sub	r2, r3, #48	; 0x30
   15268:	cmp	r2, #9
   1526c:	bhi	1528c <__lxstat64@plt+0x4430>
   15270:	ldrb	r3, [ip, #1]!
   15274:	ldrb	lr, [r1, #1]!
   15278:	cmp	r3, lr
   1527c:	bne	153e8 <__lxstat64@plt+0x458c>
   15280:	sub	r2, r3, #48	; 0x30
   15284:	cmp	r2, #9
   15288:	bls	15270 <__lxstat64@plt+0x4414>
   1528c:	sub	r0, r3, lr
   15290:	mov	r4, #0
   15294:	b	15410 <__lxstat64@plt+0x45b4>
   15298:	ldrb	r2, [ip, #1]!
   1529c:	cmp	r2, #48	; 0x30
   152a0:	beq	15298 <__lxstat64@plt+0x443c>
   152a4:	cmp	lr, #45	; 0x2d
   152a8:	beq	152e8 <__lxstat64@plt+0x448c>
   152ac:	sub	r2, r2, #48	; 0x30
   152b0:	cmp	r2, #9
   152b4:	bls	1545c <__lxstat64@plt+0x4600>
   152b8:	cmp	lr, #48	; 0x30
   152bc:	bne	152cc <__lxstat64@plt+0x4470>
   152c0:	ldrb	lr, [r1, #1]!
   152c4:	cmp	lr, #48	; 0x30
   152c8:	beq	152c0 <__lxstat64@plt+0x4464>
   152cc:	sub	lr, lr, #48	; 0x30
   152d0:	cmp	lr, #9
   152d4:	movhi	r0, #0
   152d8:	mvnls	r0, #0
   152dc:	ldr	r4, [sp]
   152e0:	add	sp, sp, #4
   152e4:	pop	{pc}		; (ldr pc, [sp], #4)
   152e8:	ldrb	r4, [r1, #1]!
   152ec:	cmp	r4, #48	; 0x30
   152f0:	beq	152e8 <__lxstat64@plt+0x448c>
   152f4:	cmp	r2, r4
   152f8:	bne	15330 <__lxstat64@plt+0x44d4>
   152fc:	sub	r3, r2, #48	; 0x30
   15300:	cmp	r3, #9
   15304:	bhi	15324 <__lxstat64@plt+0x44c8>
   15308:	ldrb	r2, [ip, #1]!
   1530c:	ldrb	r4, [r1, #1]!
   15310:	cmp	r2, r4
   15314:	bne	15330 <__lxstat64@plt+0x44d4>
   15318:	sub	r3, r2, #48	; 0x30
   1531c:	cmp	r3, #9
   15320:	bls	15308 <__lxstat64@plt+0x44ac>
   15324:	sub	r0, r4, r2
   15328:	mov	r2, #0
   1532c:	b	15358 <__lxstat64@plt+0x44fc>
   15330:	sub	r0, r4, r2
   15334:	sub	r2, r2, #48	; 0x30
   15338:	cmp	r2, #9
   1533c:	bhi	15390 <__lxstat64@plt+0x4534>
   15340:	mov	r2, #0
   15344:	add	r2, r2, #1
   15348:	ldrb	r3, [ip, #1]!
   1534c:	sub	r3, r3, #48	; 0x30
   15350:	cmp	r3, #9
   15354:	bls	15344 <__lxstat64@plt+0x44e8>
   15358:	sub	r4, r4, #48	; 0x30
   1535c:	cmp	r4, #9
   15360:	bhi	15464 <__lxstat64@plt+0x4608>
   15364:	mov	ip, #0
   15368:	add	ip, ip, #1
   1536c:	ldrb	r3, [r1, #1]!
   15370:	sub	r3, r3, #48	; 0x30
   15374:	cmp	r3, #9
   15378:	bls	15368 <__lxstat64@plt+0x450c>
   1537c:	cmp	ip, r2
   15380:	beq	15398 <__lxstat64@plt+0x453c>
   15384:	movhi	r0, #1
   15388:	mvnls	r0, #0
   1538c:	b	152dc <__lxstat64@plt+0x4480>
   15390:	mov	r2, #0
   15394:	b	15358 <__lxstat64@plt+0x44fc>
   15398:	cmp	r2, #0
   1539c:	moveq	r0, #0
   153a0:	b	152dc <__lxstat64@plt+0x4480>
   153a4:	ldrb	r2, [r1, #1]!
   153a8:	cmp	r2, #48	; 0x30
   153ac:	beq	153a4 <__lxstat64@plt+0x4548>
   153b0:	sub	r2, r2, #48	; 0x30
   153b4:	cmp	r2, #9
   153b8:	movls	r0, #1
   153bc:	bls	152dc <__lxstat64@plt+0x4480>
   153c0:	cmp	r3, #48	; 0x30
   153c4:	bne	153d4 <__lxstat64@plt+0x4578>
   153c8:	ldrb	r3, [ip, #1]!
   153cc:	cmp	r3, #48	; 0x30
   153d0:	beq	153c8 <__lxstat64@plt+0x456c>
   153d4:	sub	r3, r3, #48	; 0x30
   153d8:	cmp	r3, #9
   153dc:	movhi	r0, #0
   153e0:	movls	r0, #1
   153e4:	b	152dc <__lxstat64@plt+0x4480>
   153e8:	sub	r0, r3, lr
   153ec:	sub	r2, r3, #48	; 0x30
   153f0:	cmp	r2, #9
   153f4:	bhi	15448 <__lxstat64@plt+0x45ec>
   153f8:	mov	r4, #0
   153fc:	add	r4, r4, #1
   15400:	ldrb	r3, [ip, #1]!
   15404:	sub	r3, r3, #48	; 0x30
   15408:	cmp	r3, #9
   1540c:	bls	153fc <__lxstat64@plt+0x45a0>
   15410:	sub	r2, lr, #48	; 0x30
   15414:	cmp	r2, #9
   15418:	bhi	15474 <__lxstat64@plt+0x4618>
   1541c:	mov	r2, #0
   15420:	add	r2, r2, #1
   15424:	ldrb	r3, [r1, #1]!
   15428:	sub	r3, r3, #48	; 0x30
   1542c:	cmp	r3, #9
   15430:	bls	15420 <__lxstat64@plt+0x45c4>
   15434:	cmp	r2, r4
   15438:	beq	15450 <__lxstat64@plt+0x45f4>
   1543c:	mvnhi	r0, #0
   15440:	movls	r0, #1
   15444:	b	152dc <__lxstat64@plt+0x4480>
   15448:	mov	r4, #0
   1544c:	b	15410 <__lxstat64@plt+0x45b4>
   15450:	cmp	r4, #0
   15454:	moveq	r0, #0
   15458:	b	152dc <__lxstat64@plt+0x4480>
   1545c:	mvn	r0, #0
   15460:	b	152dc <__lxstat64@plt+0x4480>
   15464:	adds	r3, r2, #0
   15468:	movne	r3, #1
   1546c:	rsb	r0, r3, #0
   15470:	b	152dc <__lxstat64@plt+0x4480>
   15474:	adds	r0, r4, #0
   15478:	movne	r0, #1
   1547c:	b	152dc <__lxstat64@plt+0x4480>
   15480:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15484:	strd	r6, [sp, #8]
   15488:	str	r8, [sp, #16]
   1548c:	str	lr, [sp, #20]
   15490:	sub	sp, sp, #8
   15494:	mov	r6, r0
   15498:	mov	r7, r1
   1549c:	mov	r5, r2
   154a0:	mov	r8, r3
   154a4:	ldr	r1, [sp, #36]	; 0x24
   154a8:	ldr	r0, [sp, #32]
   154ac:	bl	16100 <__lxstat64@plt+0x52a4>
   154b0:	subs	r4, r0, #0
   154b4:	beq	15520 <__lxstat64@plt+0x46c4>
   154b8:	cmp	r5, #0
   154bc:	beq	15504 <__lxstat64@plt+0x46a8>
   154c0:	str	r4, [sp, #4]
   154c4:	movw	r3, #31152	; 0x79b0
   154c8:	movt	r3, #1
   154cc:	str	r3, [sp]
   154d0:	mov	r3, r8
   154d4:	mov	r2, r5
   154d8:	mov	r1, r7
   154dc:	mov	r0, r6
   154e0:	bl	10d30 <error_at_line@plt>
   154e4:	mov	r0, r4
   154e8:	bl	16468 <__lxstat64@plt+0x560c>
   154ec:	add	sp, sp, #8
   154f0:	ldrd	r4, [sp]
   154f4:	ldrd	r6, [sp, #8]
   154f8:	ldr	r8, [sp, #16]
   154fc:	add	sp, sp, #20
   15500:	pop	{pc}		; (ldr pc, [sp], #4)
   15504:	mov	r3, r4
   15508:	movw	r2, #31152	; 0x79b0
   1550c:	movt	r2, #1
   15510:	mov	r1, r7
   15514:	mov	r0, r6
   15518:	bl	10d18 <error@plt>
   1551c:	b	154e4 <__lxstat64@plt+0x4688>
   15520:	bl	10d84 <__errno_location@plt>
   15524:	ldr	r4, [r0]
   15528:	mov	r2, #5
   1552c:	movw	r1, #31440	; 0x7ad0
   15530:	movt	r1, #1
   15534:	mov	r0, #0
   15538:	bl	10c94 <dcgettext@plt>
   1553c:	mov	r2, r0
   15540:	mov	r1, r4
   15544:	mov	r0, #0
   15548:	bl	10d18 <error@plt>
   1554c:	bl	10e50 <abort@plt>
   15550:	push	{lr}		; (str lr, [sp, #-4]!)
   15554:	sub	sp, sp, #12
   15558:	str	r3, [sp, #4]
   1555c:	str	r2, [sp]
   15560:	mov	r3, #0
   15564:	mov	r2, r3
   15568:	bl	15480 <__lxstat64@plt+0x4624>
   1556c:	add	sp, sp, #12
   15570:	pop	{pc}		; (ldr pc, [sp], #4)
   15574:	strd	r4, [sp, #-16]!
   15578:	str	r6, [sp, #8]
   1557c:	str	lr, [sp, #12]
   15580:	sub	sp, sp, #32
   15584:	mov	r4, r0
   15588:	ldr	r5, [sp, #48]	; 0x30
   1558c:	ldr	r6, [sp, #52]	; 0x34
   15590:	cmp	r1, #0
   15594:	beq	15660 <__lxstat64@plt+0x4804>
   15598:	str	r3, [sp, #4]
   1559c:	str	r2, [sp]
   155a0:	mov	r3, r1
   155a4:	movw	r2, #31472	; 0x7af0
   155a8:	movt	r2, #1
   155ac:	mov	r1, #1
   155b0:	bl	10dcc <__fprintf_chk@plt>
   155b4:	mov	r2, #5
   155b8:	movw	r1, #31492	; 0x7b04
   155bc:	movt	r1, #1
   155c0:	mov	r0, #0
   155c4:	bl	10c94 <dcgettext@plt>
   155c8:	movw	r3, #2022	; 0x7e6
   155cc:	str	r3, [sp]
   155d0:	mov	r3, r0
   155d4:	movw	r2, #32220	; 0x7ddc
   155d8:	movt	r2, #1
   155dc:	mov	r1, #1
   155e0:	mov	r0, r4
   155e4:	bl	10dcc <__fprintf_chk@plt>
   155e8:	mov	r1, r4
   155ec:	mov	r0, #10
   155f0:	bl	10c88 <fputc_unlocked@plt>
   155f4:	mov	r2, #5
   155f8:	movw	r1, #31496	; 0x7b08
   155fc:	movt	r1, #1
   15600:	mov	r0, #0
   15604:	bl	10c94 <dcgettext@plt>
   15608:	movw	r3, #31668	; 0x7bb4
   1560c:	movt	r3, #1
   15610:	mov	r2, r0
   15614:	mov	r1, #1
   15618:	mov	r0, r4
   1561c:	bl	10dcc <__fprintf_chk@plt>
   15620:	mov	r1, r4
   15624:	mov	r0, #10
   15628:	bl	10c88 <fputc_unlocked@plt>
   1562c:	cmp	r6, #9
   15630:	ldrls	pc, [pc, r6, lsl #2]
   15634:	b	15938 <__lxstat64@plt+0x4adc>
   15638:	andeq	r5, r1, r4, lsr #13
   1563c:	andeq	r5, r1, ip, ror r6
   15640:			; <UNDEFINED> instruction: 0x000156b8
   15644:	andeq	r5, r1, ip, ror #13
   15648:	andeq	r5, r1, r8, lsr #14
   1564c:	andeq	r5, r1, ip, ror #14
   15650:			; <UNDEFINED> instruction: 0x000157b8
   15654:	andeq	r5, r1, ip, lsl #16
   15658:	andeq	r5, r1, r8, ror #16
   1565c:	andeq	r5, r1, ip, asr #17
   15660:	str	r3, [sp]
   15664:	mov	r3, r2
   15668:	movw	r2, #31484	; 0x7afc
   1566c:	movt	r2, #1
   15670:	mov	r1, #1
   15674:	bl	10dcc <__fprintf_chk@plt>
   15678:	b	155b4 <__lxstat64@plt+0x4758>
   1567c:	mov	r2, #5
   15680:	movw	r1, #31704	; 0x7bd8
   15684:	movt	r1, #1
   15688:	mov	r0, #0
   1568c:	bl	10c94 <dcgettext@plt>
   15690:	ldr	r3, [r5]
   15694:	mov	r2, r0
   15698:	mov	r1, #1
   1569c:	mov	r0, r4
   156a0:	bl	10dcc <__fprintf_chk@plt>
   156a4:	add	sp, sp, #32
   156a8:	ldrd	r4, [sp]
   156ac:	ldr	r6, [sp, #8]
   156b0:	add	sp, sp, #12
   156b4:	pop	{pc}		; (ldr pc, [sp], #4)
   156b8:	mov	r2, #5
   156bc:	movw	r1, #31720	; 0x7be8
   156c0:	movt	r1, #1
   156c4:	mov	r0, #0
   156c8:	bl	10c94 <dcgettext@plt>
   156cc:	ldr	r3, [r5, #4]
   156d0:	str	r3, [sp]
   156d4:	ldr	r3, [r5]
   156d8:	mov	r2, r0
   156dc:	mov	r1, #1
   156e0:	mov	r0, r4
   156e4:	bl	10dcc <__fprintf_chk@plt>
   156e8:	b	156a4 <__lxstat64@plt+0x4848>
   156ec:	mov	r2, #5
   156f0:	movw	r1, #31744	; 0x7c00
   156f4:	movt	r1, #1
   156f8:	mov	r0, #0
   156fc:	bl	10c94 <dcgettext@plt>
   15700:	ldr	r3, [r5, #8]
   15704:	str	r3, [sp, #4]
   15708:	ldr	r3, [r5, #4]
   1570c:	str	r3, [sp]
   15710:	ldr	r3, [r5]
   15714:	mov	r2, r0
   15718:	mov	r1, #1
   1571c:	mov	r0, r4
   15720:	bl	10dcc <__fprintf_chk@plt>
   15724:	b	156a4 <__lxstat64@plt+0x4848>
   15728:	mov	r2, #5
   1572c:	movw	r1, #31772	; 0x7c1c
   15730:	movt	r1, #1
   15734:	mov	r0, #0
   15738:	bl	10c94 <dcgettext@plt>
   1573c:	ldr	r3, [r5, #12]
   15740:	str	r3, [sp, #8]
   15744:	ldr	r3, [r5, #8]
   15748:	str	r3, [sp, #4]
   1574c:	ldr	r3, [r5, #4]
   15750:	str	r3, [sp]
   15754:	ldr	r3, [r5]
   15758:	mov	r2, r0
   1575c:	mov	r1, #1
   15760:	mov	r0, r4
   15764:	bl	10dcc <__fprintf_chk@plt>
   15768:	b	156a4 <__lxstat64@plt+0x4848>
   1576c:	mov	r2, #5
   15770:	movw	r1, #31804	; 0x7c3c
   15774:	movt	r1, #1
   15778:	mov	r0, #0
   1577c:	bl	10c94 <dcgettext@plt>
   15780:	ldr	r3, [r5, #16]
   15784:	str	r3, [sp, #12]
   15788:	ldr	r3, [r5, #12]
   1578c:	str	r3, [sp, #8]
   15790:	ldr	r3, [r5, #8]
   15794:	str	r3, [sp, #4]
   15798:	ldr	r3, [r5, #4]
   1579c:	str	r3, [sp]
   157a0:	ldr	r3, [r5]
   157a4:	mov	r2, r0
   157a8:	mov	r1, #1
   157ac:	mov	r0, r4
   157b0:	bl	10dcc <__fprintf_chk@plt>
   157b4:	b	156a4 <__lxstat64@plt+0x4848>
   157b8:	mov	r2, #5
   157bc:	movw	r1, #31840	; 0x7c60
   157c0:	movt	r1, #1
   157c4:	mov	r0, #0
   157c8:	bl	10c94 <dcgettext@plt>
   157cc:	ldr	r3, [r5, #20]
   157d0:	str	r3, [sp, #16]
   157d4:	ldr	r3, [r5, #16]
   157d8:	str	r3, [sp, #12]
   157dc:	ldr	r3, [r5, #12]
   157e0:	str	r3, [sp, #8]
   157e4:	ldr	r3, [r5, #8]
   157e8:	str	r3, [sp, #4]
   157ec:	ldr	r3, [r5, #4]
   157f0:	str	r3, [sp]
   157f4:	ldr	r3, [r5]
   157f8:	mov	r2, r0
   157fc:	mov	r1, #1
   15800:	mov	r0, r4
   15804:	bl	10dcc <__fprintf_chk@plt>
   15808:	b	156a4 <__lxstat64@plt+0x4848>
   1580c:	mov	r2, #5
   15810:	movw	r1, #31880	; 0x7c88
   15814:	movt	r1, #1
   15818:	mov	r0, #0
   1581c:	bl	10c94 <dcgettext@plt>
   15820:	ldr	r3, [r5, #24]
   15824:	str	r3, [sp, #20]
   15828:	ldr	r3, [r5, #20]
   1582c:	str	r3, [sp, #16]
   15830:	ldr	r3, [r5, #16]
   15834:	str	r3, [sp, #12]
   15838:	ldr	r3, [r5, #12]
   1583c:	str	r3, [sp, #8]
   15840:	ldr	r3, [r5, #8]
   15844:	str	r3, [sp, #4]
   15848:	ldr	r3, [r5, #4]
   1584c:	str	r3, [sp]
   15850:	ldr	r3, [r5]
   15854:	mov	r2, r0
   15858:	mov	r1, #1
   1585c:	mov	r0, r4
   15860:	bl	10dcc <__fprintf_chk@plt>
   15864:	b	156a4 <__lxstat64@plt+0x4848>
   15868:	mov	r2, #5
   1586c:	movw	r1, #31924	; 0x7cb4
   15870:	movt	r1, #1
   15874:	mov	r0, #0
   15878:	bl	10c94 <dcgettext@plt>
   1587c:	ldr	r3, [r5, #28]
   15880:	str	r3, [sp, #24]
   15884:	ldr	r3, [r5, #24]
   15888:	str	r3, [sp, #20]
   1588c:	ldr	r3, [r5, #20]
   15890:	str	r3, [sp, #16]
   15894:	ldr	r3, [r5, #16]
   15898:	str	r3, [sp, #12]
   1589c:	ldr	r3, [r5, #12]
   158a0:	str	r3, [sp, #8]
   158a4:	ldr	r3, [r5, #8]
   158a8:	str	r3, [sp, #4]
   158ac:	ldr	r3, [r5, #4]
   158b0:	str	r3, [sp]
   158b4:	ldr	r3, [r5]
   158b8:	mov	r2, r0
   158bc:	mov	r1, #1
   158c0:	mov	r0, r4
   158c4:	bl	10dcc <__fprintf_chk@plt>
   158c8:	b	156a4 <__lxstat64@plt+0x4848>
   158cc:	mov	r2, #5
   158d0:	movw	r1, #31972	; 0x7ce4
   158d4:	movt	r1, #1
   158d8:	mov	r0, #0
   158dc:	bl	10c94 <dcgettext@plt>
   158e0:	ldr	r3, [r5, #32]
   158e4:	str	r3, [sp, #28]
   158e8:	ldr	r3, [r5, #28]
   158ec:	str	r3, [sp, #24]
   158f0:	ldr	r3, [r5, #24]
   158f4:	str	r3, [sp, #20]
   158f8:	ldr	r3, [r5, #20]
   158fc:	str	r3, [sp, #16]
   15900:	ldr	r3, [r5, #16]
   15904:	str	r3, [sp, #12]
   15908:	ldr	r3, [r5, #12]
   1590c:	str	r3, [sp, #8]
   15910:	ldr	r3, [r5, #8]
   15914:	str	r3, [sp, #4]
   15918:	ldr	r3, [r5, #4]
   1591c:	str	r3, [sp]
   15920:	ldr	r3, [r5]
   15924:	mov	r2, r0
   15928:	mov	r1, #1
   1592c:	mov	r0, r4
   15930:	bl	10dcc <__fprintf_chk@plt>
   15934:	b	156a4 <__lxstat64@plt+0x4848>
   15938:	mov	r2, #5
   1593c:	movw	r1, #32024	; 0x7d18
   15940:	movt	r1, #1
   15944:	mov	r0, #0
   15948:	bl	10c94 <dcgettext@plt>
   1594c:	ldr	r3, [r5, #32]
   15950:	str	r3, [sp, #28]
   15954:	ldr	r3, [r5, #28]
   15958:	str	r3, [sp, #24]
   1595c:	ldr	r3, [r5, #24]
   15960:	str	r3, [sp, #20]
   15964:	ldr	r3, [r5, #20]
   15968:	str	r3, [sp, #16]
   1596c:	ldr	r3, [r5, #16]
   15970:	str	r3, [sp, #12]
   15974:	ldr	r3, [r5, #12]
   15978:	str	r3, [sp, #8]
   1597c:	ldr	r3, [r5, #8]
   15980:	str	r3, [sp, #4]
   15984:	ldr	r3, [r5, #4]
   15988:	str	r3, [sp]
   1598c:	ldr	r3, [r5]
   15990:	mov	r2, r0
   15994:	mov	r1, #1
   15998:	mov	r0, r4
   1599c:	bl	10dcc <__fprintf_chk@plt>
   159a0:	b	156a4 <__lxstat64@plt+0x4848>
   159a4:	strd	r4, [sp, #-12]!
   159a8:	str	lr, [sp, #8]
   159ac:	sub	sp, sp, #12
   159b0:	ldr	r5, [sp, #24]
   159b4:	ldr	ip, [r5]
   159b8:	cmp	ip, #0
   159bc:	beq	159f4 <__lxstat64@plt+0x4b98>
   159c0:	mov	lr, r5
   159c4:	mov	ip, #0
   159c8:	add	ip, ip, #1
   159cc:	ldr	r4, [lr, #4]!
   159d0:	cmp	r4, #0
   159d4:	bne	159c8 <__lxstat64@plt+0x4b6c>
   159d8:	str	ip, [sp, #4]
   159dc:	str	r5, [sp]
   159e0:	bl	15574 <__lxstat64@plt+0x4718>
   159e4:	add	sp, sp, #12
   159e8:	ldrd	r4, [sp]
   159ec:	add	sp, sp, #8
   159f0:	pop	{pc}		; (ldr pc, [sp], #4)
   159f4:	mov	ip, #0
   159f8:	b	159d8 <__lxstat64@plt+0x4b7c>
   159fc:	strd	r4, [sp, #-12]!
   15a00:	str	lr, [sp, #8]
   15a04:	sub	sp, sp, #52	; 0x34
   15a08:	ldr	r5, [sp, #64]	; 0x40
   15a0c:	add	r4, sp, #8
   15a10:	mov	ip, #0
   15a14:	ldr	lr, [r5], #4
   15a18:	str	lr, [r4], #4
   15a1c:	cmp	lr, #0
   15a20:	beq	15a30 <__lxstat64@plt+0x4bd4>
   15a24:	add	ip, ip, #1
   15a28:	cmp	ip, #10
   15a2c:	bne	15a14 <__lxstat64@plt+0x4bb8>
   15a30:	str	ip, [sp, #4]
   15a34:	add	ip, sp, #8
   15a38:	str	ip, [sp]
   15a3c:	bl	15574 <__lxstat64@plt+0x4718>
   15a40:	add	sp, sp, #52	; 0x34
   15a44:	ldrd	r4, [sp]
   15a48:	add	sp, sp, #8
   15a4c:	pop	{pc}		; (ldr pc, [sp], #4)
   15a50:	push	{r3}		; (str r3, [sp, #-4]!)
   15a54:	push	{lr}		; (str lr, [sp, #-4]!)
   15a58:	sub	sp, sp, #16
   15a5c:	add	r3, sp, #24
   15a60:	str	r3, [sp, #12]
   15a64:	str	r3, [sp]
   15a68:	ldr	r3, [sp, #20]
   15a6c:	bl	159fc <__lxstat64@plt+0x4ba0>
   15a70:	add	sp, sp, #16
   15a74:	pop	{lr}		; (ldr lr, [sp], #4)
   15a78:	add	sp, sp, #4
   15a7c:	bx	lr
   15a80:	str	r4, [sp, #-8]!
   15a84:	str	lr, [sp, #4]
   15a88:	movw	r3, #33084	; 0x813c
   15a8c:	movt	r3, #2
   15a90:	ldr	r1, [r3]
   15a94:	mov	r0, #10
   15a98:	bl	10c88 <fputc_unlocked@plt>
   15a9c:	mov	r2, #5
   15aa0:	movw	r1, #32084	; 0x7d54
   15aa4:	movt	r1, #1
   15aa8:	mov	r0, #0
   15aac:	bl	10c94 <dcgettext@plt>
   15ab0:	movw	r2, #32104	; 0x7d68
   15ab4:	movt	r2, #1
   15ab8:	mov	r1, r0
   15abc:	mov	r0, #1
   15ac0:	bl	10db4 <__printf_chk@plt>
   15ac4:	mov	r2, #5
   15ac8:	movw	r1, #32128	; 0x7d80
   15acc:	movt	r1, #1
   15ad0:	mov	r0, #0
   15ad4:	bl	10c94 <dcgettext@plt>
   15ad8:	movw	r3, #30684	; 0x77dc
   15adc:	movt	r3, #1
   15ae0:	movw	r2, #30724	; 0x7804
   15ae4:	movt	r2, #1
   15ae8:	mov	r1, r0
   15aec:	mov	r0, #1
   15af0:	bl	10db4 <__printf_chk@plt>
   15af4:	mov	r2, #5
   15af8:	movw	r1, #32148	; 0x7d94
   15afc:	movt	r1, #1
   15b00:	mov	r0, #0
   15b04:	bl	10c94 <dcgettext@plt>
   15b08:	movw	r2, #32188	; 0x7dbc
   15b0c:	movt	r2, #1
   15b10:	mov	r1, r0
   15b14:	mov	r0, #1
   15b18:	bl	10db4 <__printf_chk@plt>
   15b1c:	ldr	r4, [sp]
   15b20:	add	sp, sp, #4
   15b24:	pop	{pc}		; (ldr pc, [sp], #4)
   15b28:	str	r4, [sp, #-8]!
   15b2c:	str	lr, [sp, #4]
   15b30:	bl	16218 <__lxstat64@plt+0x53bc>
   15b34:	cmp	r0, #0
   15b38:	beq	15b48 <__lxstat64@plt+0x4cec>
   15b3c:	ldr	r4, [sp]
   15b40:	add	sp, sp, #4
   15b44:	pop	{pc}		; (ldr pc, [sp], #4)
   15b48:	bl	15fbc <__lxstat64@plt+0x5160>
   15b4c:	str	r4, [sp, #-8]!
   15b50:	str	lr, [sp, #4]
   15b54:	bl	16218 <__lxstat64@plt+0x53bc>
   15b58:	cmp	r0, #0
   15b5c:	beq	15b6c <__lxstat64@plt+0x4d10>
   15b60:	ldr	r4, [sp]
   15b64:	add	sp, sp, #4
   15b68:	pop	{pc}		; (ldr pc, [sp], #4)
   15b6c:	bl	15fbc <__lxstat64@plt+0x5160>
   15b70:	str	r4, [sp, #-8]!
   15b74:	str	lr, [sp, #4]
   15b78:	bl	15b28 <__lxstat64@plt+0x4ccc>
   15b7c:	ldr	r4, [sp]
   15b80:	add	sp, sp, #4
   15b84:	pop	{pc}		; (ldr pc, [sp], #4)
   15b88:	strd	r4, [sp, #-16]!
   15b8c:	str	r6, [sp, #8]
   15b90:	str	lr, [sp, #12]
   15b94:	mov	r5, r0
   15b98:	mov	r4, r1
   15b9c:	bl	16254 <__lxstat64@plt+0x53f8>
   15ba0:	cmp	r0, #0
   15ba4:	beq	15bb8 <__lxstat64@plt+0x4d5c>
   15ba8:	ldrd	r4, [sp]
   15bac:	ldr	r6, [sp, #8]
   15bb0:	add	sp, sp, #12
   15bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   15bb8:	adds	r4, r4, #0
   15bbc:	movne	r4, #1
   15bc0:	cmp	r5, #0
   15bc4:	moveq	r4, #1
   15bc8:	cmp	r4, #0
   15bcc:	beq	15ba8 <__lxstat64@plt+0x4d4c>
   15bd0:	bl	15fbc <__lxstat64@plt+0x5160>
   15bd4:	str	r4, [sp, #-8]!
   15bd8:	str	lr, [sp, #4]
   15bdc:	cmp	r1, #0
   15be0:	orreq	r1, r1, #1
   15be4:	bl	16254 <__lxstat64@plt+0x53f8>
   15be8:	cmp	r0, #0
   15bec:	beq	15bfc <__lxstat64@plt+0x4da0>
   15bf0:	ldr	r4, [sp]
   15bf4:	add	sp, sp, #4
   15bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   15bfc:	bl	15fbc <__lxstat64@plt+0x5160>
   15c00:	strd	r4, [sp, #-16]!
   15c04:	str	r6, [sp, #8]
   15c08:	str	lr, [sp, #12]
   15c0c:	mov	r4, r0
   15c10:	mov	r6, r1
   15c14:	mov	r5, r2
   15c18:	bl	1663c <__lxstat64@plt+0x57e0>
   15c1c:	cmp	r0, #0
   15c20:	beq	15c34 <__lxstat64@plt+0x4dd8>
   15c24:	ldrd	r4, [sp]
   15c28:	ldr	r6, [sp, #8]
   15c2c:	add	sp, sp, #12
   15c30:	pop	{pc}		; (ldr pc, [sp], #4)
   15c34:	cmp	r4, #0
   15c38:	beq	15c48 <__lxstat64@plt+0x4dec>
   15c3c:	cmp	r6, #0
   15c40:	cmpne	r5, #0
   15c44:	beq	15c24 <__lxstat64@plt+0x4dc8>
   15c48:	bl	15fbc <__lxstat64@plt+0x5160>
   15c4c:	str	r4, [sp, #-8]!
   15c50:	str	lr, [sp, #4]
   15c54:	bl	15c00 <__lxstat64@plt+0x4da4>
   15c58:	ldr	r4, [sp]
   15c5c:	add	sp, sp, #4
   15c60:	pop	{pc}		; (ldr pc, [sp], #4)
   15c64:	str	r4, [sp, #-8]!
   15c68:	str	lr, [sp, #4]
   15c6c:	mov	ip, r1
   15c70:	mov	r3, r2
   15c74:	cmp	r2, #0
   15c78:	cmpne	r1, #0
   15c7c:	moveq	r3, #1
   15c80:	moveq	ip, r3
   15c84:	mov	r2, r3
   15c88:	mov	r1, ip
   15c8c:	bl	1663c <__lxstat64@plt+0x57e0>
   15c90:	cmp	r0, #0
   15c94:	beq	15ca4 <__lxstat64@plt+0x4e48>
   15c98:	ldr	r4, [sp]
   15c9c:	add	sp, sp, #4
   15ca0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ca4:	bl	15fbc <__lxstat64@plt+0x5160>
   15ca8:	str	r4, [sp, #-8]!
   15cac:	str	lr, [sp, #4]
   15cb0:	mov	r2, r1
   15cb4:	mov	r1, r0
   15cb8:	mov	r0, #0
   15cbc:	bl	15c00 <__lxstat64@plt+0x4da4>
   15cc0:	ldr	r4, [sp]
   15cc4:	add	sp, sp, #4
   15cc8:	pop	{pc}		; (ldr pc, [sp], #4)
   15ccc:	str	r4, [sp, #-8]!
   15cd0:	str	lr, [sp, #4]
   15cd4:	mov	r2, r1
   15cd8:	mov	r1, r0
   15cdc:	mov	r0, #0
   15ce0:	bl	15c64 <__lxstat64@plt+0x4e08>
   15ce4:	ldr	r4, [sp]
   15ce8:	add	sp, sp, #4
   15cec:	pop	{pc}		; (ldr pc, [sp], #4)
   15cf0:	strd	r4, [sp, #-16]!
   15cf4:	str	r6, [sp, #8]
   15cf8:	str	lr, [sp, #12]
   15cfc:	mov	r5, r1
   15d00:	ldr	r4, [r1]
   15d04:	cmp	r0, #0
   15d08:	beq	15d38 <__lxstat64@plt+0x4edc>
   15d0c:	lsr	r3, r4, #1
   15d10:	add	r3, r3, #1
   15d14:	adds	r4, r4, r3
   15d18:	bcs	15d54 <__lxstat64@plt+0x4ef8>
   15d1c:	mov	r1, r4
   15d20:	bl	15c00 <__lxstat64@plt+0x4da4>
   15d24:	str	r4, [r5]
   15d28:	ldrd	r4, [sp]
   15d2c:	ldr	r6, [sp, #8]
   15d30:	add	sp, sp, #12
   15d34:	pop	{pc}		; (ldr pc, [sp], #4)
   15d38:	cmp	r4, #0
   15d3c:	bne	15d1c <__lxstat64@plt+0x4ec0>
   15d40:	mov	r4, #64	; 0x40
   15d44:	udiv	r4, r4, r2
   15d48:	cmp	r2, #64	; 0x40
   15d4c:	addhi	r4, r4, #1
   15d50:	b	15d1c <__lxstat64@plt+0x4ec0>
   15d54:	bl	15fbc <__lxstat64@plt+0x5160>
   15d58:	str	r4, [sp, #-8]!
   15d5c:	str	lr, [sp, #4]
   15d60:	mov	r2, #1
   15d64:	bl	15cf0 <__lxstat64@plt+0x4e94>
   15d68:	ldr	r4, [sp]
   15d6c:	add	sp, sp, #4
   15d70:	pop	{pc}		; (ldr pc, [sp], #4)
   15d74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15d78:	strd	r6, [sp, #8]
   15d7c:	str	r8, [sp, #16]
   15d80:	str	lr, [sp, #20]
   15d84:	mov	r5, r1
   15d88:	ldr	lr, [sp, #24]
   15d8c:	ldr	ip, [r1]
   15d90:	asr	r4, ip, #1
   15d94:	adds	r4, ip, r4
   15d98:	movvs	r1, #1
   15d9c:	movvc	r1, #0
   15da0:	cmp	r1, #0
   15da4:	mvnne	r4, #-2147483648	; 0x80000000
   15da8:	mvn	r8, r3
   15dac:	lsr	r8, r8, #31
   15db0:	cmp	r3, r4
   15db4:	movge	r1, #0
   15db8:	andlt	r1, r8, #1
   15dbc:	cmp	r1, #0
   15dc0:	movne	r4, r3
   15dc4:	smull	r6, r7, r4, lr
   15dc8:	asr	r1, r6, #31
   15dcc:	cmp	r1, r7
   15dd0:	bne	15de8 <__lxstat64@plt+0x4f8c>
   15dd4:	mov	r1, r6
   15dd8:	cmp	r6, #63	; 0x3f
   15ddc:	movle	r1, #64	; 0x40
   15de0:	ble	15dec <__lxstat64@plt+0x4f90>
   15de4:	b	15df8 <__lxstat64@plt+0x4f9c>
   15de8:	mvn	r1, #-2147483648	; 0x80000000
   15dec:	sdiv	r4, r1, lr
   15df0:	mls	r6, lr, r4, r1
   15df4:	sub	r1, r1, r6
   15df8:	cmp	r0, #0
   15dfc:	moveq	r6, #0
   15e00:	streq	r6, [r5]
   15e04:	sub	r6, r4, ip
   15e08:	cmp	r6, r2
   15e0c:	bge	15e44 <__lxstat64@plt+0x4fe8>
   15e10:	adds	r2, ip, r2
   15e14:	mov	r4, r2
   15e18:	bvs	15e60 <__lxstat64@plt+0x5004>
   15e1c:	cmp	r2, r3
   15e20:	movle	r3, #0
   15e24:	andgt	r3, r8, #1
   15e28:	cmp	r3, #0
   15e2c:	bne	15e60 <__lxstat64@plt+0x5004>
   15e30:	smull	r2, r3, r2, lr
   15e34:	asr	ip, r2, #31
   15e38:	mov	r1, r2
   15e3c:	cmp	ip, r3
   15e40:	bne	15e60 <__lxstat64@plt+0x5004>
   15e44:	bl	15b88 <__lxstat64@plt+0x4d2c>
   15e48:	str	r4, [r5]
   15e4c:	ldrd	r4, [sp]
   15e50:	ldrd	r6, [sp, #8]
   15e54:	ldr	r8, [sp, #16]
   15e58:	add	sp, sp, #20
   15e5c:	pop	{pc}		; (ldr pc, [sp], #4)
   15e60:	bl	15fbc <__lxstat64@plt+0x5160>
   15e64:	str	r4, [sp, #-8]!
   15e68:	str	lr, [sp, #4]
   15e6c:	bl	161a4 <__lxstat64@plt+0x5348>
   15e70:	cmp	r0, #0
   15e74:	beq	15e84 <__lxstat64@plt+0x5028>
   15e78:	ldr	r4, [sp]
   15e7c:	add	sp, sp, #4
   15e80:	pop	{pc}		; (ldr pc, [sp], #4)
   15e84:	bl	15fbc <__lxstat64@plt+0x5160>
   15e88:	str	r4, [sp, #-8]!
   15e8c:	str	lr, [sp, #4]
   15e90:	mov	r1, #1
   15e94:	bl	15e64 <__lxstat64@plt+0x5008>
   15e98:	ldr	r4, [sp]
   15e9c:	add	sp, sp, #4
   15ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ea4:	str	r4, [sp, #-8]!
   15ea8:	str	lr, [sp, #4]
   15eac:	bl	161a4 <__lxstat64@plt+0x5348>
   15eb0:	cmp	r0, #0
   15eb4:	beq	15ec4 <__lxstat64@plt+0x5068>
   15eb8:	ldr	r4, [sp]
   15ebc:	add	sp, sp, #4
   15ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ec4:	bl	15fbc <__lxstat64@plt+0x5160>
   15ec8:	str	r4, [sp, #-8]!
   15ecc:	str	lr, [sp, #4]
   15ed0:	mov	r1, #1
   15ed4:	bl	15ea4 <__lxstat64@plt+0x5048>
   15ed8:	ldr	r4, [sp]
   15edc:	add	sp, sp, #4
   15ee0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ee4:	strd	r4, [sp, #-16]!
   15ee8:	str	r6, [sp, #8]
   15eec:	str	lr, [sp, #12]
   15ef0:	mov	r5, r0
   15ef4:	mov	r4, r1
   15ef8:	mov	r0, r1
   15efc:	bl	15b28 <__lxstat64@plt+0x4ccc>
   15f00:	mov	r2, r4
   15f04:	mov	r1, r5
   15f08:	bl	10c64 <memcpy@plt>
   15f0c:	ldrd	r4, [sp]
   15f10:	ldr	r6, [sp, #8]
   15f14:	add	sp, sp, #12
   15f18:	pop	{pc}		; (ldr pc, [sp], #4)
   15f1c:	strd	r4, [sp, #-16]!
   15f20:	str	r6, [sp, #8]
   15f24:	str	lr, [sp, #12]
   15f28:	mov	r5, r0
   15f2c:	mov	r4, r1
   15f30:	mov	r0, r1
   15f34:	bl	15b4c <__lxstat64@plt+0x4cf0>
   15f38:	mov	r2, r4
   15f3c:	mov	r1, r5
   15f40:	bl	10c64 <memcpy@plt>
   15f44:	ldrd	r4, [sp]
   15f48:	ldr	r6, [sp, #8]
   15f4c:	add	sp, sp, #12
   15f50:	pop	{pc}		; (ldr pc, [sp], #4)
   15f54:	strd	r4, [sp, #-16]!
   15f58:	str	r6, [sp, #8]
   15f5c:	str	lr, [sp, #12]
   15f60:	mov	r5, r0
   15f64:	mov	r4, r1
   15f68:	add	r0, r1, #1
   15f6c:	bl	15b4c <__lxstat64@plt+0x4cf0>
   15f70:	mov	r2, #0
   15f74:	strb	r2, [r0, r4]
   15f78:	mov	r2, r4
   15f7c:	mov	r1, r5
   15f80:	bl	10c64 <memcpy@plt>
   15f84:	ldrd	r4, [sp]
   15f88:	ldr	r6, [sp, #8]
   15f8c:	add	sp, sp, #12
   15f90:	pop	{pc}		; (ldr pc, [sp], #4)
   15f94:	str	r4, [sp, #-8]!
   15f98:	str	lr, [sp, #4]
   15f9c:	mov	r4, r0
   15fa0:	bl	10d78 <strlen@plt>
   15fa4:	add	r1, r0, #1
   15fa8:	mov	r0, r4
   15fac:	bl	15ee4 <__lxstat64@plt+0x5088>
   15fb0:	ldr	r4, [sp]
   15fb4:	add	sp, sp, #4
   15fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   15fbc:	str	r4, [sp, #-8]!
   15fc0:	str	lr, [sp, #4]
   15fc4:	movw	r3, #33000	; 0x80e8
   15fc8:	movt	r3, #2
   15fcc:	ldr	r4, [r3]
   15fd0:	mov	r2, #5
   15fd4:	movw	r1, #32268	; 0x7e0c
   15fd8:	movt	r1, #1
   15fdc:	mov	r0, #0
   15fe0:	bl	10c94 <dcgettext@plt>
   15fe4:	mov	r3, r0
   15fe8:	movw	r2, #31152	; 0x79b0
   15fec:	movt	r2, #1
   15ff0:	mov	r1, #0
   15ff4:	mov	r0, r4
   15ff8:	bl	10d18 <error@plt>
   15ffc:	bl	10e50 <abort@plt>
   16000:	strd	r4, [sp, #-28]!	; 0xffffffe4
   16004:	strd	r6, [sp, #8]
   16008:	strd	r8, [sp, #16]
   1600c:	str	lr, [sp, #24]
   16010:	sub	sp, sp, #12
   16014:	str	r1, [sp, #4]
   16018:	subs	r6, r0, #0
   1601c:	beq	16084 <__lxstat64@plt+0x5228>
   16020:	mov	r7, r1
   16024:	ldr	r3, [sp, #4]
   16028:	add	r2, r3, #4
   1602c:	str	r2, [sp, #4]
   16030:	ldr	r0, [r3]
   16034:	bl	10d78 <strlen@plt>
   16038:	mov	r5, r0
   1603c:	mov	r4, r6
   16040:	subs	r4, r4, #1
   16044:	beq	16098 <__lxstat64@plt+0x523c>
   16048:	ldr	r3, [sp, #4]
   1604c:	add	r2, r3, #4
   16050:	str	r2, [sp, #4]
   16054:	ldr	r0, [r3]
   16058:	bl	10d78 <strlen@plt>
   1605c:	add	r0, r0, r5
   16060:	cmp	r0, r5
   16064:	movcs	r5, r0
   16068:	mvncc	r5, #0
   1606c:	b	16040 <__lxstat64@plt+0x51e4>
   16070:	bl	10d84 <__errno_location@plt>
   16074:	mov	r3, #75	; 0x4b
   16078:	str	r3, [r0]
   1607c:	mov	r9, #0
   16080:	b	160e4 <__lxstat64@plt+0x5288>
   16084:	mov	r0, #1
   16088:	bl	15b28 <__lxstat64@plt+0x4ccc>
   1608c:	mov	r4, r0
   16090:	mov	r9, r0
   16094:	b	160dc <__lxstat64@plt+0x5280>
   16098:	cmp	r5, #0
   1609c:	blt	16070 <__lxstat64@plt+0x5214>
   160a0:	add	r0, r5, #1
   160a4:	bl	15b28 <__lxstat64@plt+0x4ccc>
   160a8:	mov	r9, r0
   160ac:	mov	r4, r0
   160b0:	ldr	r8, [r7], #4
   160b4:	mov	r0, r8
   160b8:	bl	10d78 <strlen@plt>
   160bc:	mov	r5, r0
   160c0:	mov	r2, r0
   160c4:	mov	r1, r8
   160c8:	mov	r0, r4
   160cc:	bl	10c64 <memcpy@plt>
   160d0:	add	r4, r4, r5
   160d4:	subs	r6, r6, #1
   160d8:	bne	160b0 <__lxstat64@plt+0x5254>
   160dc:	mov	r3, #0
   160e0:	strb	r3, [r4]
   160e4:	mov	r0, r9
   160e8:	add	sp, sp, #12
   160ec:	ldrd	r4, [sp]
   160f0:	ldrd	r6, [sp, #8]
   160f4:	ldrd	r8, [sp, #16]
   160f8:	add	sp, sp, #24
   160fc:	pop	{pc}		; (ldr pc, [sp], #4)
   16100:	push	{lr}		; (str lr, [sp, #-4]!)
   16104:	sub	sp, sp, #12
   16108:	ldrb	r2, [r0]
   1610c:	cmp	r2, #0
   16110:	beq	1617c <__lxstat64@plt+0x5320>
   16114:	cmp	r2, #37	; 0x25
   16118:	bne	16154 <__lxstat64@plt+0x52f8>
   1611c:	ldrb	r3, [r0, #1]
   16120:	cmp	r3, #115	; 0x73
   16124:	bne	16154 <__lxstat64@plt+0x52f8>
   16128:	mov	ip, #0
   1612c:	add	r2, r0, #1
   16130:	add	ip, ip, #1
   16134:	ldrb	lr, [r0, ip, lsl #1]
   16138:	cmp	lr, #0
   1613c:	beq	16180 <__lxstat64@plt+0x5324>
   16140:	cmp	lr, #37	; 0x25
   16144:	bne	16154 <__lxstat64@plt+0x52f8>
   16148:	ldrb	lr, [r2, ip, lsl #1]
   1614c:	cmp	lr, #115	; 0x73
   16150:	beq	16130 <__lxstat64@plt+0x52d4>
   16154:	mov	r3, r1
   16158:	mov	r2, r0
   1615c:	mov	r1, #1
   16160:	add	r0, sp, #4
   16164:	bl	10d9c <__vasprintf_chk@plt>
   16168:	cmp	r0, #0
   1616c:	blt	1618c <__lxstat64@plt+0x5330>
   16170:	ldr	r0, [sp, #4]
   16174:	add	sp, sp, #12
   16178:	pop	{pc}		; (ldr pc, [sp], #4)
   1617c:	mov	ip, #0
   16180:	mov	r0, ip
   16184:	bl	16000 <__lxstat64@plt+0x51a4>
   16188:	b	16174 <__lxstat64@plt+0x5318>
   1618c:	bl	10d84 <__errno_location@plt>
   16190:	ldr	r3, [r0]
   16194:	cmp	r3, #12
   16198:	movne	r0, #0
   1619c:	bne	16174 <__lxstat64@plt+0x5318>
   161a0:	bl	15fbc <__lxstat64@plt+0x5160>
   161a4:	strd	r4, [sp, #-16]!
   161a8:	str	r6, [sp, #8]
   161ac:	str	lr, [sp, #12]
   161b0:	cmp	r1, #0
   161b4:	cmpne	r0, #0
   161b8:	beq	161f4 <__lxstat64@plt+0x5398>
   161bc:	mov	r2, r0
   161c0:	mov	r3, r1
   161c4:	umull	r4, r5, r0, r1
   161c8:	adds	r1, r5, #0
   161cc:	movne	r1, #1
   161d0:	cmp	r4, #0
   161d4:	movlt	r1, #1
   161d8:	cmp	r1, #0
   161dc:	beq	161fc <__lxstat64@plt+0x53a0>
   161e0:	bl	10d84 <__errno_location@plt>
   161e4:	mov	r3, #12
   161e8:	str	r3, [r0]
   161ec:	mov	r0, #0
   161f0:	b	16208 <__lxstat64@plt+0x53ac>
   161f4:	mov	r3, #1
   161f8:	mov	r2, r3
   161fc:	mov	r1, r3
   16200:	mov	r0, r2
   16204:	bl	10c04 <calloc@plt>
   16208:	ldrd	r4, [sp]
   1620c:	ldr	r6, [sp, #8]
   16210:	add	sp, sp, #12
   16214:	pop	{pc}		; (ldr pc, [sp], #4)
   16218:	str	r4, [sp, #-8]!
   1621c:	str	lr, [sp, #4]
   16220:	cmp	r0, #0
   16224:	beq	16240 <__lxstat64@plt+0x53e4>
   16228:	bge	16244 <__lxstat64@plt+0x53e8>
   1622c:	bl	10d84 <__errno_location@plt>
   16230:	mov	r3, #12
   16234:	str	r3, [r0]
   16238:	mov	r0, #0
   1623c:	b	16248 <__lxstat64@plt+0x53ec>
   16240:	mov	r0, #1
   16244:	bl	10d24 <malloc@plt>
   16248:	ldr	r4, [sp]
   1624c:	add	sp, sp, #4
   16250:	pop	{pc}		; (ldr pc, [sp], #4)
   16254:	str	r4, [sp, #-8]!
   16258:	str	lr, [sp, #4]
   1625c:	cmp	r0, #0
   16260:	beq	16284 <__lxstat64@plt+0x5428>
   16264:	cmp	r1, #0
   16268:	beq	16290 <__lxstat64@plt+0x5434>
   1626c:	cmp	r1, #0
   16270:	blt	1629c <__lxstat64@plt+0x5440>
   16274:	bl	10ca0 <realloc@plt>
   16278:	ldr	r4, [sp]
   1627c:	add	sp, sp, #4
   16280:	pop	{pc}		; (ldr pc, [sp], #4)
   16284:	mov	r0, r1
   16288:	bl	16218 <__lxstat64@plt+0x53bc>
   1628c:	b	16278 <__lxstat64@plt+0x541c>
   16290:	bl	16468 <__lxstat64@plt+0x560c>
   16294:	mov	r0, #0
   16298:	b	16278 <__lxstat64@plt+0x541c>
   1629c:	bl	10d84 <__errno_location@plt>
   162a0:	mov	r3, #12
   162a4:	str	r3, [r0]
   162a8:	mov	r0, #0
   162ac:	b	16278 <__lxstat64@plt+0x541c>
   162b0:	strd	r4, [sp, #-16]!
   162b4:	str	r6, [sp, #8]
   162b8:	str	lr, [sp, #12]
   162bc:	mov	r5, r0
   162c0:	bl	10d00 <__fpending@plt>
   162c4:	mov	r6, r0
   162c8:	ldr	r4, [r5]
   162cc:	and	r4, r4, #32
   162d0:	mov	r0, r5
   162d4:	bl	1633c <__lxstat64@plt+0x54e0>
   162d8:	cmp	r4, #0
   162dc:	bne	16310 <__lxstat64@plt+0x54b4>
   162e0:	cmp	r0, #0
   162e4:	beq	16300 <__lxstat64@plt+0x54a4>
   162e8:	cmp	r6, #0
   162ec:	bne	1632c <__lxstat64@plt+0x54d0>
   162f0:	bl	10d84 <__errno_location@plt>
   162f4:	ldr	r0, [r0]
   162f8:	subs	r0, r0, #9
   162fc:	mvnne	r0, #0
   16300:	ldrd	r4, [sp]
   16304:	ldr	r6, [sp, #8]
   16308:	add	sp, sp, #12
   1630c:	pop	{pc}		; (ldr pc, [sp], #4)
   16310:	cmp	r0, #0
   16314:	bne	16334 <__lxstat64@plt+0x54d8>
   16318:	bl	10d84 <__errno_location@plt>
   1631c:	mov	r3, #0
   16320:	str	r3, [r0]
   16324:	mvn	r0, #0
   16328:	b	16300 <__lxstat64@plt+0x54a4>
   1632c:	mvn	r0, #0
   16330:	b	16300 <__lxstat64@plt+0x54a4>
   16334:	mvn	r0, #0
   16338:	b	16300 <__lxstat64@plt+0x54a4>
   1633c:	strd	r4, [sp, #-16]!
   16340:	str	r6, [sp, #8]
   16344:	str	lr, [sp, #12]
   16348:	sub	sp, sp, #8
   1634c:	mov	r4, r0
   16350:	bl	10dc0 <fileno@plt>
   16354:	cmp	r0, #0
   16358:	blt	163d0 <__lxstat64@plt+0x5574>
   1635c:	mov	r0, r4
   16360:	bl	10d48 <__freading@plt>
   16364:	cmp	r0, #0
   16368:	beq	1639c <__lxstat64@plt+0x5540>
   1636c:	mov	r0, r4
   16370:	bl	10dc0 <fileno@plt>
   16374:	mov	r3, #1
   16378:	str	r3, [sp]
   1637c:	mov	r2, #0
   16380:	mov	r3, #0
   16384:	bl	10ce8 <lseek64@plt>
   16388:	mvn	r2, #0
   1638c:	mvn	r3, #0
   16390:	cmp	r1, r3
   16394:	cmpeq	r0, r2
   16398:	beq	163dc <__lxstat64@plt+0x5580>
   1639c:	mov	r0, r4
   163a0:	bl	163f8 <__lxstat64@plt+0x559c>
   163a4:	cmp	r0, #0
   163a8:	beq	163dc <__lxstat64@plt+0x5580>
   163ac:	bl	10d84 <__errno_location@plt>
   163b0:	mov	r5, r0
   163b4:	ldr	r6, [r0]
   163b8:	mov	r0, r4
   163bc:	bl	10dd8 <fclose@plt>
   163c0:	cmp	r6, #0
   163c4:	strne	r6, [r5]
   163c8:	mvnne	r0, #0
   163cc:	b	163e4 <__lxstat64@plt+0x5588>
   163d0:	mov	r0, r4
   163d4:	bl	10dd8 <fclose@plt>
   163d8:	b	163e4 <__lxstat64@plt+0x5588>
   163dc:	mov	r0, r4
   163e0:	bl	10dd8 <fclose@plt>
   163e4:	add	sp, sp, #8
   163e8:	ldrd	r4, [sp]
   163ec:	ldr	r6, [sp, #8]
   163f0:	add	sp, sp, #12
   163f4:	pop	{pc}		; (ldr pc, [sp], #4)
   163f8:	str	r4, [sp, #-8]!
   163fc:	str	lr, [sp, #4]
   16400:	sub	sp, sp, #8
   16404:	subs	r4, r0, #0
   16408:	beq	1641c <__lxstat64@plt+0x55c0>
   1640c:	mov	r0, r4
   16410:	bl	10d48 <__freading@plt>
   16414:	cmp	r0, #0
   16418:	bne	16434 <__lxstat64@plt+0x55d8>
   1641c:	mov	r0, r4
   16420:	bl	10c40 <fflush@plt>
   16424:	add	sp, sp, #8
   16428:	ldr	r4, [sp]
   1642c:	add	sp, sp, #4
   16430:	pop	{pc}		; (ldr pc, [sp], #4)
   16434:	ldr	r3, [r4]
   16438:	tst	r3, #256	; 0x100
   1643c:	bne	1644c <__lxstat64@plt+0x55f0>
   16440:	mov	r0, r4
   16444:	bl	10c40 <fflush@plt>
   16448:	b	16424 <__lxstat64@plt+0x55c8>
   1644c:	mov	r3, #1
   16450:	str	r3, [sp]
   16454:	mov	r2, #0
   16458:	mov	r3, #0
   1645c:	mov	r0, r4
   16460:	bl	164c8 <__lxstat64@plt+0x566c>
   16464:	b	16440 <__lxstat64@plt+0x55e4>
   16468:	strd	r4, [sp, #-12]!
   1646c:	str	lr, [sp, #8]
   16470:	sub	sp, sp, #12
   16474:	mov	r5, r0
   16478:	bl	10d84 <__errno_location@plt>
   1647c:	mov	r4, r0
   16480:	ldr	r3, [r0]
   16484:	str	r3, [sp]
   16488:	str	r3, [sp, #4]
   1648c:	mov	r3, #0
   16490:	str	r3, [r0]
   16494:	mov	r0, r5
   16498:	bl	10c4c <free@plt>
   1649c:	ldr	r3, [r4]
   164a0:	clz	r3, r3
   164a4:	lsr	r3, r3, #5
   164a8:	add	r2, sp, #8
   164ac:	add	r3, r2, r3, lsl #2
   164b0:	ldr	r3, [r3, #-8]
   164b4:	str	r3, [r4]
   164b8:	add	sp, sp, #12
   164bc:	ldrd	r4, [sp]
   164c0:	add	sp, sp, #8
   164c4:	pop	{pc}		; (ldr pc, [sp], #4)
   164c8:	str	r4, [sp, #-16]!
   164cc:	strd	r6, [sp, #4]
   164d0:	str	lr, [sp, #12]
   164d4:	sub	sp, sp, #8
   164d8:	mov	r4, r0
   164dc:	mov	r6, r2
   164e0:	mov	r7, r3
   164e4:	ldr	r2, [r0, #8]
   164e8:	ldr	r3, [r0, #4]
   164ec:	cmp	r2, r3
   164f0:	beq	16520 <__lxstat64@plt+0x56c4>
   164f4:	ldr	r3, [sp, #24]
   164f8:	str	r3, [sp]
   164fc:	mov	r2, r6
   16500:	mov	r3, r7
   16504:	mov	r0, r4
   16508:	bl	10de4 <fseeko64@plt>
   1650c:	add	sp, sp, #8
   16510:	ldr	r4, [sp]
   16514:	ldrd	r6, [sp, #4]
   16518:	add	sp, sp, #12
   1651c:	pop	{pc}		; (ldr pc, [sp], #4)
   16520:	ldr	r2, [r0, #20]
   16524:	ldr	r3, [r0, #16]
   16528:	cmp	r2, r3
   1652c:	bne	164f4 <__lxstat64@plt+0x5698>
   16530:	ldr	r3, [r0, #36]	; 0x24
   16534:	cmp	r3, #0
   16538:	bne	164f4 <__lxstat64@plt+0x5698>
   1653c:	bl	10dc0 <fileno@plt>
   16540:	ldr	r3, [sp, #24]
   16544:	str	r3, [sp]
   16548:	mov	r2, r6
   1654c:	mov	r3, r7
   16550:	bl	10ce8 <lseek64@plt>
   16554:	mvn	r2, #0
   16558:	mvn	r3, #0
   1655c:	cmp	r1, r3
   16560:	cmpeq	r0, r2
   16564:	beq	16580 <__lxstat64@plt+0x5724>
   16568:	ldr	r3, [r4]
   1656c:	bic	r3, r3, #16
   16570:	str	r3, [r4]
   16574:	strd	r0, [r4, #80]	; 0x50
   16578:	mov	r0, #0
   1657c:	b	1650c <__lxstat64@plt+0x56b0>
   16580:	mvn	r0, #0
   16584:	b	1650c <__lxstat64@plt+0x56b0>
   16588:	str	r4, [sp, #-8]!
   1658c:	str	lr, [sp, #4]
   16590:	mov	r0, #14
   16594:	bl	10e08 <nl_langinfo@plt>
   16598:	cmp	r0, #0
   1659c:	beq	165c0 <__lxstat64@plt+0x5764>
   165a0:	ldrb	r2, [r0]
   165a4:	movw	r3, #32288	; 0x7e20
   165a8:	movt	r3, #1
   165ac:	cmp	r2, #0
   165b0:	moveq	r0, r3
   165b4:	ldr	r4, [sp]
   165b8:	add	sp, sp, #4
   165bc:	pop	{pc}		; (ldr pc, [sp], #4)
   165c0:	movw	r0, #32288	; 0x7e20
   165c4:	movt	r0, #1
   165c8:	b	165b4 <__lxstat64@plt+0x5758>
   165cc:	strd	r4, [sp, #-20]!	; 0xffffffec
   165d0:	strd	r6, [sp, #8]
   165d4:	str	lr, [sp, #16]
   165d8:	sub	sp, sp, #12
   165dc:	mov	r7, r1
   165e0:	mov	r5, r2
   165e4:	subs	r6, r0, #0
   165e8:	addeq	r6, sp, #4
   165ec:	mov	r0, r6
   165f0:	bl	10d0c <mbrtowc@plt>
   165f4:	mov	r4, r0
   165f8:	cmp	r5, #0
   165fc:	cmnne	r0, #3
   16600:	bhi	1661c <__lxstat64@plt+0x57c0>
   16604:	mov	r0, r4
   16608:	add	sp, sp, #12
   1660c:	ldrd	r4, [sp]
   16610:	ldrd	r6, [sp, #8]
   16614:	add	sp, sp, #16
   16618:	pop	{pc}		; (ldr pc, [sp], #4)
   1661c:	mov	r0, #0
   16620:	bl	16678 <__lxstat64@plt+0x581c>
   16624:	cmp	r0, #0
   16628:	bne	16604 <__lxstat64@plt+0x57a8>
   1662c:	ldrb	r3, [r7]
   16630:	str	r3, [r6]
   16634:	mov	r4, #1
   16638:	b	16604 <__lxstat64@plt+0x57a8>
   1663c:	str	r4, [sp, #-8]!
   16640:	str	lr, [sp, #4]
   16644:	umull	r2, r3, r1, r2
   16648:	cmp	r3, #0
   1664c:	bne	16664 <__lxstat64@plt+0x5808>
   16650:	mov	r1, r2
   16654:	bl	16254 <__lxstat64@plt+0x53f8>
   16658:	ldr	r4, [sp]
   1665c:	add	sp, sp, #4
   16660:	pop	{pc}		; (ldr pc, [sp], #4)
   16664:	bl	10d84 <__errno_location@plt>
   16668:	mov	r3, #12
   1666c:	str	r3, [r0]
   16670:	mov	r0, #0
   16674:	b	16658 <__lxstat64@plt+0x57fc>
   16678:	push	{lr}		; (str lr, [sp, #-4]!)
   1667c:	sub	sp, sp, #268	; 0x10c
   16680:	movw	r2, #257	; 0x101
   16684:	add	r1, sp, #4
   16688:	bl	166d4 <__lxstat64@plt+0x5878>
   1668c:	cmp	r0, #0
   16690:	movne	r0, #0
   16694:	bne	166cc <__lxstat64@plt+0x5870>
   16698:	movw	r1, #32296	; 0x7e28
   1669c:	movt	r1, #1
   166a0:	add	r0, sp, #4
   166a4:	bl	10c28 <strcmp@plt>
   166a8:	cmp	r0, #0
   166ac:	beq	166c8 <__lxstat64@plt+0x586c>
   166b0:	movw	r1, #32300	; 0x7e2c
   166b4:	movt	r1, #1
   166b8:	add	r0, sp, #4
   166bc:	bl	10c28 <strcmp@plt>
   166c0:	adds	r0, r0, #0
   166c4:	movne	r0, #1
   166c8:	and	r0, r0, #1
   166cc:	add	sp, sp, #268	; 0x10c
   166d0:	pop	{pc}		; (ldr pc, [sp], #4)
   166d4:	strd	r4, [sp, #-16]!
   166d8:	str	r6, [sp, #8]
   166dc:	str	lr, [sp, #12]
   166e0:	mov	r6, r1
   166e4:	mov	r4, r2
   166e8:	mov	r1, #0
   166ec:	bl	10df0 <setlocale@plt>
   166f0:	subs	r5, r0, #0
   166f4:	beq	16738 <__lxstat64@plt+0x58dc>
   166f8:	mov	r0, r5
   166fc:	bl	10d78 <strlen@plt>
   16700:	cmp	r4, r0
   16704:	bhi	16754 <__lxstat64@plt+0x58f8>
   16708:	cmp	r4, #0
   1670c:	moveq	r0, #34	; 0x22
   16710:	beq	16768 <__lxstat64@plt+0x590c>
   16714:	sub	r4, r4, #1
   16718:	mov	r2, r4
   1671c:	mov	r1, r5
   16720:	mov	r0, r6
   16724:	bl	10c64 <memcpy@plt>
   16728:	mov	r3, #0
   1672c:	strb	r3, [r6, r4]
   16730:	mov	r0, #34	; 0x22
   16734:	b	16768 <__lxstat64@plt+0x590c>
   16738:	cmp	r4, #0
   1673c:	moveq	r0, #22
   16740:	beq	16768 <__lxstat64@plt+0x590c>
   16744:	mov	r3, #0
   16748:	strb	r3, [r6]
   1674c:	mov	r0, #22
   16750:	b	16768 <__lxstat64@plt+0x590c>
   16754:	add	r2, r0, #1
   16758:	mov	r1, r5
   1675c:	mov	r0, r6
   16760:	bl	10c64 <memcpy@plt>
   16764:	mov	r0, #0
   16768:	ldrd	r4, [sp]
   1676c:	ldr	r6, [sp, #8]
   16770:	add	sp, sp, #12
   16774:	pop	{pc}		; (ldr pc, [sp], #4)
   16778:	str	r4, [sp, #-8]!
   1677c:	str	lr, [sp, #4]
   16780:	mov	r1, #0
   16784:	bl	10df0 <setlocale@plt>
   16788:	ldr	r4, [sp]
   1678c:	add	sp, sp, #4
   16790:	pop	{pc}		; (ldr pc, [sp], #4)
   16794:	cmp	r3, #0
   16798:	cmpeq	r2, #0
   1679c:	bne	167b4 <__lxstat64@plt+0x5958>
   167a0:	cmp	r1, #0
   167a4:	cmpeq	r0, #0
   167a8:	mvnne	r1, #0
   167ac:	mvnne	r0, #0
   167b0:	b	167d0 <__lxstat64@plt+0x5974>
   167b4:	sub	sp, sp, #8
   167b8:	push	{sp, lr}
   167bc:	bl	167e0 <__lxstat64@plt+0x5984>
   167c0:	ldr	lr, [sp, #4]
   167c4:	add	sp, sp, #8
   167c8:	pop	{r2, r3}
   167cc:	bx	lr
   167d0:	push	{r1, lr}
   167d4:	mov	r0, #8
   167d8:	bl	10c1c <raise@plt>
   167dc:	pop	{r1, pc}
   167e0:	cmp	r1, r3
   167e4:	cmpeq	r0, r2
   167e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167ec:	mov	r4, r0
   167f0:	movcc	r0, #0
   167f4:	mov	r5, r1
   167f8:	ldr	lr, [sp, #36]	; 0x24
   167fc:	movcc	r1, r0
   16800:	bcc	168fc <__lxstat64@plt+0x5aa0>
   16804:	cmp	r3, #0
   16808:	clzeq	ip, r2
   1680c:	clzne	ip, r3
   16810:	addeq	ip, ip, #32
   16814:	cmp	r5, #0
   16818:	clzeq	r1, r4
   1681c:	addeq	r1, r1, #32
   16820:	clzne	r1, r5
   16824:	sub	ip, ip, r1
   16828:	sub	sl, ip, #32
   1682c:	lsl	r9, r3, ip
   16830:	rsb	fp, ip, #32
   16834:	orr	r9, r9, r2, lsl sl
   16838:	orr	r9, r9, r2, lsr fp
   1683c:	lsl	r8, r2, ip
   16840:	cmp	r5, r9
   16844:	cmpeq	r4, r8
   16848:	movcc	r0, #0
   1684c:	movcc	r1, r0
   16850:	bcc	1686c <__lxstat64@plt+0x5a10>
   16854:	mov	r0, #1
   16858:	subs	r4, r4, r8
   1685c:	lsl	r1, r0, sl
   16860:	orr	r1, r1, r0, lsr fp
   16864:	lsl	r0, r0, ip
   16868:	sbc	r5, r5, r9
   1686c:	cmp	ip, #0
   16870:	beq	168fc <__lxstat64@plt+0x5aa0>
   16874:	lsr	r6, r8, #1
   16878:	orr	r6, r6, r9, lsl #31
   1687c:	lsr	r7, r9, #1
   16880:	mov	r2, ip
   16884:	b	168a8 <__lxstat64@plt+0x5a4c>
   16888:	subs	r3, r4, r6
   1688c:	sbc	r8, r5, r7
   16890:	adds	r3, r3, r3
   16894:	adc	r8, r8, r8
   16898:	adds	r4, r3, #1
   1689c:	adc	r5, r8, #0
   168a0:	subs	r2, r2, #1
   168a4:	beq	168c4 <__lxstat64@plt+0x5a68>
   168a8:	cmp	r5, r7
   168ac:	cmpeq	r4, r6
   168b0:	bcs	16888 <__lxstat64@plt+0x5a2c>
   168b4:	adds	r4, r4, r4
   168b8:	adc	r5, r5, r5
   168bc:	subs	r2, r2, #1
   168c0:	bne	168a8 <__lxstat64@plt+0x5a4c>
   168c4:	lsr	r3, r4, ip
   168c8:	orr	r3, r3, r5, lsl fp
   168cc:	lsr	r2, r5, ip
   168d0:	orr	r3, r3, r5, lsr sl
   168d4:	adds	r0, r0, r4
   168d8:	mov	r4, r3
   168dc:	lsl	r3, r2, ip
   168e0:	orr	r3, r3, r4, lsl sl
   168e4:	lsl	ip, r4, ip
   168e8:	orr	r3, r3, r4, lsr fp
   168ec:	adc	r1, r1, r5
   168f0:	subs	r0, r0, ip
   168f4:	mov	r5, r2
   168f8:	sbc	r1, r1, r3
   168fc:	cmp	lr, #0
   16900:	strdne	r4, [lr]
   16904:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16908:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1690c:	mov	r7, r0
   16910:	ldr	r6, [pc, #72]	; 16960 <__lxstat64@plt+0x5b04>
   16914:	ldr	r5, [pc, #72]	; 16964 <__lxstat64@plt+0x5b08>
   16918:	add	r6, pc, r6
   1691c:	add	r5, pc, r5
   16920:	sub	r6, r6, r5
   16924:	mov	r8, r1
   16928:	mov	r9, r2
   1692c:	bl	10be4 <calloc@plt-0x20>
   16930:	asrs	r6, r6, #2
   16934:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16938:	mov	r4, #0
   1693c:	add	r4, r4, #1
   16940:	ldr	r3, [r5], #4
   16944:	mov	r2, r9
   16948:	mov	r1, r8
   1694c:	mov	r0, r7
   16950:	blx	r3
   16954:	cmp	r6, r4
   16958:	bne	1693c <__lxstat64@plt+0x5ae0>
   1695c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16960:	strdeq	r1, [r1], -r4
   16964:	andeq	r1, r1, ip, ror #11
   16968:	bx	lr
   1696c:	ldr	r3, [pc, #12]	; 16980 <__lxstat64@plt+0x5b24>
   16970:	mov	r1, #0
   16974:	add	r3, pc, r3
   16978:	ldr	r2, [r3]
   1697c:	b	10d90 <__cxa_atexit@plt>
   16980:	andeq	r1, r1, r4, ror #14

Disassembly of section .fini:

00016984 <.fini>:
   16984:	push	{r3, lr}
   16988:	pop	{r3, pc}
