#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e2e0bcf2970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e2e0bcef450 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x5e2e0bcfbfd0 .functor NOT 1, L_0x5e2e0bd23710, C4<0>, C4<0>, C4<0>;
L_0x5e2e0bd23510 .functor XOR 2, L_0x5e2e0bd233d0, L_0x5e2e0bd23470, C4<00>, C4<00>;
L_0x5e2e0bd23650 .functor XOR 2, L_0x5e2e0bd23510, L_0x5e2e0bd23580, C4<00>, C4<00>;
v0x5e2e0bd1f390_0 .net *"_ivl_10", 1 0, L_0x5e2e0bd23580;  1 drivers
v0x5e2e0bd1f490_0 .net *"_ivl_12", 1 0, L_0x5e2e0bd23650;  1 drivers
v0x5e2e0bd1f570_0 .net *"_ivl_2", 1 0, L_0x5e2e0bd23330;  1 drivers
v0x5e2e0bd1f630_0 .net *"_ivl_4", 1 0, L_0x5e2e0bd233d0;  1 drivers
v0x5e2e0bd1f710_0 .net *"_ivl_6", 1 0, L_0x5e2e0bd23470;  1 drivers
v0x5e2e0bd1f7f0_0 .net *"_ivl_8", 1 0, L_0x5e2e0bd23510;  1 drivers
v0x5e2e0bd1f8d0_0 .var "clk", 0 0;
v0x5e2e0bd1f970_0 .net "p1a", 0 0, v0x5e2e0bd193e0_0;  1 drivers
v0x5e2e0bd1faa0_0 .net "p1b", 0 0, v0x5e2e0bd194a0_0;  1 drivers
v0x5e2e0bd1fc60_0 .net "p1c", 0 0, v0x5e2e0bd19540_0;  1 drivers
v0x5e2e0bd1fd00_0 .net "p1d", 0 0, v0x5e2e0bd195e0_0;  1 drivers
v0x5e2e0bd1fda0_0 .net "p1y_dut", 0 0, L_0x5e2e0bd22290;  1 drivers
v0x5e2e0bd1fe40_0 .net "p1y_ref", 0 0, L_0x5e2e0bd208e0;  1 drivers
v0x5e2e0bd1fee0_0 .net "p2a", 0 0, v0x5e2e0bd196d0_0;  1 drivers
v0x5e2e0bd1ff80_0 .net "p2b", 0 0, v0x5e2e0bd19770_0;  1 drivers
v0x5e2e0bd20020_0 .net "p2c", 0 0, v0x5e2e0bd19810_0;  1 drivers
v0x5e2e0bd200c0_0 .net "p2d", 0 0, v0x5e2e0bd198e0_0;  1 drivers
v0x5e2e0bd20270_0 .net "p2y_dut", 0 0, L_0x5e2e0bd22da0;  1 drivers
v0x5e2e0bd20310_0 .net "p2y_ref", 0 0, L_0x5e2e0bd20a20;  1 drivers
v0x5e2e0bd203b0_0 .var/2u "stats1", 223 0;
v0x5e2e0bd20450_0 .var/2u "strobe", 0 0;
v0x5e2e0bd204f0_0 .net "tb_match", 0 0, L_0x5e2e0bd23710;  1 drivers
v0x5e2e0bd205b0_0 .net "tb_mismatch", 0 0, L_0x5e2e0bcfbfd0;  1 drivers
v0x5e2e0bd20670_0 .net "wavedrom_enable", 0 0, v0x5e2e0bd19a40_0;  1 drivers
v0x5e2e0bd20710_0 .net "wavedrom_title", 511 0, v0x5e2e0bd19ae0_0;  1 drivers
L_0x5e2e0bd23330 .concat [ 1 1 0 0], L_0x5e2e0bd20a20, L_0x5e2e0bd208e0;
L_0x5e2e0bd233d0 .concat [ 1 1 0 0], L_0x5e2e0bd20a20, L_0x5e2e0bd208e0;
L_0x5e2e0bd23470 .concat [ 1 1 0 0], L_0x5e2e0bd22da0, L_0x5e2e0bd22290;
L_0x5e2e0bd23580 .concat [ 1 1 0 0], L_0x5e2e0bd20a20, L_0x5e2e0bd208e0;
L_0x5e2e0bd23710 .cmp/eeq 2, L_0x5e2e0bd23330, L_0x5e2e0bd23650;
S_0x5e2e0bcbded0 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x5e2e0bcef450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5e2e0bcfc170_0 .net *"_ivl_0", 3 0, L_0x5e2e0bd207e0;  1 drivers
v0x5e2e0bcfc210_0 .net *"_ivl_4", 3 0, L_0x5e2e0bd20980;  1 drivers
v0x5e2e0bc946e0_0 .net "p1a", 0 0, v0x5e2e0bd193e0_0;  alias, 1 drivers
v0x5e2e0bce95c0_0 .net "p1b", 0 0, v0x5e2e0bd194a0_0;  alias, 1 drivers
v0x5e2e0bcebd80_0 .net "p1c", 0 0, v0x5e2e0bd19540_0;  alias, 1 drivers
v0x5e2e0bcea9a0_0 .net "p1d", 0 0, v0x5e2e0bd195e0_0;  alias, 1 drivers
v0x5e2e0bccb530_0 .net "p1y", 0 0, L_0x5e2e0bd208e0;  alias, 1 drivers
v0x5e2e0bd18480_0 .net "p2a", 0 0, v0x5e2e0bd196d0_0;  alias, 1 drivers
v0x5e2e0bd18540_0 .net "p2b", 0 0, v0x5e2e0bd19770_0;  alias, 1 drivers
v0x5e2e0bd18690_0 .net "p2c", 0 0, v0x5e2e0bd19810_0;  alias, 1 drivers
v0x5e2e0bd18750_0 .net "p2d", 0 0, v0x5e2e0bd198e0_0;  alias, 1 drivers
v0x5e2e0bd18810_0 .net "p2y", 0 0, L_0x5e2e0bd20a20;  alias, 1 drivers
L_0x5e2e0bd207e0 .concat [ 1 1 1 1], v0x5e2e0bd195e0_0, v0x5e2e0bd19540_0, v0x5e2e0bd194a0_0, v0x5e2e0bd193e0_0;
L_0x5e2e0bd208e0 .reduce/nand L_0x5e2e0bd207e0;
L_0x5e2e0bd20980 .concat [ 1 1 1 1], v0x5e2e0bd198e0_0, v0x5e2e0bd19810_0, v0x5e2e0bd19770_0, v0x5e2e0bd196d0_0;
L_0x5e2e0bd20a20 .reduce/nand L_0x5e2e0bd20980;
S_0x5e2e0bd18a10 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x5e2e0bcef450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x5e2e0bd19320_0 .net "clk", 0 0, v0x5e2e0bd1f8d0_0;  1 drivers
v0x5e2e0bd193e0_0 .var "p1a", 0 0;
v0x5e2e0bd194a0_0 .var "p1b", 0 0;
v0x5e2e0bd19540_0 .var "p1c", 0 0;
v0x5e2e0bd195e0_0 .var "p1d", 0 0;
v0x5e2e0bd196d0_0 .var "p2a", 0 0;
v0x5e2e0bd19770_0 .var "p2b", 0 0;
v0x5e2e0bd19810_0 .var "p2c", 0 0;
v0x5e2e0bd198e0_0 .var "p2d", 0 0;
v0x5e2e0bd19a40_0 .var "wavedrom_enable", 0 0;
v0x5e2e0bd19ae0_0 .var "wavedrom_title", 511 0;
S_0x5e2e0bd18bc0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x5e2e0bd18a10;
 .timescale -12 -12;
v0x5e2e0bd18db0_0 .var/2s "count", 31 0;
E_0x5e2e0bcc9510/0 .event negedge, v0x5e2e0bd19320_0;
E_0x5e2e0bcc9510/1 .event posedge, v0x5e2e0bd19320_0;
E_0x5e2e0bcc9510 .event/or E_0x5e2e0bcc9510/0, E_0x5e2e0bcc9510/1;
E_0x5e2e0bcce680 .event posedge, v0x5e2e0bd19320_0;
S_0x5e2e0bd18eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x5e2e0bd18a10;
 .timescale -12 -12;
v0x5e2e0bd19060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5e2e0bd19140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x5e2e0bd18a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5e2e0bd19c00 .scope module, "top_module1" "top_module" 3 135, 4 7 0, S_0x5e2e0bcef450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5e2e0bd1dbc0_0 .net *"_ivl_11", 0 0, L_0x5e2e0bd22420;  1 drivers
v0x5e2e0bd1dca0_0 .net *"_ivl_12", 1 0, L_0x5e2e0bd22510;  1 drivers
L_0x76d389cd4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1dd80_0 .net *"_ivl_17", 1 0, L_0x76d389cd4018;  1 drivers
v0x5e2e0bd1de40_0 .net *"_ivl_20", 0 0, L_0x5e2e0bd22e90;  1 drivers
v0x5e2e0bd1df20_0 .net *"_ivl_22", 0 0, L_0x5e2e0bd22f30;  1 drivers
v0x5e2e0bd1e000_0 .net *"_ivl_23", 1 0, L_0x5e2e0bd23060;  1 drivers
L_0x76d389cd4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1e0e0_0 .net *"_ivl_28", 1 0, L_0x76d389cd4060;  1 drivers
o0x76d389d1e368 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5e2e0bd1e1c0_0 name=_ivl_32
o0x76d389d1e398 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5e2e0bd1e2a0_0 name=_ivl_35
v0x5e2e0bd1e410_0 .net *"_ivl_9", 0 0, L_0x5e2e0bd22380;  1 drivers
v0x5e2e0bd1e4f0_0 .net "nand1", 3 0, L_0x5e2e0bd238a0;  1 drivers
v0x5e2e0bd1e5d0_0 .net "nand2", 3 0, L_0x5e2e0bd239e0;  1 drivers
v0x5e2e0bd1e6b0_0 .net "p1a", 0 0, v0x5e2e0bd193e0_0;  alias, 1 drivers
v0x5e2e0bd1e750_0 .net "p1b", 0 0, v0x5e2e0bd194a0_0;  alias, 1 drivers
v0x5e2e0bd1e7f0_0 .net "p1c", 0 0, v0x5e2e0bd19540_0;  alias, 1 drivers
v0x5e2e0bd1e920_0 .net "p1d", 0 0, v0x5e2e0bd195e0_0;  alias, 1 drivers
v0x5e2e0bd1ea50_0 .net "p1y", 0 0, L_0x5e2e0bd22290;  alias, 1 drivers
v0x5e2e0bd1ec00_0 .net "p2a", 0 0, v0x5e2e0bd196d0_0;  alias, 1 drivers
v0x5e2e0bd1eca0_0 .net "p2b", 0 0, v0x5e2e0bd19770_0;  alias, 1 drivers
v0x5e2e0bd1ed40_0 .net "p2c", 0 0, v0x5e2e0bd19810_0;  alias, 1 drivers
v0x5e2e0bd1ee70_0 .net "p2d", 0 0, v0x5e2e0bd198e0_0;  alias, 1 drivers
v0x5e2e0bd1efa0_0 .net "p2y", 0 0, L_0x5e2e0bd22da0;  alias, 1 drivers
L_0x5e2e0bd22380 .part L_0x5e2e0bd238a0, 0, 1;
L_0x5e2e0bd22420 .part L_0x5e2e0bd238a0, 1, 1;
L_0x5e2e0bd22510 .concat [ 1 1 0 0], L_0x5e2e0bd22420, L_0x5e2e0bd22380;
L_0x5e2e0bd22650 .concat [ 2 2 0 0], L_0x5e2e0bd22510, L_0x76d389cd4018;
L_0x5e2e0bd22e90 .part L_0x5e2e0bd239e0, 0, 1;
L_0x5e2e0bd22f30 .part L_0x5e2e0bd239e0, 1, 1;
L_0x5e2e0bd23060 .concat [ 1 1 0 0], L_0x5e2e0bd22f30, L_0x5e2e0bd22e90;
L_0x5e2e0bd231a0 .concat [ 2 2 0 0], L_0x5e2e0bd23060, L_0x76d389cd4060;
L_0x5e2e0bd238a0 .concat [ 1 1 2 0], L_0x5e2e0bd20c20, L_0x5e2e0bd21260, o0x76d389d1e368;
L_0x5e2e0bd239e0 .concat [ 1 1 2 0], L_0x5e2e0bd21680, L_0x5e2e0bd21bb0, o0x76d389d1e398;
S_0x5e2e0bd19ec0 .scope module, "u1" "nand4" 4 23, 4 1 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e2e0bcdd120 .functor AND 1, v0x5e2e0bd193e0_0, v0x5e2e0bd194a0_0, C4<1>, C4<1>;
L_0x5e2e0bd20af0 .functor AND 1, L_0x5e2e0bcdd120, v0x5e2e0bd19540_0, C4<1>, C4<1>;
L_0x5e2e0bd20b60 .functor AND 1, L_0x5e2e0bd20af0, v0x5e2e0bd195e0_0, C4<1>, C4<1>;
L_0x5e2e0bd20c20 .functor NOT 1, L_0x5e2e0bd20b60, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1a0d0_0 .net *"_ivl_0", 0 0, L_0x5e2e0bcdd120;  1 drivers
v0x5e2e0bd1a1d0_0 .net *"_ivl_2", 0 0, L_0x5e2e0bd20af0;  1 drivers
v0x5e2e0bd1a2b0_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd20b60;  1 drivers
v0x5e2e0bd1a3a0_0 .net "a", 0 0, v0x5e2e0bd193e0_0;  alias, 1 drivers
v0x5e2e0bd1a490_0 .net "b", 0 0, v0x5e2e0bd194a0_0;  alias, 1 drivers
v0x5e2e0bd1a5d0_0 .net "c", 0 0, v0x5e2e0bd19540_0;  alias, 1 drivers
v0x5e2e0bd1a6c0_0 .net "d", 0 0, v0x5e2e0bd195e0_0;  alias, 1 drivers
v0x5e2e0bd1a7b0_0 .net "y", 0 0, L_0x5e2e0bd20c20;  1 drivers
S_0x5e2e0bd1a910 .scope module, "u2" "nand4" 4 31, 4 1 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e2e0bd20d10 .functor AND 1, v0x5e2e0bd19540_0, v0x5e2e0bd195e0_0, C4<1>, C4<1>;
L_0x5e2e0bd20fa0 .functor AND 1, L_0x5e2e0bd20d10, v0x5e2e0bd196d0_0, C4<1>, C4<1>;
L_0x5e2e0bd211a0 .functor AND 1, L_0x5e2e0bd20fa0, v0x5e2e0bd19770_0, C4<1>, C4<1>;
L_0x5e2e0bd21260 .functor NOT 1, L_0x5e2e0bd211a0, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1ab90_0 .net *"_ivl_0", 0 0, L_0x5e2e0bd20d10;  1 drivers
v0x5e2e0bd1ac70_0 .net *"_ivl_2", 0 0, L_0x5e2e0bd20fa0;  1 drivers
v0x5e2e0bd1ad50_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd211a0;  1 drivers
v0x5e2e0bd1ae10_0 .net "a", 0 0, v0x5e2e0bd19540_0;  alias, 1 drivers
v0x5e2e0bd1aeb0_0 .net "b", 0 0, v0x5e2e0bd195e0_0;  alias, 1 drivers
v0x5e2e0bd1afa0_0 .net "c", 0 0, v0x5e2e0bd196d0_0;  alias, 1 drivers
v0x5e2e0bd1b090_0 .net "d", 0 0, v0x5e2e0bd19770_0;  alias, 1 drivers
v0x5e2e0bd1b180_0 .net "y", 0 0, L_0x5e2e0bd21260;  1 drivers
S_0x5e2e0bd1b2e0 .scope module, "u3" "nand4" 4 39, 4 1 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e2e0bd21350 .functor AND 1, v0x5e2e0bd196d0_0, v0x5e2e0bd19770_0, C4<1>, C4<1>;
L_0x5e2e0bd214d0 .functor AND 1, L_0x5e2e0bd21350, v0x5e2e0bd19810_0, C4<1>, C4<1>;
L_0x5e2e0bd215c0 .functor AND 1, L_0x5e2e0bd214d0, v0x5e2e0bd198e0_0, C4<1>, C4<1>;
L_0x5e2e0bd21680 .functor NOT 1, L_0x5e2e0bd215c0, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1b540_0 .net *"_ivl_0", 0 0, L_0x5e2e0bd21350;  1 drivers
v0x5e2e0bd1b620_0 .net *"_ivl_2", 0 0, L_0x5e2e0bd214d0;  1 drivers
v0x5e2e0bd1b700_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd215c0;  1 drivers
v0x5e2e0bd1b7c0_0 .net "a", 0 0, v0x5e2e0bd196d0_0;  alias, 1 drivers
v0x5e2e0bd1b860_0 .net "b", 0 0, v0x5e2e0bd19770_0;  alias, 1 drivers
v0x5e2e0bd1b950_0 .net "c", 0 0, v0x5e2e0bd19810_0;  alias, 1 drivers
v0x5e2e0bd1ba40_0 .net "d", 0 0, v0x5e2e0bd198e0_0;  alias, 1 drivers
v0x5e2e0bd1bb30_0 .net "y", 0 0, L_0x5e2e0bd21680;  1 drivers
S_0x5e2e0bd1bc90 .scope module, "u4" "nand4" 4 47, 4 1 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5e2e0bd21770 .functor AND 1, v0x5e2e0bd19810_0, v0x5e2e0bd198e0_0, C4<1>, C4<1>;
L_0x5e2e0bd21a00 .functor AND 1, L_0x5e2e0bd21770, v0x5e2e0bd196d0_0, C4<1>, C4<1>;
L_0x5e2e0bd21af0 .functor AND 1, L_0x5e2e0bd21a00, L_0x5e2e0bd22290, C4<1>, C4<1>;
L_0x5e2e0bd21bb0 .functor NOT 1, L_0x5e2e0bd21af0, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1bef0_0 .net *"_ivl_0", 0 0, L_0x5e2e0bd21770;  1 drivers
v0x5e2e0bd1bff0_0 .net *"_ivl_2", 0 0, L_0x5e2e0bd21a00;  1 drivers
v0x5e2e0bd1c0d0_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd21af0;  1 drivers
v0x5e2e0bd1c190_0 .net "a", 0 0, v0x5e2e0bd19810_0;  alias, 1 drivers
v0x5e2e0bd1c230_0 .net "b", 0 0, v0x5e2e0bd198e0_0;  alias, 1 drivers
v0x5e2e0bd1c320_0 .net "c", 0 0, v0x5e2e0bd196d0_0;  alias, 1 drivers
v0x5e2e0bd1c450_0 .net "d", 0 0, L_0x5e2e0bd22290;  alias, 1 drivers
v0x5e2e0bd1c510_0 .net "y", 0 0, L_0x5e2e0bd21bb0;  1 drivers
S_0x5e2e0bd1c670 .scope module, "u5" "nand2" 4 55, 4 4 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x5e2e0bd21e40 .functor AND 1, L_0x5e2e0bd21c50, L_0x5e2e0bd21d20, C4<1>, C4<1>;
L_0x5e2e0bd21ff0 .functor AND 1, L_0x5e2e0bd21e40, L_0x5e2e0bd21f50, C4<1>, C4<1>;
L_0x5e2e0bd221d0 .functor AND 1, L_0x5e2e0bd21ff0, L_0x5e2e0bd22100, C4<1>, C4<1>;
L_0x5e2e0bd22290 .functor NOT 1, L_0x5e2e0bd221d0, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1c870_0 .net *"_ivl_1", 0 0, L_0x5e2e0bd21c50;  1 drivers
v0x5e2e0bd1c970_0 .net *"_ivl_11", 0 0, L_0x5e2e0bd22100;  1 drivers
v0x5e2e0bd1ca50_0 .net *"_ivl_12", 0 0, L_0x5e2e0bd221d0;  1 drivers
v0x5e2e0bd1cb10_0 .net *"_ivl_3", 0 0, L_0x5e2e0bd21d20;  1 drivers
v0x5e2e0bd1cbf0_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd21e40;  1 drivers
v0x5e2e0bd1cd20_0 .net *"_ivl_7", 0 0, L_0x5e2e0bd21f50;  1 drivers
v0x5e2e0bd1ce00_0 .net *"_ivl_8", 0 0, L_0x5e2e0bd21ff0;  1 drivers
v0x5e2e0bd1cee0_0 .net "a", 3 0, L_0x5e2e0bd22650;  1 drivers
v0x5e2e0bd1cfc0_0 .net "y", 0 0, L_0x5e2e0bd22290;  alias, 1 drivers
L_0x5e2e0bd21c50 .part L_0x5e2e0bd22650, 0, 1;
L_0x5e2e0bd21d20 .part L_0x5e2e0bd22650, 1, 1;
L_0x5e2e0bd21f50 .part L_0x5e2e0bd22650, 2, 1;
L_0x5e2e0bd22100 .part L_0x5e2e0bd22650, 3, 1;
S_0x5e2e0bd1d130 .scope module, "u6" "nand2" 4 60, 4 4 0, S_0x5e2e0bd19c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x5e2e0bd22950 .functor AND 1, L_0x5e2e0bd227c0, L_0x5e2e0bd22860, C4<1>, C4<1>;
L_0x5e2e0bd22b00 .functor AND 1, L_0x5e2e0bd22950, L_0x5e2e0bd22a60, C4<1>, C4<1>;
L_0x5e2e0bd22ce0 .functor AND 1, L_0x5e2e0bd22b00, L_0x5e2e0bd22c10, C4<1>, C4<1>;
L_0x5e2e0bd22da0 .functor NOT 1, L_0x5e2e0bd22ce0, C4<0>, C4<0>, C4<0>;
v0x5e2e0bd1d2c0_0 .net *"_ivl_1", 0 0, L_0x5e2e0bd227c0;  1 drivers
v0x5e2e0bd1d3c0_0 .net *"_ivl_11", 0 0, L_0x5e2e0bd22c10;  1 drivers
v0x5e2e0bd1d4a0_0 .net *"_ivl_12", 0 0, L_0x5e2e0bd22ce0;  1 drivers
v0x5e2e0bd1d560_0 .net *"_ivl_3", 0 0, L_0x5e2e0bd22860;  1 drivers
v0x5e2e0bd1d640_0 .net *"_ivl_4", 0 0, L_0x5e2e0bd22950;  1 drivers
v0x5e2e0bd1d770_0 .net *"_ivl_7", 0 0, L_0x5e2e0bd22a60;  1 drivers
v0x5e2e0bd1d850_0 .net *"_ivl_8", 0 0, L_0x5e2e0bd22b00;  1 drivers
v0x5e2e0bd1d930_0 .net "a", 3 0, L_0x5e2e0bd231a0;  1 drivers
v0x5e2e0bd1da10_0 .net "y", 0 0, L_0x5e2e0bd22da0;  alias, 1 drivers
L_0x5e2e0bd227c0 .part L_0x5e2e0bd231a0, 0, 1;
L_0x5e2e0bd22860 .part L_0x5e2e0bd231a0, 1, 1;
L_0x5e2e0bd22a60 .part L_0x5e2e0bd231a0, 2, 1;
L_0x5e2e0bd22c10 .part L_0x5e2e0bd231a0, 3, 1;
S_0x5e2e0bd1f1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x5e2e0bcef450;
 .timescale -12 -12;
E_0x5e2e0bcfc0a0 .event anyedge, v0x5e2e0bd20450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5e2e0bd20450_0;
    %nor/r;
    %assign/vec4 v0x5e2e0bd20450_0, 0;
    %wait E_0x5e2e0bcfc0a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e2e0bd18a10;
T_3 ;
    %fork t_1, S_0x5e2e0bd18bc0;
    %jmp t_0;
    .scope S_0x5e2e0bd18bc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e2e0bd18db0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd195e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd194a0_0, 0;
    %assign/vec4 v0x5e2e0bd193e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd198e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19770_0, 0;
    %assign/vec4 v0x5e2e0bd196d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e2e0bcce680;
    %load/vec4 v0x5e2e0bd18db0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd195e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd194a0_0, 0;
    %assign/vec4 v0x5e2e0bd193e0_0, 0;
    %load/vec4 v0x5e2e0bd18db0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd198e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19770_0, 0;
    %assign/vec4 v0x5e2e0bd196d0_0, 0;
    %load/vec4 v0x5e2e0bd18db0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5e2e0bd18db0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5e2e0bd19140;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e2e0bcc9510;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd198e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd196d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd195e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd19540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e2e0bd194a0_0, 0;
    %assign/vec4 v0x5e2e0bd193e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x5e2e0bd18a10;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x5e2e0bcef450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e2e0bd1f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e2e0bd20450_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5e2e0bcef450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e2e0bd1f8d0_0;
    %inv;
    %store/vec4 v0x5e2e0bd1f8d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e2e0bcef450;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5e2e0bd19320_0, v0x5e2e0bd205b0_0, v0x5e2e0bd1f970_0, v0x5e2e0bd1faa0_0, v0x5e2e0bd1fc60_0, v0x5e2e0bd1fd00_0, v0x5e2e0bd1fee0_0, v0x5e2e0bd1ff80_0, v0x5e2e0bd20020_0, v0x5e2e0bd200c0_0, v0x5e2e0bd1fe40_0, v0x5e2e0bd1fda0_0, v0x5e2e0bd20310_0, v0x5e2e0bd20270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e2e0bcef450;
T_7 ;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5e2e0bcef450;
T_8 ;
    %wait E_0x5e2e0bcc9510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e2e0bd203b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
    %load/vec4 v0x5e2e0bd204f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e2e0bd203b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5e2e0bd1fe40_0;
    %load/vec4 v0x5e2e0bd1fe40_0;
    %load/vec4 v0x5e2e0bd1fda0_0;
    %xor;
    %load/vec4 v0x5e2e0bd1fe40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5e2e0bd20310_0;
    %load/vec4 v0x5e2e0bd20310_0;
    %load/vec4 v0x5e2e0bd20270_0;
    %xor;
    %load/vec4 v0x5e2e0bd20310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5e2e0bd203b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e2e0bd203b0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth3/7420/iter3/response0/top_module.sv";
