// Seed: 2407452189
module module_0 (
    input  wand  id_0,
    output wire  id_1,
    output tri1  id_2,
    output tri   id_3,
    input  tri   id_4,
    output wire  id_5,
    input  uwire id_6,
    input  wor   id_7
);
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd91
) (
    input  tri0 _id_0,
    input  tri  id_1,
    input  wand id_2,
    input  tri0 id_3,
    output tri1 id_4
);
  wire id_6;
  assign id_4 = -1 ? -1 : -1;
  logic [1 : -1  +  id_0] id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
