{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637229616343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637229616343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 18:00:16 2021 " "Processing started: Thu Nov 18 18:00:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637229616343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229616343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229616343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637229620623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637229620642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 4 4 " "Found 4 design units, including 4 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638214 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_5bit " "Found entity 2: mux_2_5bit" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638214 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_1bit " "Found entity 3: mux_2_1bit" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638214 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_2 " "Found entity 4: mux_2" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638359 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "processor processor.v(73) " "Verilog Module Declaration warning at processor.v(73): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"processor\"" {  } { { "processor.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 73 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229638487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_controller " "Found entity 1: reg_controller" {  } { { "reg_controller.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/reg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excep_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file excep_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 excep_controller " "Found entity 1: excep_controller" {  } { { "excep_controller.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/excep_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229638933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229638933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_controller " "Found entity 1: PC_controller" {  } { { "PC_controller.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/PC_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imme_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file imme_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 imme_controller " "Found entity 1: imme_controller" {  } { { "imme_controller.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/imme_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_32.v 6 6 " "Found 6 design units, including 6 entities, in source file fa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_32 " "Found entity 1: fa_32" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa_16 " "Found entity 2: fa_16" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""} { "Info" "ISGN_ENTITY_NAME" "3 fa_8 " "Found entity 3: fa_8" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""} { "Info" "ISGN_ENTITY_NAME" "4 fa_4 " "Found entity 4: fa_4" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""} { "Info" "ISGN_ENTITY_NAME" "5 fa_2 " "Found entity 5: fa_2" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""} { "Info" "ISGN_ENTITY_NAME" "6 fa_1 " "Found entity 6: fa_1" {  } { { "fa_32.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_8.v 3 3 " "Found 3 design units, including 3 entities, in source file mux_1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_8 " "Found entity 1: mux_1_8" {  } { { "mux_1_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639300 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_4 " "Found entity 2: mux_1_4" {  } { { "mux_1_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_1_8.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639300 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_1_2 " "Found entity 3: mux_1_2" {  } { { "mux_1_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_1_8.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_8.v 3 3 " "Found 3 design units, including 3 entities, in source file mux_32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_8 " "Found entity 1: mux_32_8" {  } { { "mux_32_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639395 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32_4 " "Found entity 2: mux_32_4" {  } { { "mux_32_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_32_8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639395 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_32_2 " "Found entity 3: mux_32_2" {  } { { "mux_32_8.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/mux_32_8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file control_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal " "Found entity 1: control_signal" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_e.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_e " "Found entity 1: dff_e" {  } { { "dff_e.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/dff_e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_by2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_by2.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_by2 " "Found entity 1: frequency_divider_by2" {  } { { "frequency_divider_by2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/frequency_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639683 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton_test2.v(118) " "Verilog HDL Module Instantiation warning at skeleton_test2.v(118): ignored dangling comma in List of Port Connections" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test2 " "Found entity 1: skeleton_test2" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229639762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stu_imem_clock skeleton_test.v(25) " "Verilog HDL Implicit Net warning at skeleton_test.v(25): created implicit net for \"stu_imem_clock\"" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stu_dmem_clock skeleton_test.v(25) " "Verilog HDL Implicit Net warning at skeleton_test.v(25): created implicit net for \"stu_dmem_clock\"" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stu_processor_clock skeleton_test.v(25) " "Verilog HDL Implicit Net warning at skeleton_test.v(25): created implicit net for \"stu_processor_clock\"" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stu_regfile_clock skeleton_test.v(25) " "Verilog HDL Implicit Net warning at skeleton_test.v(25): created implicit net for \"stu_regfile_clock\"" {  } { { "skeleton_test.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reset skeleton.v(67) " "Verilog HDL Implicit Net warning at skeleton.v(67): created implicit net for \"ctrl_reset\"" {  } { { "skeleton.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reset skeleton_test2.v(84) " "Verilog HDL Implicit Net warning at skeleton_test2.v(84): created implicit net for \"ctrl_reset\"" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229639762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_test2 " "Elaborating entity \"skeleton_test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637229641235 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_011 skeleton_test2.v(28) " "Output port \"out_011\" at skeleton_test2.v(28) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641235 "|skeleton_test2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc_selector skeleton_test2.v(29) " "Output port \"pc_selector\" at skeleton_test2.v(29) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641235 "|skeleton_test2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selector_011 skeleton_test2.v(30) " "Output port \"selector_011\" at skeleton_test2.v(30) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641235 "|skeleton_test2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ilt_neq_sel skeleton_test2.v(30) " "Output port \"ilt_neq_sel\" at skeleton_test2.v(30) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641235 "|skeleton_test2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ilt skeleton_test2.v(30) " "Output port \"ilt\" at skeleton_test2.v(30) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641251 "|skeleton_test2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "neq skeleton_test2.v(30) " "Output port \"neq\" at skeleton_test2.v(30) has no driver" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637229641251 "|skeleton_test2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_by2 frequency_divider_by2:fd2_2 " "Elaborating entity \"frequency_divider_by2\" for hierarchy \"frequency_divider_by2:fd2_2\"" {  } { { "skeleton_test2.v" "fd2_2" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229641293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_test2.v" "my_imem" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229641330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229641801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229641834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229641866 ""}  } { { "imem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637229641866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229642452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229642452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229642452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_test2.v" "my_dmem" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229642770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229642835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229642866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637229642866 ""}  } { { "dmem.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637229642866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4i1 " "Found entity 1: altsyncram_m4i1" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/db/altsyncram_m4i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637229643330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229643330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4i1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated " "Elaborating entity \"altsyncram_m4i1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_test2.v" "my_regfile" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643465 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637229643496 "|skeleton_test2|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_test2.v" "my_processor" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 processor.v(155) " "Verilog HDL assignment warning at processor.v(155): truncated value with size 32 to match size of target (12)" {  } { { "processor.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643527 "|skeleton_test2|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc processor:my_processor\|pc:mypc " "Elaborating entity \"pc\" for hierarchy \"processor:my_processor\|pc:mypc\"" {  } { { "processor.v" "mypc" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_e processor:my_processor\|pc:mypc\|dff_e:pc\[0\].mydff_e " "Elaborating entity \"dff_e\" for hierarchy \"processor:my_processor\|pc:mypc\|dff_e:pc\[0\].mydff_e\"" {  } { { "pc.v" "pc\[0\].mydff_e" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/pc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_16 processor:my_processor\|fa_16:myfa_16 " "Elaborating entity \"fa_16\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\"" {  } { { "processor.v" "myfa_16" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_8 processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1 " "Elaborating entity \"fa_8\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\"" {  } { { "fa_32.v" "my_fa_1" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_4 processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1 " "Elaborating entity \"fa_4\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\"" {  } { { "fa_32.v" "my_fa_1" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_2 processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|fa_2:my_fa_1 " "Elaborating entity \"fa_2\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|fa_2:my_fa_1\"" {  } { { "fa_32.v" "my_fa_1" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1 processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|fa_2:my_fa_1\|fa_1:full_adder_0 " "Elaborating entity \"fa_1\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|fa_2:my_fa_1\|fa_1:full_adder_0\"" {  } { { "fa_32.v" "full_adder_0" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_2 processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|mux_1_2:mux_carry " "Elaborating entity \"mux_1_2\" for hierarchy \"processor:my_processor\|fa_16:myfa_16\|fa_8:my_fa_1\|fa_4:my_fa_1\|mux_1_2:mux_carry\"" {  } { { "fa_32.v" "mux_carry" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/fa_32.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal processor:my_processor\|control_signal:myControlSignal " "Elaborating entity \"control_signal\" for hierarchy \"processor:my_processor\|control_signal:myControlSignal\"" {  } { { "processor.v" "myControlSignal" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(38) " "Verilog HDL assignment warning at control_signal.v(38): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(39) " "Verilog HDL assignment warning at control_signal.v(39): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(40) " "Verilog HDL assignment warning at control_signal.v(40): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(41) " "Verilog HDL assignment warning at control_signal.v(41): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(42) " "Verilog HDL assignment warning at control_signal.v(42): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(47) " "Verilog HDL assignment warning at control_signal.v(47): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(48) " "Verilog HDL assignment warning at control_signal.v(48): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(54) " "Verilog HDL assignment warning at control_signal.v(54): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(55) " "Verilog HDL assignment warning at control_signal.v(55): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_signal.v(56) " "Verilog HDL assignment warning at control_signal.v(56): truncated value with size 32 to match size of target (1)" {  } { { "control_signal.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/control_signal.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637229643825 "|skeleton_test2|processor:my_processor|control_signal:myControlSignal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_controller processor:my_processor\|reg_controller:myreg_controller " "Elaborating entity \"reg_controller\" for hierarchy \"processor:my_processor\|reg_controller:myreg_controller\"" {  } { { "processor.v" "myreg_controller" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imme_controller processor:my_processor\|imme_controller:myimme_controller " "Elaborating entity \"imme_controller\" for hierarchy \"processor:my_processor\|imme_controller:myimme_controller\"" {  } { { "processor.v" "myimme_controller" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:myalu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:myalu\"" {  } { { "processor.v" "myalu" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643912 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637229643919 "|skeleton_test2|processor:my_processor|alu:myalu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_controller processor:my_processor\|PC_controller:myPC_controller " "Elaborating entity \"PC_controller\" for hierarchy \"processor:my_processor\|PC_controller:myPC_controller\"" {  } { { "processor.v" "myPC_controller" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_32 processor:my_processor\|PC_controller:myPC_controller\|fa_32:my_fa_32 " "Elaborating entity \"fa_32\" for hierarchy \"processor:my_processor\|PC_controller:myPC_controller\|fa_32:my_fa_32\"" {  } { { "PC_controller.v" "my_fa_32" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/PC_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229643962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "excep_controller processor:my_processor\|excep_controller:myexcep_controller " "Elaborating entity \"excep_controller\" for hierarchy \"processor:my_processor\|excep_controller:myexcep_controller\"" {  } { { "processor.v" "myexcep_controller" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/processor.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229644637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sub excep_controller.v(16) " "Verilog HDL or VHDL warning at excep_controller.v(16): object \"is_sub\" assigned a value but never read" {  } { { "excep_controller.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/excep_controller.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637229644657 "|skeleton_test2|processor:my_processor|excep_controller:myexcep_controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637229651736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[12\] GND " "Pin \"alu_result\[12\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[13\] GND " "Pin \"alu_result\[13\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[14\] GND " "Pin \"alu_result\[14\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[15\] GND " "Pin \"alu_result\[15\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[16\] GND " "Pin \"alu_result\[16\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[17\] GND " "Pin \"alu_result\[17\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[18\] GND " "Pin \"alu_result\[18\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[19\] GND " "Pin \"alu_result\[19\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[20\] GND " "Pin \"alu_result\[20\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[21\] GND " "Pin \"alu_result\[21\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[22\] GND " "Pin \"alu_result\[22\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[23\] GND " "Pin \"alu_result\[23\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[24\] GND " "Pin \"alu_result\[24\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[25\] GND " "Pin \"alu_result\[25\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[26\] GND " "Pin \"alu_result\[26\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[27\] GND " "Pin \"alu_result\[27\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[28\] GND " "Pin \"alu_result\[28\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[29\] GND " "Pin \"alu_result\[29\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[30\] GND " "Pin \"alu_result\[30\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[31\] GND " "Pin \"alu_result\[31\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|alu_result[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_011 GND " "Pin \"selector_011\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|selector_011"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[0\] GND " "Pin \"out_011\[0\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[1\] GND " "Pin \"out_011\[1\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[2\] GND " "Pin \"out_011\[2\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[3\] GND " "Pin \"out_011\[3\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[4\] GND " "Pin \"out_011\[4\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[5\] GND " "Pin \"out_011\[5\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[6\] GND " "Pin \"out_011\[6\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[7\] GND " "Pin \"out_011\[7\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[8\] GND " "Pin \"out_011\[8\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[9\] GND " "Pin \"out_011\[9\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[10\] GND " "Pin \"out_011\[10\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_011\[11\] GND " "Pin \"out_011\[11\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|out_011[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_selector\[0\] GND " "Pin \"pc_selector\[0\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|pc_selector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_selector\[1\] GND " "Pin \"pc_selector\[1\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|pc_selector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_selector\[2\] GND " "Pin \"pc_selector\[2\]\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|pc_selector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ilt_neq_sel GND " "Pin \"ilt_neq_sel\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|ilt_neq_sel"} { "Warning" "WMLS_MLS_STUCK_PIN" "ilt GND " "Pin \"ilt\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|ilt"} { "Warning" "WMLS_MLS_STUCK_PIN" "neq GND " "Pin \"neq\" is stuck at GND" {  } { { "skeleton_test2.v" "" { Text "Z:/Documents/Duke University/ECE550DK/Projects/Project3_processor/skeleton_test2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637229654871 "|skeleton_test2|neq"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637229654871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637229655122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637229661390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637229661390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3594 " "Implemented 3594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637229662169 ""} { "Info" "ICUT_CUT_TM_OPINS" "320 " "Implemented 320 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637229662169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3208 " "Implemented 3208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637229662169 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637229662169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637229662169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637229662524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 18:01:02 2021 " "Processing ended: Thu Nov 18 18:01:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637229662524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637229662524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637229662524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637229662524 ""}
