.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R47C1:CIB_LR
arc: S1_V02S0501 JF5

.tile CIB_R49C1:CIB_LR
arc: S1_V02S0001 N1_V02S0501

.tile CIB_R50C1:CIB_LR
arc: JD7 V00B0000
arc: V00B0000 V02S0001

.tile CIB_R58C10:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 JQ6
arc: H01W0100 JQ7
arc: JB6 H02E0101
arc: JB7 H02E0301
arc: JD6 V02N0601
arc: JD7 V02N0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 S3_V06N0103
arc: V01S0100 JQ2
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 JQ3
arc: W1_H02W0301 JQ1
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R58C11:CIB_DSP
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 W1_H02E0501
arc: H00R0000 H02E0401
arc: H01W0000 JQ7
arc: H01W0100 JQ1
arc: JB0 H02E0101
arc: JB1 V02N0301
arc: JB2 H00R0000
arc: JB3 V02N0101
arc: JB4 H02E0301
arc: JB5 V02N0701
arc: JB6 H02W0101
arc: JB7 V02N0501
arc: JD0 V00B0100
arc: JD1 S1_V02N0001
arc: JD2 V02N0201
arc: JD3 W1_H02E0201
arc: JD4 V02N0601
arc: JD5 H02E0001
arc: JD6 V00B0000
arc: JD7 V02N0401
arc: JLSR1 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ5
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V01S0000 JQ2
arc: W1_H02W0001 JQ0
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 JQ3
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 JQ6

.tile CIB_R58C12:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: H01W0000 JQ2
arc: H01W0100 JQ0
arc: JB0 S1_V02N0301
arc: JB1 V02N0301
arc: JB2 H00R0100
arc: JB3 H00L0000
arc: JB4 H02E0101
arc: JB5 H00R0000
arc: JB6 V00T0000
arc: JB7 V00B0100
arc: JCE3 V02S0601
arc: JD0 E1_H02W0201
arc: JD1 V00T0100
arc: JD2 W1_H02E0201
arc: JD3 V02N0201
arc: JD4 V02N0401
arc: JD5 H02W0201
arc: JD6 H02W0001
arc: JD7 H00L0100
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 JQ4
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 JQ6
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ5
enum: CIB.JA7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R58C13:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JB0 E1_H02W0101
arc: JB1 H02E0301
arc: JB2 V02N0301
arc: JB3 H02W0301
arc: JB4 V02N0701
arc: JB5 V02N0501
arc: JB6 V00B0000
arc: JCE0 H00R0100
arc: JD0 V00B0100
arc: JD1 H00R0000
arc: JD2 H02W0001
arc: JD3 V02N0201
arc: JD4 E1_H02W0201
arc: JD5 H02E0201
arc: JD7 H00L0100
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF2
arc: S3_V06S0303 JF6
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 JF4
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 JF5
enum: CIB.JC4MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R58C14:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E3_H06E0003 V01N0001
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JB0 V02N0101
arc: JB2 H02W0301
arc: JB4 V02N0501
arc: JB6 V00B0000
arc: JD1 V00T0100
arc: JD3 V00B0100
arc: JD5 V02N0401
arc: JD7 H02E0201
arc: JLSR1 H02W0501
arc: S3_V06S0003 JF3
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C15:CIB_DSP
arc: E1_H01E0001 JF1
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: H01W0000 JF4
arc: H01W0100 JF3
arc: JB0 H00R0100
arc: JD1 H00R0000
arc: S1_V02S0501 JF5
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 JF7
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 JF6
enum: CIB.JC4MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C16:CIB_DSP
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C17:CIB_DSP
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C18:CIB_DSP
arc: H01W0000 E3_H06W0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501

.tile CIB_R58C19:CIB_DSP
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C1:CIB_LR_S
arc: H00R0000 H02W0401
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R58C20:CIB_DSP
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R58C21:CIB_DSP
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R58C22:CIB_DSP
arc: E1_H01E0101 JF4
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JB0 H00R0100
arc: JB1 H02E0301
arc: JB2 V02N0101
arc: JB3 W1_H02E0301
arc: JB4 V02N0701
arc: JB5 S1_V02N0701
arc: JCE0 H00R0000
arc: JD0 V00B0100
arc: JD1 V02N0201
arc: JD2 W1_H02E0001
arc: JD3 V02N0001
arc: JD4 V02N0601
arc: JD5 V02N0401
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: S3_V06S0203 JF7
arc: S3_V06S0303 JF5
arc: V00B0100 V02N0301
arc: W1_H02W0401 JF6
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JD7MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R58C23:CIB_DSP
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JLSR1 V00T0000
arc: S3_V06S0103 H01E0101
arc: V00T0000 V02S0601
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C24:CIB_DSP
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C25:CIB_DSP
arc: S1_V02S0501 H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C26:CIB_DSP
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C27:CIB_DSP
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C28:CIB_DSP
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303

.tile CIB_R58C29:CIB_DSP
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R58C2:CIB_DSP
arc: W1_H02W0401 N1_V01S0000

.tile CIB_R58C30:CIB_DSP
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R58C31:CIB_DSP
arc: E3_H06E0103 V01N0101
arc: H01W0100 E3_H06W0303
arc: S1_V02S0501 H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R58C32:CIB_DSP
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R58C33:CIB_DSP
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R58C35:CIB_DSP
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R58C36:CIB_DSP
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R58C37:CIB_DSP
arc: E3_H06E0103 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C38:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R58C39:CIB_DSP
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R58C3:CIB_DSP
arc: S3_V06S0003 E3_H06W0003

.tile CIB_R58C41:CIB_DSP
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R58C42:CIB_DSP
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R58C43:CIB_DSP
arc: E1_H02E0201 W3_H06E0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C44:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C45:CIB_DSP
arc: E1_H02E0201 W1_H02E0201
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C47:CIB_DSP
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 V02N0701
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E1_H02W0701

.tile CIB_R58C48:CIB_DSP
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100

.tile CIB_R58C49:CIB_DSP
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: H01W0000 JF3
arc: H01W0100 JF1
arc: JB0 V02N0101
arc: JB1 E1_H02W0301
arc: JB2 V02N0301
arc: JB3 W1_H02E0101
arc: JB4 H00R0000
arc: JB5 V00B0100
arc: JB7 V02N0701
arc: JCE0 H00R0100
arc: JD0 V02N0201
arc: JD1 H02W0201
arc: JD2 V00T0100
arc: JD3 W1_H02E0201
arc: JD4 H02E0201
arc: JD5 H02W0001
arc: JD6 V02N0401
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0401 JF6
arc: W1_H02W0701 JF7
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JD7MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R58C4:CIB_DSP
arc: E3_H06E0203 S3_V06N0203
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R58C50:CIB_DSP
arc: H00L0000 V02N0201
arc: H01W0000 JF7
arc: H01W0100 JF1
arc: JB1 V02N0101
arc: JB3 H00L0000
arc: JB5 W1_H02E0301
arc: JB7 V02N0701
arc: JD0 V02N0001
arc: JD2 H02E0201
arc: JD4 W1_H02E0001
arc: JD6 V02N0401
arc: JLSR1 V00B0100
arc: S3_V06S0003 JF0
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00B0100 V02S0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF6
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C51:CIB_DSP
arc: H01W0000 JF1
arc: H01W0100 JF3
arc: JB1 V02N0101
arc: JD0 W1_H02E0001
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R58C5:CIB_DSP
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R58C6:CIB_DSP
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R58C7:CIB_DSP
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 E3_H06W0203

.tile CIB_R58C8:CIB_DSP
arc: E1_H02E0401 JQ4
arc: H01W0000 E3_H06W0103
arc: H01W0100 JQ7
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V01S0000 JQ5
arc: V01S0100 JQ6
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000

.tile CIB_R58C9:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 V01N0101
arc: H01W0000 JQ0
arc: H01W0100 JQ7
arc: N1_V01N0001 JQ4
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 JQ1
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 JQ2
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 JQ6
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C10:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile CIB_R70C11:CIB_EBR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R70C12:CIB_EBR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R70C14:CIB_EBR
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R70C15:CIB_EBR
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R70C20:CIB_EBR
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R70C26:CIB_EBR
arc: W3_H06W0003 E3_H06W0003

.tile CIB_R70C32:CIB_EBR
arc: W3_H06W0003 N3_V06S0003

.tile CIB_R70C3:CIB_EBR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R70C5:CIB_EBR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R70C6:CIB_EBR
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile CIB_R70C7:CIB_EBR
arc: E1_H02E0401 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 N3_V06S0303

.tile CIB_R70C8:CIB_EBR
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103

.tile CIB_R70C9:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile CIB_R81C1:CIB_LR
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303

.tile CIB_R82C10:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R82C11:CIB_EBR
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0103 N3_V06S0103

.tile CIB_R82C12:CIB_EBR
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103

.tile CIB_R82C2:CIB_EBR
arc: E1_H02E0001 V02N0001
arc: N1_V02N0201 V01N0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501

.tile CIB_R82C3:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 H02E0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0501 V02S0501

.tile CIB_R82C4:CIB_EBR
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile CIB_R82C5:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R82C6:CIB_EBR
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303

.tile CIB_R82C7:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0301 S3_V06N0003

.tile CIB_R82C8:CIB_EBR
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303

.tile CIB_R82C9:CIB_EBR
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R83C1:CIB_LR
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 E1_H01W0100

.tile CIB_R84C1:CIB_LR
arc: E1_H02E0101 E1_H01W0100

.tile CIB_R85C1:CIB_LR
arc: N1_V02N0201 E3_H06W0103

.tile CIB_R88C1:CIB_LR
arc: E1_H02E0101 E1_H01W0100

.tile CIB_R89C1:CIB_LR
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 JQ5

.tile CIB_R90C1:CIB_LR
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100

.tile CIB_R94C10:CIB
arc: N3_V06N0003 W3_H06E0003

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C4:CIB
arc: E1_H01E0101 JQ0
arc: E3_H06E0003 JQ0
arc: N1_V02N0201 JQ0
arc: N3_V06N0003 JQ0

.tile CIB_R94C5:CIB
arc: N1_V02N0301 H01E0101

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
arc: N3_V06N0003 H06E0003
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R46C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R57C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOC.DRIVE 4

.tile MIB_R58C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R58C13:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5

.tile MIB_R58C22:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5

.tile MIB_R58C49:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA14 JMUIA14
arc: JMULTA15 JMUIA15
arc: JMULTA16 JMUIA16
arc: JMULTA17 JMUIA17
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R70C12:EBR_SPINE_LL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R70C30:EBR_SPINE_LL1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R89C0:PICL0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R90C0:PICL1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R57C12:PLC2
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303

.tile R57C13:PLC2
arc: S1_V02S0501 E1_H02W0501

.tile R57C15:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303

.tile R57C21:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303

.tile R57C22:PLC2
arc: S1_V02S0601 H02E0601

.tile R57C23:PLC2
arc: S1_V02S0601 W1_H02E0601

.tile R57C27:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R57C2:PLC2
arc: V01S0000 S3_V06N0103

.tile R57C33:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R57C39:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R57C45:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R57C48:PLC2
arc: S1_V02S0601 H06E0303

.tile R57C49:PLC2
arc: S1_V02S0501 E1_H02W0501

.tile R57C50:PLC2
arc: S1_V02S0101 E1_H01W0100

.tile R57C51:PLC2
arc: H01W0100 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303

.tile R57C9:PLC2
arc: S1_V02S0601 V01N0001
arc: E3_H06E0303 F5
arc: F5 F5_SLICE
arc: S1_V02S0501 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R59C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: H01W0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: V00B0000 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R59C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q6
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V00T0000 Q0
arc: V01S0000 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R59C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E3_H06E0303 Q6
arc: H01W0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C13:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q2
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q6
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C14:PLC2
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R59C15:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: V00B0100 H02W0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: CE0 V02N0201
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0303 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C16:PLC2
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100

.tile R59C17:PLC2
arc: H01W0100 E3_H06W0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203

.tile R59C18:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R59C19:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R59C20:PLC2
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R59C21:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0301 H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R59C22:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701

.tile R59C23:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R59C24:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: H00L0000 H02W0201
arc: H00R0100 W1_H02E0701
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R59C25:PLC2
arc: E1_H02E0501 V02S0501
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: V00B0000 V02N0201
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C26:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00R0100 V02N0701
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 W1_H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C27:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0601
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0701 S1_V02N0701
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H01E0001
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C28:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: H00R0100 H02E0701
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02S0501
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R59C29:PLC2
arc: E1_H02E0601 V01N0001
arc: H00R0000 V02N0601
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C30:PLC2
arc: E1_H02E0401 V02N0401
arc: H00R0000 E1_H02W0601
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 W1_H02E0601
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R59C31:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 W1_H02E0601
arc: M4 V00T0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R59C32:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02N0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H02E0001 Q0
arc: E3_H06E0303 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R59C33:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R59C34:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303

.tile R59C35:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R59C36:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R59C37:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R59C38:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R59C39:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R59C40:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701

.tile R59C41:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R59C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R59C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R59C44:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303

.tile R59C45:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R59C46:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401

.tile R59C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203

.tile R59C48:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303

.tile R59C49:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203

.tile R59C50:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06E0203

.tile R59C51:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203

.tile R59C7:PLC2
arc: E1_H02E0301 N1_V01S0100

.tile R59C8:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0100 V02N0501
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0501
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R59C9:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R60C10:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02N0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: H01W0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M4 H02W0401
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R60C11:PLC2
arc: E1_H02E0401 V02N0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: CE0 S1_V02N0201
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: H01W0000 Q0
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R60C12:PLC2
arc: E3_H06E0103 W1_H02E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0601 H01E0001

.tile R60C13:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 H02W0301
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0303 E1_H02W0501
arc: CE1 H00L0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R60C14:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0301 S1_V02N0301
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R60C15:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 H02E0601
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501

.tile R60C16:PLC2
arc: W1_H02W0201 V06N0103

.tile R60C17:PLC2
arc: E3_H06E0303 W1_H02E0501

.tile R60C18:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R60C19:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R60C20:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R60C22:PLC2
arc: N1_V02N0701 H06E0203

.tile R60C23:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203

.tile R60C24:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201

.tile R60C25:PLC2
arc: N1_V02N0201 E1_H01W0000

.tile R60C26:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 W3_H06E0103
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 E1_H02W0501
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R60C27:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0201
arc: H00R0100 V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: V00B0000 V02N0201
arc: W1_H02W0701 V02N0701
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R60C28:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R60C29:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R60C30:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 W1_H02E0401

.tile R60C31:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 H06E0303

.tile R60C32:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R60C33:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R60C4:PLC2
arc: S3_V06S0003 N1_V02S0301

.tile R60C5:PLC2
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N1_V02S0401

.tile R60C6:PLC2
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0701

.tile R60C7:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0601 E3_H06W0303

.tile R60C8:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: C1 V02N0601
arc: C3 H00L0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D3 H00R0000
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0301 Q1
arc: V01S0100 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R60C9:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0701 S1_V02N0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0201 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R61C10:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: V00B0100 V02N0101
arc: W1_H02W0101 V02N0101
arc: W3_H06W0003 E3_H06W0303
arc: C3 H02E0401
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D3 H00R0000
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F3
arc: V01S0000 F3
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R61C11:PLC2
arc: E3_H06E0003 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: W3_H06W0103 V06S0103

.tile R61C12:PLC2
arc: N1_V02N0201 H06E0103

.tile R61C13:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0601 S1_V02N0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06S0303

.tile R61C14:PLC2
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 V06S0303

.tile R61C15:PLC2
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203

.tile R61C16:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 V06S0303

.tile R61C17:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R61C19:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R61C21:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R61C22:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601

.tile R61C23:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R61C24:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R61C25:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203

.tile R61C26:PLC2
arc: N1_V02N0101 N1_V01S0100

.tile R61C27:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003

.tile R61C28:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02E0601

.tile R61C29:PLC2
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0201 W3_H06E0103

.tile R61C31:PLC2
arc: N1_V02N0601 H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R61C32:PLC2
arc: N1_V02N0001 E1_H02W0001

.tile R61C33:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R61C34:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R61C37:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R61C39:PLC2
arc: W3_H06W0303 V06S0303

.tile R61C43:PLC2
arc: W3_H06W0203 V06S0203

.tile R61C4:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R61C5:PLC2
arc: S3_V06S0103 E3_H06W0103

.tile R61C6:PLC2
arc: S3_V06S0303 H06W0303

.tile R61C7:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R61C8:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R61C9:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: H00R0100 H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00T0100 H02W0101
arc: W3_H06W0303 E3_H06W0303
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: LSR0 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R62C10:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0301

.tile R62C11:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303

.tile R62C12:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203

.tile R62C13:PLC2
arc: N1_V02N0501 S1_V02N0501

.tile R62C14:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 W3_H06E0303

.tile R62C15:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303

.tile R62C20:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R62C21:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R62C26:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303

.tile R62C27:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203

.tile R62C28:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601

.tile R62C29:PLC2
arc: N1_V02N0301 H06E0003

.tile R62C32:PLC2
arc: N1_V02N0301 W3_H06E0003

.tile R62C5:PLC2
arc: S3_V06S0303 N1_V02S0601

.tile R62C6:PLC2
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501

.tile R62C7:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101

.tile R62C8:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N1_V02S0501

.tile R62C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303

.tile R63C10:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203

.tile R63C13:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R63C15:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R63C16:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103

.tile R63C21:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R63C22:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303

.tile R63C24:PLC2
arc: N1_V02N0601 H06E0303

.tile R63C25:PLC2
arc: N1_V02N0701 H06E0203

.tile R63C27:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R63C28:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R63C2:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R63C7:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R63C9:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R64C10:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R64C11:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C12:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103

.tile R64C13:PLC2
arc: N1_V02N0501 H06E0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R64C14:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203

.tile R64C15:PLC2
arc: H01W0000 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C16:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203

.tile R64C17:PLC2
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103

.tile R64C19:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C20:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R64C21:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R64C22:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile R64C23:PLC2
arc: W3_H06W0103 N3_V06S0103

.tile R64C25:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C26:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R64C27:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R64C28:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile R64C31:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C32:PLC2
arc: H01W0100 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C33:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C37:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C38:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R64C39:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303

.tile R64C43:PLC2
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C44:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C45:PLC2
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R64C49:PLC2
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile R64C4:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R64C50:PLC2
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile R64C51:PLC2
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile R64C5:PLC2
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303

.tile R64C6:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303

.tile R64C7:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R64C8:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R64C9:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R65C10:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103

.tile R65C11:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R65C4:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R65C8:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100

.tile R65C9:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R66C10:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R66C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0303

.tile R66C12:PLC2
arc: N3_V06N0303 S1_V02N0601
arc: W3_H06W0303 N3_V06S0303

.tile R66C15:PLC2
arc: W3_H06W0203 N3_V06S0203

.tile R66C3:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R66C4:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R66C5:PLC2
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501

.tile R66C6:PLC2
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203

.tile R66C7:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601

.tile R66C8:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501

.tile R66C9:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W3_H06W0303 E3_H06W0203

.tile R67C4:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R67C5:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R67C6:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R67C7:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R67C8:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R67C9:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203

.tile R68C10:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003

.tile R68C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R68C12:PLC2
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R68C14:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R68C15:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303

.tile R68C5:PLC2
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303

.tile R68C6:PLC2
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303

.tile R68C7:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501

.tile R68C8:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303

.tile R68C9:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103

.tile R69C10:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R69C13:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R69C16:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R69C2:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R69C7:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R69C9:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000

.tile R71C10:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R71C11:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R71C4:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R71C6:PLC2
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100

.tile R71C7:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R71C8:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile R71C9:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V01S0100 N3_V06S0303

.tile R72C10:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R72C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303

.tile R72C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R72C4:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R72C5:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R72C6:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R72C7:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R72C8:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R72C9:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R73C10:PLC2
arc: S3_V06S0003 N1_V01S0000

.tile R73C4:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R73C5:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R73C6:PLC2
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R73C7:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R73C8:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R73C9:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R74C10:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103

.tile R74C11:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R74C12:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R74C14:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R74C15:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R74C5:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R74C6:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R74C7:PLC2
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R74C8:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303

.tile R74C9:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V01S0100 N3_V06S0303

.tile R75C10:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R75C13:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R75C16:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R75C2:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R75C6:PLC2
arc: S3_V06S0203 N1_V01S0000

.tile R75C7:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S3_V06S0003 N1_V01S0000

.tile R75C9:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100

.tile R76C10:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203

.tile R76C11:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R76C12:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R76C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R76C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R76C5:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R76C6:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R76C7:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 E1_H02W0201
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R76C8:PLC2
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02W0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S1_V02S0201 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R76C9:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: W1_H02W0201 V02N0201
arc: CE1 V02N0201
arc: CLK1 G_HPBX0000
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R77C10:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R77C11:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R77C4:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R77C6:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000

.tile R77C7:PLC2
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303

.tile R77C8:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 V06S0103

.tile R77C9:PLC2
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R78C10:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303

.tile R78C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003

.tile R78C3:PLC2
arc: E1_H02E0101 V01N0101
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0303

.tile R78C4:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0101
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: M2 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R78C5:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101

.tile R78C6:PLC2
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R78C7:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0601 N1_V02S0601
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R78C8:PLC2
arc: H00R0100 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R78C9:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R79C10:PLC2
arc: S1_V02S0001 H02E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 H01E0001

.tile R79C3:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 V01N0101

.tile R79C4:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0100 H02E0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: CE0 H00L0100
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M2 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0201 Q0
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R79C5:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100

.tile R79C6:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: H01W0100 Q4
arc: LSR1 W1_H02E0301
arc: M4 V00T0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R79C7:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M4 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0601 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R79C8:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 H02W0601
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R79C9:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: H00R0000 H02W0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R80C10:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: C4 H02E0401
arc: C5 H02E0401
arc: D4 V00B0000
arc: D5 V00B0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F5
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R80C11:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R80C12:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R80C14:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R80C15:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R80C2:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003

.tile R80C3:PLC2
arc: E1_H02E0001 V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0301
arc: A1 H02E0501
arc: A2 E1_H01E0001
arc: A4 V00T0000
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B4 H02W0301
arc: B6 V02S0701
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: C6 V00T0100
arc: C7 F6
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02N0601
arc: D6 N1_V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEC.K0.INIT 1110110001100000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 0010000000000000
word: SLICED.K0.INIT 1111111100001100
word: SLICED.K1.INIT 1100111100001111
word: SLICEB.K0.INIT 1110101001100000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R80C4:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02E0001
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 H01E0101
arc: CE0 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R80C5:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: A4 V00T0100
arc: B1 V00T0000
arc: B4 H02E0101
arc: B5 V02S0701
arc: C1 H00L0000
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: D1 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011110011000011
word: SLICEC.K0.INIT 0111100000011110
word: SLICEC.K1.INIT 0011111100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R80C6:PLC2
arc: E1_H02E0301 V01N0101
arc: H00R0000 V02S0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 W1_H02E0301
arc: M2 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R80C7:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00R0000
arc: A1 S1_V02N0501
arc: A2 E1_H01E0001
arc: A3 V01N0101
arc: B0 V02S0101
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 E1_H02W0001
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: V00T0100 F1
arc: V01S0100 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111101000001100
word: SLICEB.K1.INIT 1100111110100000
word: SLICEA.K0.INIT 1111110000001010
word: SLICEA.K1.INIT 1100111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R80C8:PLC2
arc: E1_H02E0301 V02S0301
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: A0 E1_H02W0501
arc: A1 V01N0101
arc: A4 V00B0000
arc: A5 N1_V01N0101
arc: B0 V02S0101
arc: B1 V00T0000
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: CE1 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02W0001
arc: D4 H00R0100
arc: D5 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 H02W0601
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
arc: V00T0100 F1
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111110000001010
word: SLICEA.K1.INIT 1010111111000000
word: SLICEC.K0.INIT 1111110000001010
word: SLICEC.K1.INIT 1010111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R80C9:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: B0 H02W0101
arc: B1 V02S0301
arc: B2 H02W0101
arc: B3 H00R0000
arc: B5 H02E0301
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 H02W0401
arc: C3 H00L0100
arc: C5 V00T0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 F2
arc: D5 E1_H01W0100
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F5
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: V01S0100 F1
arc: W1_H02W0101 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100001100111100
word: SLICEB.K0.INIT 0011111100000011
word: SLICEB.K1.INIT 0011111100000011
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0000001100111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R81C10:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101

.tile R81C11:PLC2
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601

.tile R81C13:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R81C16:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R81C2:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: A7 H00R0000
arc: B2 S1_V02N0101
arc: B6 V00B0100
arc: B7 V00T0000
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C6 H02W0601
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 E1_H02W0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N3_V06N0303 Q6
word: SLICEB.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100111100000011
word: SLICED.K1.INIT 1010101100000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R81C3:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 H02E0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0701 N1_V01S0100
arc: V00T0100 V02S0501
arc: A0 V02S0701
arc: A2 E1_H01E0001
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V00T0000
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 E1_H01W0100
arc: B4 V01S0000
arc: B6 V00B0000
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H01E0101
arc: D2 V01S0100
arc: D3 H02E0201
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 F3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 0000101011001100
word: SLICED.K1.INIT 1100000011101010
word: SLICEB.K0.INIT 1010111000001100
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000010100001100
word: SLICEA.K1.INIT 0000001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R81C4:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0100 H02E0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 V02N0301
arc: A2 E1_H01E0001
arc: A3 H02E0701
arc: A4 H02E0701
arc: A6 H00R0000
arc: B0 V00T0000
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 V02S0401
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0000 F1
arc: H01W0100 Q6
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F2
arc: V00T0000 Q0
arc: V01S0000 F5
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0111000000100000
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1100111110100000
word: SLICEB.K1.INIT 1100100001000000
word: SLICEA.K0.INIT 0000001111001100
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001001010101010
word: SLICED.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R81C5:PLC2
arc: H00R0000 H02W0601
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R81C6:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: H00R0000 S1_V02N0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H02E0201 Q0
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R81C7:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B6 V02S0701
arc: B7 H02W0101
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D6 H00R0100
arc: D7 V00B0000
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: V01S0100 Q2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111101000001100
word: SLICED.K1.INIT 1010111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R81C8:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H01W0100
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: B5 H00R0000
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 V02N0001
arc: CE0 H02W0101
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 V02S0001
arc: D5 H00L0100
arc: E1_H01E0001 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00T0000 Q0
arc: V00T0100 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011110011000011
word: SLICEB.K0.INIT 1111101000001100
word: SLICEB.K1.INIT 1100111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R81C9:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: B0 V02N0301
arc: B1 E1_H02W0301
arc: C0 V02N0601
arc: C1 H00L0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02N0001
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F0
arc: V00T0000 Q2
arc: V00T0100 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1001001101101100
word: SLICEA.K1.INIT 1100001100111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R83C10:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001

.tile R83C11:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 V02S0601

.tile R83C2:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 S3_V06N0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: A0 E1_H01E0001
arc: A1 H00L0100
arc: A2 V01N0101
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: B0 H01W0100
arc: B1 H00R0100
arc: B2 V01N0001
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 V02S0501
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 F2
arc: D4 V00B0000
arc: D5 V02S0401
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q3
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F4
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000011010101010
word: SLICEC.K0.INIT 0000001100010001
word: SLICEC.K1.INIT 0100110000001000
word: SLICEA.K0.INIT 0000110001000100
word: SLICEA.K1.INIT 0100110000001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R83C3:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A0 N1_V02S0701
arc: A2 H00L0100
arc: A3 N1_V02S0701
arc: A4 V02S0101
arc: A6 V02S0101
arc: B0 F1
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 Q0
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: V00B0100 F7
arc: V01S0000 F5
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 0111000000100000
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1111110000001010
word: SLICEB.K1.INIT 0100110000001000
word: SLICEA.K0.INIT 1101000010000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 0111000000100000
word: SLICED.K1.INIT 0011000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R83C4:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0001 H02E0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 H01E0001
arc: A0 N1_V02S0701
arc: A1 H00L0000
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V01S0100 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111110000001010
word: SLICEA.K1.INIT 1100111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R83C5:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0201 V01N0001
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: A4 N1_V02S0301
arc: A5 N1_V01N0101
arc: B1 H00R0100
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: C1 H00L0100
arc: C4 W1_H02E0401
arc: C5 W1_H02E0601
arc: CE0 H02E0101
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D4 H01W0000
arc: D5 V00B0000
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02E0601
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: V00T0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100001100111100
word: SLICEC.K0.INIT 1111101000001100
word: SLICEC.K1.INIT 1011110010110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R83C6:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 E1_H02W0701
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 V02S0701
arc: B6 V02S0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02S0601
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0401 Q6
arc: V00B0000 F4
arc: V00T0100 F3
arc: V01S0000 F3
arc: V01S0100 F5
word: SLICEB.K0.INIT 1100001100111100
word: SLICEB.K1.INIT 0111011101110001
word: SLICEC.K0.INIT 0101101001101001
word: SLICEC.K1.INIT 0000011100000001
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0101101001101001
word: SLICED.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R83C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: A0 V02N0501
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02N0101
arc: B0 F1
arc: B1 N1_V02S0301
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 F1
arc: B5 V01S0000
arc: B7 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 E1_H02W0401
arc: C4 V02S0201
arc: C5 V00T0100
arc: C7 V00B0100
arc: CE0 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 F2
arc: D2 V01S0100
arc: D3 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011110011000011
word: SLICEA.K0.INIT 1101010000101011
word: SLICEA.K1.INIT 1100001100111100
word: SLICEB.K0.INIT 0011111100000011
word: SLICEB.K1.INIT 0001000100010111
word: SLICEC.K0.INIT 0010101100000000
word: SLICEC.K1.INIT 0001000100010111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R83C8:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: H00L0100 V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0701
arc: A1 H02W0701
arc: A2 V02N0701
arc: A4 H02E0701
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 F1
arc: B1 V00B0000
arc: B2 F3
arc: B4 F1
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: C0 F6
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 V02N0601
arc: C4 F6
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0000 F5
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: V01S0100 F5
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1010010110010110
word: SLICED.K1.INIT 1000000011100000
word: SLICEC.K0.INIT 1000000011100000
word: SLICEC.K1.INIT 0000010100010111
word: SLICEB.K0.INIT 1010100101010110
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0111100000011110
word: SLICEA.K1.INIT 0111100000011110
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R83C9:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N3_V06S0103
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: C1 V02S0401
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C7 V00T0000
arc: D1 H02E0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: V01S0000 F7
arc: W1_H02W0101 F1
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R84C10:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701

.tile R84C11:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 V02S0601

.tile R84C2:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: V00B0000 V02S0201
arc: A0 E1_H01E0001
arc: B0 H00R0100
arc: B5 H02E0101
arc: C0 V02N0601
arc: C1 H00L0100
arc: C5 V00B0100
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D5 V00B0000
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0100 Q1
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: V00B0100 Q5
arc: V01S0000 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011110011110000
word: SLICEA.K0.INIT 0111100011110000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R84C3:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02W0001
arc: B1 V00B0000
arc: C1 E1_H01W0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0001
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: LSR0 H02W0301
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111100110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R84C4:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 S1_V02N0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: B3 V02N0301
arc: C3 H00L0000
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D3 V02S0001
arc: F3 F3_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M4 E1_H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000111100110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R84C5:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02E0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: A7 V02N0301
arc: B3 V02N0101
arc: B5 H02W0101
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 V02N0601
arc: C3 H00L0000
arc: C5 E1_H02W0401
arc: C6 V00T0100
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D3 H00R0000
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V01S0000 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011110011000011
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000011100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100001100111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R84C6:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 V01N0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: A0 H00L0100
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 H02W0701
arc: B0 F1
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 F1
arc: B5 V02N0501
arc: B7 V02S0501
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 F2
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F5
arc: LSR0 H02E0301
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0601 F4
arc: V00B0100 F5
arc: V00T0100 F3
arc: W1_H02W0001 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100001100111100
word: SLICEB.K0.INIT 0000001100111111
word: SLICEB.K1.INIT 1110111011101000
word: SLICEC.K0.INIT 0010101100000000
word: SLICEC.K1.INIT 0000010100010111
word: SLICEA.K0.INIT 1101010000101011
word: SLICEA.K1.INIT 1100001100111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R84C7:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: A0 V02N0701
arc: A1 H02W0701
arc: A2 V00B0000
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 F3
arc: B4 V01S0000
arc: B5 V02S0501
arc: B6 F3
arc: B7 N1_V02S0501
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 S1_V02N0201
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: S1_V02S0701 F5
arc: V00T0000 F2
arc: V01S0000 F5
arc: V01S0100 F6
arc: W1_H02W0001 Q0
word: SLICEB.K0.INIT 1010010110010110
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000101000101000
word: SLICED.K1.INIT 1000000011100000
word: SLICEC.K0.INIT 0100101111010010
word: SLICEC.K1.INIT 0101000001110001
word: SLICEA.K0.INIT 1010100101010110
word: SLICEA.K1.INIT 1011000000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R84C8:PLC2
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02W0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A6 V02N0301
arc: A7 H02W0701
arc: B2 H02W0301
arc: B3 N1_V02S0101
arc: B4 V01S0000
arc: B6 V00T0000
arc: B7 V02S0501
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 F2
arc: LSR1 H02E0301
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 F5
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: V00B0000 F6
arc: V00T0000 F0
arc: V00T0100 F3
arc: V01S0000 F5
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0011110011000011
word: SLICEB.K1.INIT 0001000100010111
word: SLICED.K0.INIT 1010010110010110
word: SLICED.K1.INIT 1000000011100000
word: SLICEC.K0.INIT 1010010110010110
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R84C9:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 N3_V06S0203
arc: A3 V00B0000
arc: B2 V02S0101
arc: B3 H00L0000
arc: C1 H00L0100
arc: C2 S1_V02N0601
arc: C3 H02W0601
arc: C5 E1_H02W0601
arc: C7 N1_V02S0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V02S0001
arc: D5 H02W0201
arc: D7 H00R0100
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F3
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0011110011000011
word: SLICEB.K1.INIT 0001011101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R85C10:PLC2
arc: N1_V02N0101 H01E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001

.tile R85C11:PLC2
arc: W3_H06W0003 N1_V01S0000

.tile R85C12:PLC2
arc: W1_H02W0201 V06S0103

.tile R85C2:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N1_V01S0000

.tile R85C3:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: A3 V00T0000
arc: A5 V00T0000
arc: B3 V02N0101
arc: B5 V02N0501
arc: B7 V00B0000
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 V02S0001
arc: C7 E1_H02W0401
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02W0301
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0501 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0301 F3
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: V01S0100 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R85C4:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: H01W0000 Q2
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: W1_H02W0401 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R85C5:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 H02E0201
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: A1 H00L0000
arc: A4 V00B0000
arc: A6 H00L0000
arc: A7 V02N0101
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B4 V00B0100
arc: B6 V02S0701
arc: B7 V02N0701
arc: C0 V02S0601
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0100 F5
arc: H01W0000 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: V01S0000 F5
arc: V01S0100 F1
word: SLICEB.K0.INIT 1100001100111100
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000001111
word: SLICEA.K1.INIT 0011011101111111
word: SLICED.K0.INIT 0011011001101100
word: SLICED.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0011011001101100
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R85C6:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02W0401
arc: W1_H02W0601 H01E0001
arc: A1 H00L0000
arc: A4 H02E0501
arc: A6 H00R0000
arc: A7 W1_H02E0501
arc: B0 V02N0101
arc: B1 V00B0000
arc: B4 V02S0501
arc: B6 H02E0101
arc: B7 V02N0701
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V00T0000 F0
arc: V00T0100 F1
arc: V01S0000 F6
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010010110010110
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0111011101110001
word: SLICED.K0.INIT 0101101001101001
word: SLICED.K1.INIT 0000000100000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R85C7:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H01E0001
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: A5 V00T0100
arc: B4 H00L0000
arc: B5 H02W0301
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D4 H00R0100
arc: D5 H02E0001
arc: D7 N1_V02S0401
arc: E1_H01E0001 F7
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 H02E0601
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0003 Q0
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V01S0000 F5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0011110011000011
word: SLICEC.K1.INIT 0111100000011110
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R85C8:PLC2
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N3_V06S0303
arc: A0 H02E0701
arc: A1 V02S0701
arc: A6 H02E0701
arc: B0 F1
arc: B1 V00B0000
arc: B5 H00R0000
arc: B6 F1
arc: B7 V02S0501
arc: C0 V02S0601
arc: C1 H00L0100
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: C7 V02S0201
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 V00B0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011110011000011
word: SLICED.K0.INIT 1000000011100000
word: SLICED.K1.INIT 0011111100000011
word: SLICEA.K0.INIT 0111100000011110
word: SLICEA.K1.INIT 0111100000011110
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R85C9:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: V00T0000 H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 H02W0301
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0100 F1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0601 Q6
arc: V00T0100 F1
arc: W1_H02W0001 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100001100111100
word: SLICEB.K1.INIT 0000110011000000
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0000001100111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R86C10:PLC2
arc: N1_V02N0101 H02E0101
arc: N3_V06N0203 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701

.tile R86C11:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 H06E0303

.tile R86C12:PLC2
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303

.tile R86C14:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303

.tile R86C15:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103

.tile R86C2:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0201 V01N0001

.tile R86C3:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: H00L0100 V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: V00T0100 V02N0701
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: LSR1 H02W0301
arc: M4 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V02N0401 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R86C4:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: B7 V01S0000
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CLK1 G_HPBX0000
arc: D6 H00R0100
arc: D7 V00B0000
arc: E3_H06E0203 F7
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1

.tile R86C5:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: A5 N1_V02S0301
arc: B1 H01W0100
arc: B5 H00L0000
arc: C1 H02E0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 W1_H02E0001
arc: D4 H00R0100
arc: D5 V01N0001
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0401 Q4
arc: N3_V06N0103 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000000001111
word: SLICEC.K1.INIT 0001000100010111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R86C6:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: A1 W1_H02E0701
arc: A3 H00L0100
arc: A5 H02W0501
arc: A6 S1_V02N0301
arc: B0 E1_H02W0101
arc: B1 F3
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02S0701
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C6 E1_H02W0601
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 H02W0201
arc: D4 H01W0000
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F5
arc: H01W0100 F1
arc: LSR0 W1_H02E0301
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: S1_V02S0001 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: V01S0000 F4
arc: V01S0100 F5
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 1000000011100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0011110011000011
word: SLICEB.K1.INIT 0111100000011110
word: SLICEC.K0.INIT 0011111100000011
word: SLICEC.K1.INIT 0000010100010111
word: SLICEA.K0.INIT 0011000000000011
word: SLICEA.K1.INIT 0000100000001110
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R86C7:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 H01E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 N3_V06S0303

.tile R86C8:PLC2
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A7 Q7
arc: B3 H01W0100
arc: B4 V01S0000
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 Q4
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S1_V02S0701 F5
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 F2
arc: W1_H02W0301 Q3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000001100000000
word: SLICED.K1.INIT 1101110111001101
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0001001000110010
word: SLICEC.K1.INIT 0000001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R86C9:PLC2
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02W0701
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: A1 H02E0501
arc: A3 H02E0501
arc: A7 H02E0501
arc: B1 H02E0301
arc: B3 H02E0301
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C3 H02W0601
arc: C6 V00T0000
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V00B0100
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: V01S0000 F1
arc: W1_H02W0101 F1
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1110110001000100
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1110110001000100
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1110110001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R87C10:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0601 H01E0001
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: W1_H02W0501 W3_H06E0303
arc: A0 H00L0100
arc: A4 V02N0101
arc: B0 V02N0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 H02E0601
arc: C1 H00L0100
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: V01S0000 Q1
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 1111010000000000
word: SLICEC.K1.INIT 0000000000111100
word: SLICEA.K0.INIT 1111010000000000
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R87C11:PLC2
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001

.tile R87C13:PLC2
arc: N3_V06N0003 H06E0003

.tile R87C16:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R87C2:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 V01N0101
arc: A1 E1_H01E0001
arc: B1 S1_V02N0301
arc: B3 Q3
arc: C1 S1_V02N0401
arc: C3 E1_H01W0000
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0201
arc: D3 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111100001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R87C3:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V01N0001
arc: H00R0000 H02E0401
arc: N1_V02N0701 H06W0203
arc: S1_V02S0501 V01N0101
arc: A2 V00B0000
arc: A3 V00B0000
arc: A5 V00B0000
arc: B1 H02E0301
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 V02N0701
arc: B5 V01S0000
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V00T0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 V02N0401
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 F5
arc: H01W0100 Q2
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000000000111100
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 1111111110011100
word: SLICEB.K1.INIT 0001111000001111
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1

.tile R87C4:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: CE2 V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: M4 W1_H02E0401
arc: M6 W1_H02E0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R87C5:PLC2
arc: E1_H02E0001 V02S0001
arc: H00L0000 V02S0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: A4 V00T0000
arc: A5 F7
arc: A6 F7
arc: A7 H00L0000
arc: B0 F1
arc: B1 F3
arc: B2 F3
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 V02S0501
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 H02E0401
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q4
word: SLICEB.K0.INIT 0011000000000011
word: SLICEB.K1.INIT 0011110011000011
word: SLICED.K0.INIT 0011001111001001
word: SLICED.K1.INIT 0000000101010111
word: SLICEA.K0.INIT 0000111100111100
word: SLICEA.K1.INIT 0000110011000000
word: SLICEC.K0.INIT 1010010110010110
word: SLICEC.K1.INIT 1100110000000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R87C6:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: A4 V00T0000
arc: B0 F1
arc: B1 V02S0101
arc: B4 F1
arc: C0 H00L0000
arc: C1 V02N0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02W0201
arc: D4 H01W0000
arc: D5 H00R0100
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: H01W0100 F5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: W1_H02W0001 Q0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000001111111100
word: SLICEA.K1.INIT 0000110011000000
word: SLICEC.K0.INIT 1010100101010110
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R87C7:PLC2
arc: E1_H02E0301 V02N0301
arc: N1_V02N0201 H02W0201
arc: N3_V06N0203 H06E0203
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 H01E0001

.tile R87C8:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0201 V06S0103

.tile R87C9:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: A4 E1_H01W0000
arc: A5 V00B0000
arc: A6 H00R0000
arc: B1 V00B0000
arc: B3 H00R0000
arc: B4 E1_H02W0101
arc: B5 V00B0100
arc: B6 H02W0101
arc: B7 V00B0000
arc: C1 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F7
arc: LSR0 W1_H02E0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: N3_V06N0203 F4
arc: V00B0000 Q6
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001100
word: SLICED.K0.INIT 0000000001101010
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 1111000100000000
word: SLICEC.K1.INIT 1111001101000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R88C10:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003

.tile R88C2:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: A3 V02S0701
arc: A5 V02S0101
arc: A6 H00L0000
arc: A7 V02S0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 N1_V02S0201
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H01W0100 Q5
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q2
arc: V00B0000 F6
arc: V01S0000 F7
arc: V01S0100 Q5
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 0000000010001010
word: SLICED.K0.INIT 1010101000100000
word: SLICED.K1.INIT 0000000001111111
word: SLICEC.K0.INIT 1100111100000000
word: SLICEC.K1.INIT 1111111100100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R88C3:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H01E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A2 V02N0501
arc: A5 N1_V01N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B5 V02N0701
arc: B6 V02S0501
arc: B7 W1_H02E0101
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F5
arc: H01W0100 F5
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: N1_V01N0101 Q2
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0011111100001100
word: SLICEA.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0110111000001100
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0011000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R88C4:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: H00R0100 H02E0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0301 S3_V06N0003
arc: B1 V00T0000
arc: B5 H00L0000
arc: B6 H01E0101
arc: C0 H00L0100
arc: C1 H00L0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0101 F0
arc: E1_H02E0301 F1
arc: E1_H02E0701 F7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000001100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1

.tile R88C5:PLC2
arc: E1_H02E0101 H01E0101
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 V00T0100
arc: B0 V02S0101
arc: B1 V02S0101
arc: B4 V00B0100
arc: C0 H00L0000
arc: C1 V02S0601
arc: C4 V02S0001
arc: C5 S1_V02N0201
arc: CE1 V02S0201
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D4 H01W0000
arc: D5 H00R0100
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: M2 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: V01S0000 F5
arc: V01S0100 F5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0110000011000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0111100011110000
word: SLICEA.K1.INIT 1001011000111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R88C6:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: V00B0000 V02N0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R88C7:PLC2
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 S3_V06N0003

.tile R88C8:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06E0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H01W0000

.tile R88C9:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H06E0203
arc: W1_H02W0601 N3_V06S0303

.tile R89C2:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0501 H02E0501
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A5 V00B0000
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H02E0101
arc: B5 V02N0501
arc: B7 V02N0501
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0301 Q1
arc: N3_V06N0103 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0000 F1
arc: V01S0100 F5
word: SLICEC.K0.INIT 0000000000111100
word: SLICEC.K1.INIT 0000000100000000
word: SLICEA.K0.INIT 0000000000111100
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0101011001010101
word: SLICEB.K0.INIT 1100001011110000
word: SLICEB.K1.INIT 1010100010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R89C3:PLC2
arc: H00L0100 H02E0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0701
arc: A2 V00T0000
arc: A7 H00L0000
arc: B2 V02S0301
arc: B3 H00L0000
arc: B7 H02E0101
arc: C2 H00R0100
arc: C3 H00L0100
arc: C7 V00B0100
arc: CLK1 G_HPBX0000
arc: D2 V02S0001
arc: D3 V00T0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: MUXCLK1 CLK1
arc: N1_V02N0001 Q2
arc: V00T0000 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100110011001100
word: SLICEB.K0.INIT 0110111000001010
word: SLICEB.K1.INIT 0011000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R89C4:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 S1_V02N0701

.tile R89C5:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301

.tile R89C6:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N3_V06S0003

.tile R89C8:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R90C2:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0101
arc: N1_V02N0501 H02E0501
arc: S1_V02S0701 V01N0101
arc: V00T0100 V02S0501
arc: A0 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B6 V00B0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C6 E1_H02W0601
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000111100
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000010011100
word: SLICEA.K1.INIT 0000000000111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R90C3:PLC2
arc: V00B0000 V02S0201
arc: V00T0100 V02N0701
arc: A2 H00L0100
arc: A5 N1_V01N0101
arc: A7 N1_V01N0101
arc: B2 H00R0100
arc: B3 Q3
arc: B5 V00B0100
arc: B7 V00B0100
arc: C2 N1_V01N0001
arc: C3 V02N0601
arc: C5 V01N0101
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 V02S0201
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: V00B0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010011100
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000000111100
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0001111000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R90C4:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 H01E0001

.tile R90C5:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R90C6:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R91C2:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 N1_V02S0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 N1_V02S0101
arc: V00T0000 V02S0601
arc: A2 E1_H01E0001
arc: A7 H00L0000
arc: B2 H00R0000
arc: B3 V01N0001
arc: B7 V00B0000
arc: C2 N1_V01S0100
arc: C3 H00R0100
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0201
arc: D3 F2
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H00R0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111101011001000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1100000011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R91C3:PLC2
arc: H00L0000 H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0601 H02E0601
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: A0 E1_H01E0001
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 V02N0301
arc: A7 V00T0100
arc: B0 H01W0100
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 V01S0000
arc: B7 H02E0301
arc: C0 H00R0100
arc: C1 H02W0601
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 V02N0001
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 F0
arc: D4 V00B0000
arc: D5 F0
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F5
arc: H01W0100 Q6
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: S1_V02S0101 Q1
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000010011010
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0011011000110011
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0011011000110011
word: SLICEA.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R91C4:PLC2
arc: N1_V02N0701 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001

.tile R91C5:PLC2
arc: N1_V02N0301 H06E0003

.tile R91C8:PLC2
arc: N1_V02N0001 W3_H06E0003

.tile R92C2:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: H00R0000 V02S0401
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V01S0000 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R92C3:PLC2
arc: H00L0100 V02S0101
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: A0 E1_H01E0001
arc: A2 V02N0501
arc: A3 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 H01W0100
arc: B2 F3
arc: B3 H01W0100
arc: B6 H02E0101
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C6 V00T0000
arc: C7 V00B0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 H00R0000
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000010100110
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111111000000001
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000011100001
word: SLICEA.K1.INIT 1111000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R92C4:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: W1_H02W0201 S1_V02N0201

.tile R92C5:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R93C2:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R93C3:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100

.tile TAP_R59C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R59C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R60C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R60C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R61C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R76C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R77C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R78C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R79C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R80C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R81C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R83C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R84C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R85C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R86C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R87C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R88C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R89C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R90C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R91C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R92C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile_group MIB_R58C13:MIB_DSP0 MIB_R58C13:MIB2_DSP0 MIB_R58C14:MIB_DSP1 MIB_R58C14:MIB2_DSP1 MIB_R58C15:MIB_DSP2 MIB_R58C15:MIB2_DSP2 MIB_R58C16:MIB_DSP3 MIB_R58C16:MIB2_DSP3 MIB_R58C17:MIB_DSP4 MIB_R58C17:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R58C49:MIB_DSP0 MIB_R58C49:MIB2_DSP0 MIB_R58C50:MIB_DSP1 MIB_R58C50:MIB2_DSP1 MIB_R58C51:MIB_DSP2 MIB_R58C51:MIB2_DSP2 MIB_R58C52:MIB_DSP3 MIB_R58C52:MIB2_DSP3 MIB_R58C53:MIB_DSP4 MIB_R58C53:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R58C22:MIB_DSP0 MIB_R58C22:MIB2_DSP0 MIB_R58C23:MIB_DSP1 MIB_R58C23:MIB2_DSP1 MIB_R58C24:MIB_DSP2 MIB_R58C24:MIB2_DSP2 MIB_R58C25:MIB_DSP3 MIB_R58C25:MIB2_DSP3 MIB_R58C26:MIB_DSP4 MIB_R58C26:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R58C8:MIB_DSP4 MIB_R58C8:MIB2_DSP4 MIB_R58C9:MIB_DSP5 MIB_R58C9:MIB2_DSP5 MIB_R58C10:MIB_DSP6 MIB_R58C10:MIB2_DSP6 MIB_R58C11:MIB_DSP7 MIB_R58C11:MIB2_DSP7 MIB_R58C12:MIB_DSP8 MIB_R58C12:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

