{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 17:12:55 2018 " "Info: Processing started: Sat Dec 15 17:12:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2SD -c Projeto2SD --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2SD -c Projeto2SD --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registery.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registery.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterY " "Info: Found entity 1: RegisterY" {  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(16): instance has no name" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(17): instance has no name" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:comb_3 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(13) " "Warning (10230): Verilog HDL assignment warning at Counter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:comb_4 " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(15) " "Warning (10230): Verilog HDL assignment warning at Memory.v(15): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(20) " "Warning (10230): Verilog HDL assignment warning at Memory.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memory.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Memory.v(11): incomplete case statement has no default case item" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val Memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(11): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[0\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[1\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[2\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[3\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "CPU.v" "controller" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(23) " "Warning (10270): Verilog HDL Case Statement warning at Controller.v(23): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tX Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tX\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tY Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tY\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tZ Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tZ\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tULA Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tULA\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tULA Controller.v(23) " "Info (10041): Inferred latch for \"tULA\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tZ\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tZ\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[2\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[2\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tX\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tX\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:regX " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:regX\"" {  } { { "CPU.v" "regX" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY RegisterY:regY " "Info: Elaborating entity \"RegisterY\" for hierarchy \"RegisterY:regY\"" {  } { { "CPU.v" "regY" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Info: Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regZ\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regZ\|Mux0\"" {  } { { "RegisterX.v" "Mux0" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regZ\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regZ\|Mux1\"" {  } { { "RegisterX.v" "Mux1" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regZ\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regZ\|Mux2\"" {  } { { "RegisterX.v" "Mux2" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regZ\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regZ\|Mux3\"" {  } { { "RegisterX.v" "Mux3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterY:regY\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterY:regY\|Mux0\"" {  } { { "RegisterY.v" "Mux0" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterY:regY\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterY:regY\|Mux1\"" {  } { { "RegisterY.v" "Mux1" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterY:regY\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterY:regY\|Mux2\"" {  } { { "RegisterY.v" "Mux2" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterY:regY\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterY:regY\|Mux3\"" {  } { { "RegisterY.v" "Mux3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regX\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regX\|Mux0\"" {  } { { "RegisterX.v" "Mux0" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regX\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regX\|Mux1\"" {  } { { "RegisterX.v" "Mux1" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regX\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regX\|Mux2\"" {  } { { "RegisterX.v" "Mux2" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterX:regX\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterX:regX\|Mux3\"" {  } { { "RegisterX.v" "Mux3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux0\"" {  } { { "Controller.v" "Mux0" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux1\"" {  } { { "Controller.v" "Mux1" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux2\"" {  } { { "Controller.v" "Mux2" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux3\"" {  } { { "Controller.v" "Mux3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux4\"" {  } { { "Controller.v" "Mux4" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux5\"" {  } { { "Controller.v" "Mux5" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:controller\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:controller\|Mux6\"" {  } { { "Controller.v" "Mux6" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux0\"" {  } { { "Memory.v" "Mux0" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux1\"" {  } { { "Memory.v" "Mux1" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux2\"" {  } { { "Memory.v" "Mux2" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux3\"" {  } { { "Memory.v" "Mux3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux4\"" {  } { { "Memory.v" "Mux4" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux5\"" {  } { { "Memory.v" "Mux5" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Memory:comb_4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Memory:comb_4\|Mux6\"" {  } { { "Memory.v" "Mux6" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterX:regZ\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegisterX:regZ\|lpm_mux:Mux0\"" {  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterX:regZ\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegisterX:regZ\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterY:regY\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegisterY:regY\|lpm_mux:Mux0\"" {  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterY:regY\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegisterY:regY\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterY:regY\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"RegisterY:regY\|lpm_mux:Mux1\"" {  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterY:regY\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"RegisterY:regY\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterX:regX\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegisterX:regX\|lpm_mux:Mux0\"" {  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterX:regX\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegisterX:regX\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux0\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux1\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux2\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux3\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux4\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux5\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:controller\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"Controller:controller\|lpm_mux:Mux6\"" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:controller\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"Controller:controller\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux0\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux1\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux2\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux3\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux4\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux5\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:comb_4\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"Memory:comb_4\|lpm_mux:Mux6\"" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:comb_4\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"Memory:comb_4\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 17:12:57 2018 " "Info: Processing ended: Sat Dec 15 17:12:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
