
control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d68  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002824  08009ef0  08009ef0  0000aef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c714  0800c714  0000e024  2**0
                  CONTENTS
  4 .ARM          00000008  0800c714  0800c714  0000d714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c71c  0800c71c  0000e024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c71c  0800c71c  0000d71c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c724  0800c724  0000d724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0800c728  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e024  2**0
                  CONTENTS
 10 .bss          000009a8  20000024  20000024  0000e024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200009cc  200009cc  0000e024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028dd9  00000000  00000000  0000e054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000054c2  00000000  00000000  00036e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001710  00000000  00000000  0003c2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011bd  00000000  00000000  0003da00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a61f  00000000  00000000  0003ebbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000255b4  00000000  00000000  000691dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3950  00000000  00000000  0008e790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b1  00000000  00000000  001720e0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f30  00000000  00000000  00172194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  001780c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00000430  00000000  00000000  00178116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000010  00000000  00000000  00178546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009ed8 	.word	0x08009ed8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08009ed8 	.word	0x08009ed8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b96a 	b.w	8000d40 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	460c      	mov	r4, r1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d14e      	bne.n	8000b2e <__udivmoddi4+0xaa>
 8000a90:	4694      	mov	ip, r2
 8000a92:	458c      	cmp	ip, r1
 8000a94:	4686      	mov	lr, r0
 8000a96:	fab2 f282 	clz	r2, r2
 8000a9a:	d962      	bls.n	8000b62 <__udivmoddi4+0xde>
 8000a9c:	b14a      	cbz	r2, 8000ab2 <__udivmoddi4+0x2e>
 8000a9e:	f1c2 0320 	rsb	r3, r2, #32
 8000aa2:	4091      	lsls	r1, r2
 8000aa4:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aac:	4319      	orrs	r1, r3
 8000aae:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ab2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ab6:	fa1f f68c 	uxth.w	r6, ip
 8000aba:	fbb1 f4f7 	udiv	r4, r1, r7
 8000abe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ac2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ac6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aca:	fb04 f106 	mul.w	r1, r4, r6
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	d90a      	bls.n	8000ae8 <__udivmoddi4+0x64>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ada:	f080 8112 	bcs.w	8000d02 <__udivmoddi4+0x27e>
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	f240 810f 	bls.w	8000d02 <__udivmoddi4+0x27e>
 8000ae4:	3c02      	subs	r4, #2
 8000ae6:	4463      	add	r3, ip
 8000ae8:	1a59      	subs	r1, r3, r1
 8000aea:	fa1f f38e 	uxth.w	r3, lr
 8000aee:	fbb1 f0f7 	udiv	r0, r1, r7
 8000af2:	fb07 1110 	mls	r1, r7, r0, r1
 8000af6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afa:	fb00 f606 	mul.w	r6, r0, r6
 8000afe:	429e      	cmp	r6, r3
 8000b00:	d90a      	bls.n	8000b18 <__udivmoddi4+0x94>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b0a:	f080 80fc 	bcs.w	8000d06 <__udivmoddi4+0x282>
 8000b0e:	429e      	cmp	r6, r3
 8000b10:	f240 80f9 	bls.w	8000d06 <__udivmoddi4+0x282>
 8000b14:	4463      	add	r3, ip
 8000b16:	3802      	subs	r0, #2
 8000b18:	1b9b      	subs	r3, r3, r6
 8000b1a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b1e:	2100      	movs	r1, #0
 8000b20:	b11d      	cbz	r5, 8000b2a <__udivmoddi4+0xa6>
 8000b22:	40d3      	lsrs	r3, r2
 8000b24:	2200      	movs	r2, #0
 8000b26:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d905      	bls.n	8000b3e <__udivmoddi4+0xba>
 8000b32:	b10d      	cbz	r5, 8000b38 <__udivmoddi4+0xb4>
 8000b34:	e9c5 0100 	strd	r0, r1, [r5]
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4608      	mov	r0, r1
 8000b3c:	e7f5      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b3e:	fab3 f183 	clz	r1, r3
 8000b42:	2900      	cmp	r1, #0
 8000b44:	d146      	bne.n	8000bd4 <__udivmoddi4+0x150>
 8000b46:	42a3      	cmp	r3, r4
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xcc>
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	f0c0 80f0 	bcc.w	8000d30 <__udivmoddi4+0x2ac>
 8000b50:	1a86      	subs	r6, r0, r2
 8000b52:	eb64 0303 	sbc.w	r3, r4, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d0e6      	beq.n	8000b2a <__udivmoddi4+0xa6>
 8000b5c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b60:	e7e3      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b62:	2a00      	cmp	r2, #0
 8000b64:	f040 8090 	bne.w	8000c88 <__udivmoddi4+0x204>
 8000b68:	eba1 040c 	sub.w	r4, r1, ip
 8000b6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b70:	fa1f f78c 	uxth.w	r7, ip
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b7a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b7e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b86:	fb07 f006 	mul.w	r0, r7, r6
 8000b8a:	4298      	cmp	r0, r3
 8000b8c:	d908      	bls.n	8000ba0 <__udivmoddi4+0x11c>
 8000b8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b92:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x11a>
 8000b98:	4298      	cmp	r0, r3
 8000b9a:	f200 80cd 	bhi.w	8000d38 <__udivmoddi4+0x2b4>
 8000b9e:	4626      	mov	r6, r4
 8000ba0:	1a1c      	subs	r4, r3, r0
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000baa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bb2:	fb00 f707 	mul.w	r7, r0, r7
 8000bb6:	429f      	cmp	r7, r3
 8000bb8:	d908      	bls.n	8000bcc <__udivmoddi4+0x148>
 8000bba:	eb1c 0303 	adds.w	r3, ip, r3
 8000bbe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bc2:	d202      	bcs.n	8000bca <__udivmoddi4+0x146>
 8000bc4:	429f      	cmp	r7, r3
 8000bc6:	f200 80b0 	bhi.w	8000d2a <__udivmoddi4+0x2a6>
 8000bca:	4620      	mov	r0, r4
 8000bcc:	1bdb      	subs	r3, r3, r7
 8000bce:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bd2:	e7a5      	b.n	8000b20 <__udivmoddi4+0x9c>
 8000bd4:	f1c1 0620 	rsb	r6, r1, #32
 8000bd8:	408b      	lsls	r3, r1
 8000bda:	fa22 f706 	lsr.w	r7, r2, r6
 8000bde:	431f      	orrs	r7, r3
 8000be0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000be4:	fa04 f301 	lsl.w	r3, r4, r1
 8000be8:	ea43 030c 	orr.w	r3, r3, ip
 8000bec:	40f4      	lsrs	r4, r6
 8000bee:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf2:	0c38      	lsrs	r0, r7, #16
 8000bf4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bf8:	fbb4 fef0 	udiv	lr, r4, r0
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fb00 441e 	mls	r4, r0, lr, r4
 8000c04:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c08:	fb0e f90c 	mul.w	r9, lr, ip
 8000c0c:	45a1      	cmp	r9, r4
 8000c0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c12:	d90a      	bls.n	8000c2a <__udivmoddi4+0x1a6>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c1a:	f080 8084 	bcs.w	8000d26 <__udivmoddi4+0x2a2>
 8000c1e:	45a1      	cmp	r9, r4
 8000c20:	f240 8081 	bls.w	8000d26 <__udivmoddi4+0x2a2>
 8000c24:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c28:	443c      	add	r4, r7
 8000c2a:	eba4 0409 	sub.w	r4, r4, r9
 8000c2e:	fa1f f983 	uxth.w	r9, r3
 8000c32:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c36:	fb00 4413 	mls	r4, r0, r3, r4
 8000c3a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c3e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x1d2>
 8000c46:	193c      	adds	r4, r7, r4
 8000c48:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c4c:	d267      	bcs.n	8000d1e <__udivmoddi4+0x29a>
 8000c4e:	45a4      	cmp	ip, r4
 8000c50:	d965      	bls.n	8000d1e <__udivmoddi4+0x29a>
 8000c52:	3b02      	subs	r3, #2
 8000c54:	443c      	add	r4, r7
 8000c56:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c5a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	429c      	cmp	r4, r3
 8000c64:	46ce      	mov	lr, r9
 8000c66:	469c      	mov	ip, r3
 8000c68:	d351      	bcc.n	8000d0e <__udivmoddi4+0x28a>
 8000c6a:	d04e      	beq.n	8000d0a <__udivmoddi4+0x286>
 8000c6c:	b155      	cbz	r5, 8000c84 <__udivmoddi4+0x200>
 8000c6e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c72:	eb64 040c 	sbc.w	r4, r4, ip
 8000c76:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7a:	40cb      	lsrs	r3, r1
 8000c7c:	431e      	orrs	r6, r3
 8000c7e:	40cc      	lsrs	r4, r1
 8000c80:	e9c5 6400 	strd	r6, r4, [r5]
 8000c84:	2100      	movs	r1, #0
 8000c86:	e750      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000c88:	f1c2 0320 	rsb	r3, r2, #32
 8000c8c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c90:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c94:	fa24 f303 	lsr.w	r3, r4, r3
 8000c98:	4094      	lsls	r4, r2
 8000c9a:	430c      	orrs	r4, r1
 8000c9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca4:	fa1f f78c 	uxth.w	r7, ip
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb0:	0c23      	lsrs	r3, r4, #16
 8000cb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb6:	fb00 f107 	mul.w	r1, r0, r7
 8000cba:	4299      	cmp	r1, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x24c>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cc6:	d22c      	bcs.n	8000d22 <__udivmoddi4+0x29e>
 8000cc8:	4299      	cmp	r1, r3
 8000cca:	d92a      	bls.n	8000d22 <__udivmoddi4+0x29e>
 8000ccc:	3802      	subs	r0, #2
 8000cce:	4463      	add	r3, ip
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	b2a4      	uxth	r4, r4
 8000cd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000cdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce0:	fb01 f307 	mul.w	r3, r1, r7
 8000ce4:	42a3      	cmp	r3, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x276>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf0:	d213      	bcs.n	8000d1a <__udivmoddi4+0x296>
 8000cf2:	42a3      	cmp	r3, r4
 8000cf4:	d911      	bls.n	8000d1a <__udivmoddi4+0x296>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4464      	add	r4, ip
 8000cfa:	1ae4      	subs	r4, r4, r3
 8000cfc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d00:	e739      	b.n	8000b76 <__udivmoddi4+0xf2>
 8000d02:	4604      	mov	r4, r0
 8000d04:	e6f0      	b.n	8000ae8 <__udivmoddi4+0x64>
 8000d06:	4608      	mov	r0, r1
 8000d08:	e706      	b.n	8000b18 <__udivmoddi4+0x94>
 8000d0a:	45c8      	cmp	r8, r9
 8000d0c:	d2ae      	bcs.n	8000c6c <__udivmoddi4+0x1e8>
 8000d0e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d12:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d16:	3801      	subs	r0, #1
 8000d18:	e7a8      	b.n	8000c6c <__udivmoddi4+0x1e8>
 8000d1a:	4631      	mov	r1, r6
 8000d1c:	e7ed      	b.n	8000cfa <__udivmoddi4+0x276>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	e799      	b.n	8000c56 <__udivmoddi4+0x1d2>
 8000d22:	4630      	mov	r0, r6
 8000d24:	e7d4      	b.n	8000cd0 <__udivmoddi4+0x24c>
 8000d26:	46d6      	mov	lr, sl
 8000d28:	e77f      	b.n	8000c2a <__udivmoddi4+0x1a6>
 8000d2a:	4463      	add	r3, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	e74d      	b.n	8000bcc <__udivmoddi4+0x148>
 8000d30:	4606      	mov	r6, r0
 8000d32:	4623      	mov	r3, r4
 8000d34:	4608      	mov	r0, r1
 8000d36:	e70f      	b.n	8000b58 <__udivmoddi4+0xd4>
 8000d38:	3e02      	subs	r6, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	e730      	b.n	8000ba0 <__udivmoddi4+0x11c>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_idiv0>:
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d58:	4a21      	ldr	r2, [pc, #132]	@ (8000de0 <MX_ADC1_Init+0x9c>)
 8000d5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d5e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d64:	4b1d      	ldr	r3, [pc, #116]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d70:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d76:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d7e:	4b17      	ldr	r3, [pc, #92]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d84:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d86:	4a17      	ldr	r2, [pc, #92]	@ (8000de4 <MX_ADC1_Init+0xa0>)
 8000d88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d8a:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d96:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da4:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000da6:	f001 fe93 	bl	8002ad0 <HAL_ADC_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000db0:	f000 fd28 	bl	8001804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000db4:	2306      	movs	r3, #6
 8000db6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000db8:	2301      	movs	r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <MX_ADC1_Init+0x98>)
 8000dc6:	f002 f989 	bl	80030dc <HAL_ADC_ConfigChannel>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000dd0:	f000 fd18 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000040 	.word	0x20000040
 8000de0:	40012000 	.word	0x40012000
 8000de4:	0f000001 	.word	0x0f000001

08000de8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dee:	463b      	mov	r3, r7
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000dfa:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000dfc:	4a21      	ldr	r2, [pc, #132]	@ (8000e84 <MX_ADC2_Init+0x9c>)
 8000dfe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e00:	4b1f      	ldr	r3, [pc, #124]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e02:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e06:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e08:	4b1d      	ldr	r3, [pc, #116]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000e14:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e1a:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e2a:	4a17      	ldr	r2, [pc, #92]	@ (8000e88 <MX_ADC2_Init+0xa0>)
 8000e2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e2e:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000e34:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e3a:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e48:	480d      	ldr	r0, [pc, #52]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e4a:	f001 fe41 	bl	8002ad0 <HAL_ADC_Init>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000e54:	f000 fcd6 	bl	8001804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000e60:	2307      	movs	r3, #7
 8000e62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e64:	463b      	mov	r3, r7
 8000e66:	4619      	mov	r1, r3
 8000e68:	4805      	ldr	r0, [pc, #20]	@ (8000e80 <MX_ADC2_Init+0x98>)
 8000e6a:	f002 f937 	bl	80030dc <HAL_ADC_ConfigChannel>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000e74:	f000 fcc6 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e78:	bf00      	nop
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000088 	.word	0x20000088
 8000e84:	40012100 	.word	0x40012100
 8000e88:	0f000001 	.word	0x0f000001

08000e8c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e92:	463b      	mov	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000e9e:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ea0:	4a22      	ldr	r2, [pc, #136]	@ (8000f2c <MX_ADC3_Init+0xa0>)
 8000ea2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ea4:	4b20      	ldr	r3, [pc, #128]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ea6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000eaa:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000eac:	4b1e      	ldr	r3, [pc, #120]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ec6:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ec8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000ece:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ed0:	f04f 6210 	mov.w	r2, #150994944	@ 0x9000000
 8000ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed6:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ef0:	480d      	ldr	r0, [pc, #52]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000ef2:	f001 fded 	bl	8002ad0 <HAL_ADC_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 8000efc:	f000 fc82 	bl	8001804 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f00:	2303      	movs	r3, #3
 8000f02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000f0c:	463b      	mov	r3, r7
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <MX_ADC3_Init+0x9c>)
 8000f12:	f002 f8e3 	bl	80030dc <HAL_ADC_ConfigChannel>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000f1c:	f000 fc72 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	200000d0 	.word	0x200000d0
 8000f2c:	40012200 	.word	0x40012200

08000f30 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08e      	sub	sp, #56	@ 0x38
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
 8000f46:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a6a      	ldr	r2, [pc, #424]	@ (80010f8 <HAL_ADC_MspInit+0x1c8>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d142      	bne.n	8000fd8 <HAL_ADC_MspInit+0xa8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	623b      	str	r3, [r7, #32]
 8000f56:	4b69      	ldr	r3, [pc, #420]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f5a:	4a68      	ldr	r2, [pc, #416]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f62:	4b66      	ldr	r3, [pc, #408]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f6a:	623b      	str	r3, [r7, #32]
 8000f6c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	4b62      	ldr	r3, [pc, #392]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a61      	ldr	r2, [pc, #388]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b5f      	ldr	r3, [pc, #380]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	61fb      	str	r3, [r7, #28]
 8000f88:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
 8000f8e:	4b5b      	ldr	r3, [pc, #364]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a5a      	ldr	r2, [pc, #360]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b58      	ldr	r3, [pc, #352]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	69bb      	ldr	r3, [r7, #24]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fa6:	23c0      	movs	r3, #192	@ 0xc0
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000faa:	2303      	movs	r3, #3
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4851      	ldr	r0, [pc, #324]	@ (8001100 <HAL_ADC_MspInit+0x1d0>)
 8000fba:	f003 f93f 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fce:	4619      	mov	r1, r3
 8000fd0:	484c      	ldr	r0, [pc, #304]	@ (8001104 <HAL_ADC_MspInit+0x1d4>)
 8000fd2:	f003 f933 	bl	800423c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000fd6:	e08a      	b.n	80010ee <HAL_ADC_MspInit+0x1be>
  else if(adcHandle->Instance==ADC2)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a4a      	ldr	r2, [pc, #296]	@ (8001108 <HAL_ADC_MspInit+0x1d8>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d128      	bne.n	8001034 <HAL_ADC_MspInit+0x104>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	4b45      	ldr	r3, [pc, #276]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fea:	4a44      	ldr	r2, [pc, #272]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000fec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ff2:	4b42      	ldr	r3, [pc, #264]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	4b3e      	ldr	r3, [pc, #248]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	4a3d      	ldr	r2, [pc, #244]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6313      	str	r3, [r2, #48]	@ 0x30
 800100e:	4b3b      	ldr	r3, [pc, #236]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800101a:	2304      	movs	r3, #4
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800101e:	2303      	movs	r3, #3
 8001020:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102a:	4619      	mov	r1, r3
 800102c:	4834      	ldr	r0, [pc, #208]	@ (8001100 <HAL_ADC_MspInit+0x1d0>)
 800102e:	f003 f905 	bl	800423c <HAL_GPIO_Init>
}
 8001032:	e05c      	b.n	80010ee <HAL_ADC_MspInit+0x1be>
  else if(adcHandle->Instance==ADC3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a34      	ldr	r2, [pc, #208]	@ (800110c <HAL_ADC_MspInit+0x1dc>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d157      	bne.n	80010ee <HAL_ADC_MspInit+0x1be>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b2e      	ldr	r3, [pc, #184]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	4a2d      	ldr	r2, [pc, #180]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001048:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800104c:	6453      	str	r3, [r2, #68]	@ 0x44
 800104e:	4b2b      	ldr	r3, [pc, #172]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	4b27      	ldr	r3, [pc, #156]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a26      	ldr	r2, [pc, #152]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b24      	ldr	r3, [pc, #144]	@ (80010fc <HAL_ADC_MspInit+0x1cc>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001076:	2308      	movs	r3, #8
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107a:	2303      	movs	r3, #3
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001086:	4619      	mov	r1, r3
 8001088:	481d      	ldr	r0, [pc, #116]	@ (8001100 <HAL_ADC_MspInit+0x1d0>)
 800108a:	f003 f8d7 	bl	800423c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 800108e:	4b20      	ldr	r3, [pc, #128]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 8001090:	4a20      	ldr	r2, [pc, #128]	@ (8001114 <HAL_ADC_MspInit+0x1e4>)
 8001092:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8001094:	4b1e      	ldr	r3, [pc, #120]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 8001096:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800109a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109c:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80010a8:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ae:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b17      	ldr	r3, [pc, #92]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010b6:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010be:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 80010c0:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80010c6:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010cc:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80010d2:	480f      	ldr	r0, [pc, #60]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010d4:	f002 fcb0 	bl	8003a38 <HAL_DMA_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <HAL_ADC_MspInit+0x1b2>
      Error_Handler();
 80010de:	f000 fb91 	bl	8001804 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80010e8:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <HAL_ADC_MspInit+0x1e0>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80010ee:	bf00      	nop
 80010f0:	3738      	adds	r7, #56	@ 0x38
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40012000 	.word	0x40012000
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020000 	.word	0x40020000
 8001104:	40020400 	.word	0x40020400
 8001108:	40012100 	.word	0x40012100
 800110c:	40012200 	.word	0x40012200
 8001110:	20000118 	.word	0x20000118
 8001114:	40026410 	.word	0x40026410

08001118 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800111c:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <MX_CAN1_Init+0x60>)
 800111e:	4a17      	ldr	r2, [pc, #92]	@ (800117c <MX_CAN1_Init+0x64>)
 8001120:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001122:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001124:	2210      	movs	r2, #16
 8001126:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <MX_CAN1_Init+0x60>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800112e:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001130:	2200      	movs	r2, #0
 8001132:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001134:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_CAN1_Init+0x60>)
 800113c:	2200      	movs	r2, #0
 800113e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001140:	4b0d      	ldr	r3, [pc, #52]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001142:	2200      	movs	r2, #0
 8001144:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001146:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001148:	2200      	movs	r2, #0
 800114a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <MX_CAN1_Init+0x60>)
 800114e:	2200      	movs	r2, #0
 8001150:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001154:	2200      	movs	r2, #0
 8001156:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001158:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <MX_CAN1_Init+0x60>)
 800115a:	2200      	movs	r2, #0
 800115c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800115e:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001160:	2200      	movs	r2, #0
 8001162:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001164:	4804      	ldr	r0, [pc, #16]	@ (8001178 <MX_CAN1_Init+0x60>)
 8001166:	f002 fa59 	bl	800361c <HAL_CAN_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001170:	f000 fb48 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000178 	.word	0x20000178
 800117c:	40006400 	.word	0x40006400

08001180 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_CAN2_Init+0x60>)
 8001186:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <MX_CAN2_Init+0x64>)
 8001188:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_CAN2_Init+0x60>)
 800118c:	2210      	movs	r2, #16
 800118e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_CAN2_Init+0x60>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <MX_CAN2_Init+0x60>)
 8001198:	2200      	movs	r2, #0
 800119a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 800119c:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <MX_CAN2_Init+0x60>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80011a2:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80011a8:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80011ae:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80011b4:	4b0a      	ldr	r3, [pc, #40]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011bc:	2200      	movs	r2, #0
 80011be:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80011c0:	4b07      	ldr	r3, [pc, #28]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80011c6:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80011cc:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_CAN2_Init+0x60>)
 80011ce:	f002 fa25 	bl	800361c <HAL_CAN_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 80011d8:	f000 fb14 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200001a0 	.word	0x200001a0
 80011e4:	40006800 	.word	0x40006800

080011e8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08c      	sub	sp, #48	@ 0x30
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a43      	ldr	r2, [pc, #268]	@ (8001314 <HAL_CAN_MspInit+0x12c>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d136      	bne.n	8001278 <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800120a:	4b43      	ldr	r3, [pc, #268]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	4a41      	ldr	r2, [pc, #260]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 8001212:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001214:	4b40      	ldr	r3, [pc, #256]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d10d      	bne.n	8001238 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
 8001220:	4b3e      	ldr	r3, [pc, #248]	@ (800131c <HAL_CAN_MspInit+0x134>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	4a3d      	ldr	r2, [pc, #244]	@ (800131c <HAL_CAN_MspInit+0x134>)
 8001226:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800122a:	6413      	str	r3, [r2, #64]	@ 0x40
 800122c:	4b3b      	ldr	r3, [pc, #236]	@ (800131c <HAL_CAN_MspInit+0x134>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001234:	61bb      	str	r3, [r7, #24]
 8001236:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	4b37      	ldr	r3, [pc, #220]	@ (800131c <HAL_CAN_MspInit+0x134>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	4a36      	ldr	r2, [pc, #216]	@ (800131c <HAL_CAN_MspInit+0x134>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6313      	str	r3, [r2, #48]	@ 0x30
 8001248:	4b34      	ldr	r3, [pc, #208]	@ (800131c <HAL_CAN_MspInit+0x134>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001254:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001266:	2309      	movs	r3, #9
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	4619      	mov	r1, r3
 8001270:	482b      	ldr	r0, [pc, #172]	@ (8001320 <HAL_CAN_MspInit+0x138>)
 8001272:	f002 ffe3 	bl	800423c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001276:	e048      	b.n	800130a <HAL_CAN_MspInit+0x122>
  else if(canHandle->Instance==CAN2)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a29      	ldr	r2, [pc, #164]	@ (8001324 <HAL_CAN_MspInit+0x13c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d143      	bne.n	800130a <HAL_CAN_MspInit+0x122>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b25      	ldr	r3, [pc, #148]	@ (800131c <HAL_CAN_MspInit+0x134>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	4a24      	ldr	r2, [pc, #144]	@ (800131c <HAL_CAN_MspInit+0x134>)
 800128c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001290:	6413      	str	r3, [r2, #64]	@ 0x40
 8001292:	4b22      	ldr	r3, [pc, #136]	@ (800131c <HAL_CAN_MspInit+0x134>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800129e:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	3301      	adds	r3, #1
 80012a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 80012a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001318 <HAL_CAN_MspInit+0x130>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d10d      	bne.n	80012cc <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	4b19      	ldr	r3, [pc, #100]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b8:	4a18      	ldr	r2, [pc, #96]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012be:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c0:	4b16      	ldr	r3, [pc, #88]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d4:	4a11      	ldr	r2, [pc, #68]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012d6:	f043 0302 	orr.w	r3, r3, #2
 80012da:	6313      	str	r3, [r2, #48]	@ 0x30
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <HAL_CAN_MspInit+0x134>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 80012e8:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 80012ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f6:	2303      	movs	r3, #3
 80012f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80012fa:	2309      	movs	r3, #9
 80012fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	4619      	mov	r1, r3
 8001304:	4808      	ldr	r0, [pc, #32]	@ (8001328 <HAL_CAN_MspInit+0x140>)
 8001306:	f002 ff99 	bl	800423c <HAL_GPIO_Init>
}
 800130a:	bf00      	nop
 800130c:	3730      	adds	r7, #48	@ 0x30
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40006400 	.word	0x40006400
 8001318:	200001c8 	.word	0x200001c8
 800131c:	40023800 	.word	0x40023800
 8001320:	40020000 	.word	0x40020000
 8001324:	40006800 	.word	0x40006800
 8001328:	40020400 	.word	0x40020400

0800132c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <MX_DMA_Init+0x3c>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <MX_DMA_Init+0x3c>)
 800133c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <MX_DMA_Init+0x3c>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2100      	movs	r1, #0
 8001352:	2038      	movs	r0, #56	@ 0x38
 8001354:	f002 fb39 	bl	80039ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001358:	2038      	movs	r0, #56	@ 0x38
 800135a:	f002 fb52 	bl	8003a02 <HAL_NVIC_EnableIRQ>

}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800

0800136c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	@ 0x30
 8001370:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	4b5c      	ldr	r3, [pc, #368]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	4a5b      	ldr	r2, [pc, #364]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 800138c:	f043 0310 	orr.w	r3, r3, #16
 8001390:	6313      	str	r3, [r2, #48]	@ 0x30
 8001392:	4b59      	ldr	r3, [pc, #356]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	f003 0310 	and.w	r3, r3, #16
 800139a:	61bb      	str	r3, [r7, #24]
 800139c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	4b55      	ldr	r3, [pc, #340]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a54      	ldr	r2, [pc, #336]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013a8:	f043 0304 	orr.w	r3, r3, #4
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b52      	ldr	r3, [pc, #328]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0304 	and.w	r3, r3, #4
 80013b6:	617b      	str	r3, [r7, #20]
 80013b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b4e      	ldr	r3, [pc, #312]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a4d      	ldr	r2, [pc, #308]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b4b      	ldr	r3, [pc, #300]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b47      	ldr	r3, [pc, #284]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a46      	ldr	r2, [pc, #280]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b44      	ldr	r3, [pc, #272]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	4b40      	ldr	r3, [pc, #256]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a3f      	ldr	r2, [pc, #252]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b3d      	ldr	r3, [pc, #244]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	4b39      	ldr	r3, [pc, #228]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a38      	ldr	r2, [pc, #224]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001418:	f043 0308 	orr.w	r3, r3, #8
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b36      	ldr	r3, [pc, #216]	@ (80014f8 <MX_GPIO_Init+0x18c>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BEEP_Pin|CCD_SI_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2105      	movs	r1, #5
 800142e:	4833      	ldr	r0, [pc, #204]	@ (80014fc <MX_GPIO_Init+0x190>)
 8001430:	f003 f8a0 	bl	8004574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800143a:	4831      	ldr	r0, [pc, #196]	@ (8001500 <MX_GPIO_Init+0x194>)
 800143c:	f003 f89a 	bl	8004574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	2102      	movs	r1, #2
 8001444:	482e      	ldr	r0, [pc, #184]	@ (8001500 <MX_GPIO_Init+0x194>)
 8001446:	f003 f895 	bl	8004574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 800144a:	2304      	movs	r3, #4
 800144c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	4619      	mov	r1, r3
 8001460:	4826      	ldr	r0, [pc, #152]	@ (80014fc <MX_GPIO_Init+0x190>)
 8001462:	f002 feeb 	bl	800423c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001466:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800146a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146c:	2301      	movs	r3, #1
 800146e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2300      	movs	r3, #0
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001478:	f107 031c 	add.w	r3, r7, #28
 800147c:	4619      	mov	r1, r3
 800147e:	4820      	ldr	r0, [pc, #128]	@ (8001500 <MX_GPIO_Init+0x194>)
 8001480:	f002 fedc 	bl	800423c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001484:	2302      	movs	r3, #2
 8001486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	2301      	movs	r3, #1
 800148a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148c:	2301      	movs	r3, #1
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 031c 	add.w	r3, r7, #28
 8001498:	4619      	mov	r1, r3
 800149a:	4819      	ldr	r0, [pc, #100]	@ (8001500 <MX_GPIO_Init+0x194>)
 800149c:	f002 fece 	bl	800423c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80014a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4619      	mov	r1, r3
 80014b4:	4813      	ldr	r0, [pc, #76]	@ (8001504 <MX_GPIO_Init+0x198>)
 80014b6:	f002 fec1 	bl	800423c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = REMOTE_LOCK_Pin;
 80014ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014c4:	2302      	movs	r3, #2
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(REMOTE_LOCK_GPIO_Port, &GPIO_InitStruct);
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	4619      	mov	r1, r3
 80014ce:	480c      	ldr	r0, [pc, #48]	@ (8001500 <MX_GPIO_Init+0x194>)
 80014d0:	f002 feb4 	bl	800423c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CCD_SI_Pin;
 80014d4:	2301      	movs	r3, #1
 80014d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CCD_SI_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4619      	mov	r1, r3
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <MX_GPIO_Init+0x190>)
 80014ec:	f002 fea6 	bl	800423c <HAL_GPIO_Init>

}
 80014f0:	bf00      	nop
 80014f2:	3730      	adds	r7, #48	@ 0x30
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40021000 	.word	0x40021000
 8001500:	40020800 	.word	0x40020800
 8001504:	40020000 	.word	0x40020000

08001508 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <MX_I2C1_Init+0x50>)
 800150e:	4a13      	ldr	r2, [pc, #76]	@ (800155c <MX_I2C1_Init+0x54>)
 8001510:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001514:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <MX_I2C1_Init+0x58>)
 8001516:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001518:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <MX_I2C1_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001526:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800152a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800152c:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <MX_I2C1_Init+0x50>)
 800152e:	2200      	movs	r2, #0
 8001530:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001538:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001544:	4804      	ldr	r0, [pc, #16]	@ (8001558 <MX_I2C1_Init+0x50>)
 8001546:	f003 f849 	bl	80045dc <HAL_I2C_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001550:	f000 f958 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}
 8001558:	200001cc 	.word	0x200001cc
 800155c:	40005400 	.word	0x40005400
 8001560:	000186a0 	.word	0x000186a0

08001564 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <MX_I2C2_Init+0x50>)
 800156a:	4a13      	ldr	r2, [pc, #76]	@ (80015b8 <MX_I2C2_Init+0x54>)
 800156c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_I2C2_Init+0x50>)
 8001570:	4a12      	ldr	r2, [pc, #72]	@ (80015bc <MX_I2C2_Init+0x58>)
 8001572:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <MX_I2C2_Init+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_I2C2_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <MX_I2C2_Init+0x50>)
 8001582:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001586:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001588:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <MX_I2C2_Init+0x50>)
 800158a:	2200      	movs	r2, #0
 800158c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <MX_I2C2_Init+0x50>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001594:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <MX_I2C2_Init+0x50>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159a:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <MX_I2C2_Init+0x50>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015a0:	4804      	ldr	r0, [pc, #16]	@ (80015b4 <MX_I2C2_Init+0x50>)
 80015a2:	f003 f81b 	bl	80045dc <HAL_I2C_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80015ac:	f000 f92a 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000220 	.word	0x20000220
 80015b8:	40005800 	.word	0x40005800
 80015bc:	000186a0 	.word	0x000186a0

080015c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	@ 0x30
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a33      	ldr	r2, [pc, #204]	@ (80016ac <HAL_I2C_MspInit+0xec>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d12d      	bne.n	800163e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
 80015e6:	4b32      	ldr	r3, [pc, #200]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	4a31      	ldr	r2, [pc, #196]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f2:	4b2f      	ldr	r3, [pc, #188]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80015fe:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001604:	2312      	movs	r3, #18
 8001606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160c:	2303      	movs	r3, #3
 800160e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001610:	2304      	movs	r3, #4
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 031c 	add.w	r3, r7, #28
 8001618:	4619      	mov	r1, r3
 800161a:	4826      	ldr	r0, [pc, #152]	@ (80016b4 <HAL_I2C_MspInit+0xf4>)
 800161c:	f002 fe0e 	bl	800423c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]
 8001624:	4b22      	ldr	r3, [pc, #136]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	4a21      	ldr	r2, [pc, #132]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 800162a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800162e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001630:	4b1f      	ldr	r3, [pc, #124]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 8001632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800163c:	e031      	b.n	80016a2 <HAL_I2C_MspInit+0xe2>
  else if(i2cHandle->Instance==I2C2)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a1d      	ldr	r2, [pc, #116]	@ (80016b8 <HAL_I2C_MspInit+0xf8>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d12c      	bne.n	80016a2 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	4b18      	ldr	r3, [pc, #96]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 800164e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001650:	4a17      	ldr	r2, [pc, #92]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 8001652:	f043 0302 	orr.w	r3, r3, #2
 8001656:	6313      	str	r3, [r2, #48]	@ 0x30
 8001658:	4b15      	ldr	r3, [pc, #84]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001664:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800166a:	2312      	movs	r3, #18
 800166c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001672:	2303      	movs	r3, #3
 8001674:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001676:	2304      	movs	r3, #4
 8001678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	4619      	mov	r1, r3
 8001680:	480c      	ldr	r0, [pc, #48]	@ (80016b4 <HAL_I2C_MspInit+0xf4>)
 8001682:	f002 fddb 	bl	800423c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 8001690:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001694:	6413      	str	r3, [r2, #64]	@ 0x40
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_I2C_MspInit+0xf0>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
}
 80016a2:	bf00      	nop
 80016a4:	3730      	adds	r7, #48	@ 0x30
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40005400 	.word	0x40005400
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020400 	.word	0x40020400
 80016b8:	40005800 	.word	0x40005800

080016bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c0:	f001 f970 	bl	80029a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c4:	f000 f834 	bl	8001730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c8:	f7ff fe50 	bl	800136c <MX_GPIO_Init>
  MX_DMA_Init();
 80016cc:	f7ff fe2e 	bl	800132c <MX_DMA_Init>
  MX_ADC1_Init();
 80016d0:	f7ff fb38 	bl	8000d44 <MX_ADC1_Init>
  MX_ADC2_Init();
 80016d4:	f7ff fb88 	bl	8000de8 <MX_ADC2_Init>
  MX_ADC3_Init();
 80016d8:	f7ff fbd8 	bl	8000e8c <MX_ADC3_Init>
  MX_CAN1_Init();
 80016dc:	f7ff fd1c 	bl	8001118 <MX_CAN1_Init>
  MX_CAN2_Init();
 80016e0:	f7ff fd4e 	bl	8001180 <MX_CAN2_Init>
  MX_I2C1_Init();
 80016e4:	f7ff ff10 	bl	8001508 <MX_I2C1_Init>
  MX_SPI2_Init();
 80016e8:	f000 f892 	bl	8001810 <MX_SPI2_Init>
  MX_TIM1_Init();
 80016ec:	f000 f9de 	bl	8001aac <MX_TIM1_Init>
  MX_TIM2_Init();
 80016f0:	f000 faa0 	bl	8001c34 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016f4:	f000 faf2 	bl	8001cdc <MX_TIM3_Init>
  MX_TIM4_Init();
 80016f8:	f000 fb44 	bl	8001d84 <MX_TIM4_Init>
  MX_TIM5_Init();
 80016fc:	f000 fbba 	bl	8001e74 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001700:	f000 fc0c 	bl	8001f1c <MX_TIM8_Init>
  MX_TIM9_Init();
 8001704:	f000 fcce 	bl	80020a4 <MX_TIM9_Init>
  MX_TIM12_Init();
 8001708:	f000 fd3a 	bl	8002180 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800170c:	f000 ffe6 	bl	80026dc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001710:	f001 f80e 	bl	8002730 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001714:	f001 f836 	bl	8002784 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8001718:	f7ff ff24 	bl	8001564 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
    setup();
 800171c:	f008 f854 	bl	80097c8 <setup>
    HAL_Delay(1999);
 8001720:	f240 70cf 	movw	r0, #1999	@ 0x7cf
 8001724:	f001 f9b0 	bl	8002a88 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    loop();
 8001728:	f008 f87a 	bl	8009820 <loop>
 800172c:	e7fc      	b.n	8001728 <main+0x6c>
	...

08001730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b094      	sub	sp, #80	@ 0x50
 8001734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001736:	f107 0320 	add.w	r3, r7, #32
 800173a:	2230      	movs	r2, #48	@ 0x30
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f008 fb90 	bl	8009e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	4b28      	ldr	r3, [pc, #160]	@ (80017fc <SystemClock_Config+0xcc>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	4a27      	ldr	r2, [pc, #156]	@ (80017fc <SystemClock_Config+0xcc>)
 800175e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001762:	6413      	str	r3, [r2, #64]	@ 0x40
 8001764:	4b25      	ldr	r3, [pc, #148]	@ (80017fc <SystemClock_Config+0xcc>)
 8001766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001770:	2300      	movs	r3, #0
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	4b22      	ldr	r3, [pc, #136]	@ (8001800 <SystemClock_Config+0xd0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a21      	ldr	r2, [pc, #132]	@ (8001800 <SystemClock_Config+0xd0>)
 800177a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <SystemClock_Config+0xd0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800178c:	2301      	movs	r3, #1
 800178e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001790:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001796:	2302      	movs	r3, #2
 8001798:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800179a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800179e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017a0:	2304      	movs	r3, #4
 80017a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80017a4:	23a8      	movs	r3, #168	@ 0xa8
 80017a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017a8:	2302      	movs	r3, #2
 80017aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017ac:	2304      	movs	r3, #4
 80017ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b0:	f107 0320 	add.w	r3, r7, #32
 80017b4:	4618      	mov	r0, r3
 80017b6:	f003 f855 	bl	8004864 <HAL_RCC_OscConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017c0:	f000 f820 	bl	8001804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017c4:	230f      	movs	r3, #15
 80017c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c8:	2302      	movs	r3, #2
 80017ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017d0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2105      	movs	r1, #5
 80017e2:	4618      	mov	r0, r3
 80017e4:	f003 fab6 	bl	8004d54 <HAL_RCC_ClockConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017ee:	f000 f809 	bl	8001804 <Error_Handler>
  }
}
 80017f2:	bf00      	nop
 80017f4:	3750      	adds	r7, #80	@ 0x50
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40023800 	.word	0x40023800
 8001800:	40007000 	.word	0x40007000

08001804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001808:	b672      	cpsid	i
}
 800180a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <Error_Handler+0x8>

08001810 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001814:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001816:	4a18      	ldr	r2, [pc, #96]	@ (8001878 <MX_SPI2_Init+0x68>)
 8001818:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800181a:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_SPI2_Init+0x64>)
 800181c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001820:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001822:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <MX_SPI2_Init+0x64>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800182e:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800183a:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <MX_SPI2_Init+0x64>)
 800183c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001840:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001842:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001844:	2210      	movs	r2, #16
 8001846:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001848:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <MX_SPI2_Init+0x64>)
 800184a:	2200      	movs	r2, #0
 800184c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001850:	2200      	movs	r2, #0
 8001852:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001854:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800185a:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <MX_SPI2_Init+0x64>)
 800185c:	220a      	movs	r2, #10
 800185e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001860:	4804      	ldr	r0, [pc, #16]	@ (8001874 <MX_SPI2_Init+0x64>)
 8001862:	f003 fc97 	bl	8005194 <HAL_SPI_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800186c:	f7ff ffca 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000274 	.word	0x20000274
 8001878:	40003800 	.word	0x40003800

0800187c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a28      	ldr	r2, [pc, #160]	@ (800193c <HAL_SPI_MspInit+0xc0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d14a      	bne.n	8001934 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	4a26      	ldr	r2, [pc, #152]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ae:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b20      	ldr	r3, [pc, #128]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	4a18      	ldr	r2, [pc, #96]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018e0:	f043 0302 	orr.w	r3, r3, #2
 80018e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e6:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <HAL_SPI_MspInit+0xc4>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018f2:	230c      	movs	r3, #12
 80018f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fe:	2303      	movs	r3, #3
 8001900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001902:	2305      	movs	r3, #5
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	480d      	ldr	r0, [pc, #52]	@ (8001944 <HAL_SPI_MspInit+0xc8>)
 800190e:	f002 fc95 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001912:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001924:	2305      	movs	r3, #5
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	4806      	ldr	r0, [pc, #24]	@ (8001948 <HAL_SPI_MspInit+0xcc>)
 8001930:	f002 fc84 	bl	800423c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001934:	bf00      	nop
 8001936:	3728      	adds	r7, #40	@ 0x28
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40003800 	.word	0x40003800
 8001940:	40023800 	.word	0x40023800
 8001944:	40020800 	.word	0x40020800
 8001948:	40020400 	.word	0x40020400

0800194c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <HAL_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	4a0f      	ldr	r2, [pc, #60]	@ (8001998 <HAL_MspInit+0x4c>)
 800195c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001960:	6453      	str	r3, [r2, #68]	@ 0x44
 8001962:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <HAL_MspInit+0x4c>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	603b      	str	r3, [r7, #0]
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	4a08      	ldr	r2, [pc, #32]	@ (8001998 <HAL_MspInit+0x4c>)
 8001978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800197c:	6413      	str	r3, [r2, #64]	@ 0x40
 800197e:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_MspInit+0x4c>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <NMI_Handler+0x4>

080019a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <HardFault_Handler+0x4>

080019ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <MemManage_Handler+0x4>

080019b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f2:	f001 f829 	bl	8002a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
    task_handler();
 80019f6:	f007 ff97 	bl	8009928 <task_handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a04:	4802      	ldr	r0, [pc, #8]	@ (8001a10 <TIM2_IRQHandler+0x10>)
 8001a06:	f004 fc83 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //TIM2_handler();
  /* USER CODE END TIM2_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000318 	.word	0x20000318

08001a14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <TIM3_IRQHandler+0x10>)
 8001a1a:	f004 fc79 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000360 	.word	0x20000360

08001a28 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
    //HAL_GPIO_TogglePin(CCD_SI_GPIO_Port, CCD_SI_Pin);
    CCD_Handler();
 8001a2c:	f008 f86e 	bl	8009b0c <CCD_Handler>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a30:	4802      	ldr	r0, [pc, #8]	@ (8001a3c <TIM4_IRQHandler+0x14>)
 8001a32:	f004 fc6d 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	200003a8 	.word	0x200003a8

08001a40 <USART1_IRQHandler>:
/**
  * @brief This function handles USART1 global interrupt.
  */
uint32_t uart1_cnt = 0;
void USART1_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
    uart1_cnt++;
 8001a44:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <USART1_IRQHandler+0x18>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	4a03      	ldr	r2, [pc, #12]	@ (8001a58 <USART1_IRQHandler+0x18>)
 8001a4c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a4e:	4803      	ldr	r0, [pc, #12]	@ (8001a5c <USART1_IRQHandler+0x1c>)
 8001a50:	f005 fc1a 	bl	8007288 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200002cc 	.word	0x200002cc
 8001a5c:	20000510 	.word	0x20000510

08001a60 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001a64:	4802      	ldr	r0, [pc, #8]	@ (8001a70 <TIM5_IRQHandler+0x10>)
 8001a66:	f004 fc53 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200003f0 	.word	0x200003f0

08001a74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001a78:	4802      	ldr	r0, [pc, #8]	@ (8001a84 <DMA2_Stream0_IRQHandler+0x10>)
 8001a7a:	f002 f975 	bl	8003d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000118 	.word	0x20000118

08001a88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <SystemInit+0x20>)
 8001a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a92:	4a05      	ldr	r2, [pc, #20]	@ (8001aa8 <SystemInit+0x20>)
 8001a94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b096      	sub	sp, #88	@ 0x58
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ab2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]
 8001ada:	615a      	str	r2, [r3, #20]
 8001adc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2220      	movs	r2, #32
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f008 f9bd 	bl	8009e64 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aea:	4b50      	ldr	r3, [pc, #320]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001aec:	4a50      	ldr	r2, [pc, #320]	@ (8001c30 <MX_TIM1_Init+0x184>)
 8001aee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001af0:	4b4e      	ldr	r3, [pc, #312]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af6:	4b4d      	ldr	r3, [pc, #308]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000 - 1;
 8001afc:	4b4b      	ldr	r3, [pc, #300]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001afe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b02:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b04:	4b49      	ldr	r3, [pc, #292]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b0a:	4b48      	ldr	r3, [pc, #288]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b16:	4845      	ldr	r0, [pc, #276]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b18:	f004 f8e4 	bl	8005ce4 <HAL_TIM_Base_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b22:	f7ff fe6f 	bl	8001804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b2c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b30:	4619      	mov	r1, r3
 8001b32:	483e      	ldr	r0, [pc, #248]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b34:	f004 fdb6 	bl	80066a4 <HAL_TIM_ConfigClockSource>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b3e:	f7ff fe61 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b42:	483a      	ldr	r0, [pc, #232]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b44:	f004 f98e 	bl	8005e64 <HAL_TIM_PWM_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b4e:	f7ff fe59 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4832      	ldr	r0, [pc, #200]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b62:	f005 f99f 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b6c:	f7ff fe4a 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b70:	2360      	movs	r3, #96	@ 0x60
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b84:	2300      	movs	r3, #0
 8001b86:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b90:	2200      	movs	r2, #0
 8001b92:	4619      	mov	r1, r3
 8001b94:	4825      	ldr	r0, [pc, #148]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001b96:	f004 fcc3 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ba0:	f7ff fe30 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba8:	2204      	movs	r2, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	481f      	ldr	r0, [pc, #124]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001bae:	f004 fcb7 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001bb8:	f7ff fe24 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc0:	2208      	movs	r2, #8
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4819      	ldr	r0, [pc, #100]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001bc6:	f004 fcab 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001bd0:	f7ff fe18 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bd8:	220c      	movs	r2, #12
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001bde:	f004 fc9f 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001be8:	f7ff fe0c 	bl	8001804 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c04:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4807      	ldr	r0, [pc, #28]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001c10:	f005 f9c4 	bl	8006f9c <HAL_TIMEx_ConfigBreakDeadTime>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001c1a:	f7ff fdf3 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c1e:	4803      	ldr	r0, [pc, #12]	@ (8001c2c <MX_TIM1_Init+0x180>)
 8001c20:	f000 fc82 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8001c24:	bf00      	nop
 8001c26:	3758      	adds	r7, #88	@ 0x58
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200002d0 	.word	0x200002d0
 8001c30:	40010000 	.word	0x40010000

08001c34 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08c      	sub	sp, #48	@ 0x30
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c3a:	f107 030c 	add.w	r3, r7, #12
 8001c3e:	2224      	movs	r2, #36	@ 0x24
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f008 f90e 	bl	8009e64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c50:	4b21      	ldr	r3, [pc, #132]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c64:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c80:	2301      	movs	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c90:	2301      	movs	r3, #1
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	480d      	ldr	r0, [pc, #52]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001ca4:	f004 fa00 	bl	80060a8 <HAL_TIM_Encoder_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001cae:	f7ff fda9 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4806      	ldr	r0, [pc, #24]	@ (8001cd8 <MX_TIM2_Init+0xa4>)
 8001cc0:	f005 f8f0 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001cca:	f7ff fd9b 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	3730      	adds	r7, #48	@ 0x30
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000318 	.word	0x20000318

08001cdc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08c      	sub	sp, #48	@ 0x30
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	2224      	movs	r2, #36	@ 0x24
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f008 f8ba 	bl	8009e64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cf8:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001cfa:	4a21      	ldr	r2, [pc, #132]	@ (8001d80 <MX_TIM3_Init+0xa4>)
 8001cfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d04:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d12:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d18:	4b18      	ldr	r3, [pc, #96]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d26:	2301      	movs	r3, #1
 8001d28:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d36:	2301      	movs	r3, #1
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d42:	f107 030c 	add.w	r3, r7, #12
 8001d46:	4619      	mov	r1, r3
 8001d48:	480c      	ldr	r0, [pc, #48]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d4a:	f004 f9ad 	bl	80060a8 <HAL_TIM_Encoder_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001d54:	f7ff fd56 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	4619      	mov	r1, r3
 8001d64:	4805      	ldr	r0, [pc, #20]	@ (8001d7c <MX_TIM3_Init+0xa0>)
 8001d66:	f005 f89d 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d70:	f7ff fd48 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d74:	bf00      	nop
 8001d76:	3730      	adds	r7, #48	@ 0x30
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000360 	.word	0x20000360
 8001d80:	40000400 	.word	0x40000400

08001d84 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08e      	sub	sp, #56	@ 0x38
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d98:	f107 0320 	add.w	r3, r7, #32
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001da2:	1d3b      	adds	r3, r7, #4
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
 8001db0:	615a      	str	r2, [r3, #20]
 8001db2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001db4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001db6:	4a2e      	ldr	r2, [pc, #184]	@ (8001e70 <MX_TIM4_Init+0xec>)
 8001db8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001dba:	4b2c      	ldr	r3, [pc, #176]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 168*4 - 1;
 8001dc6:	4b29      	ldr	r3, [pc, #164]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001dc8:	f240 229f 	movw	r2, #671	@ 0x29f
 8001dcc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dce:	4b27      	ldr	r3, [pc, #156]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd4:	4b25      	ldr	r3, [pc, #148]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dda:	4824      	ldr	r0, [pc, #144]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001ddc:	f003 ff82 	bl	8005ce4 <HAL_TIM_Base_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001de6:	f7ff fd0d 	bl	8001804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001df0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001df4:	4619      	mov	r1, r3
 8001df6:	481d      	ldr	r0, [pc, #116]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001df8:	f004 fc54 	bl	80066a4 <HAL_TIM_ConfigClockSource>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001e02:	f7ff fcff 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e06:	4819      	ldr	r0, [pc, #100]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001e08:	f004 f82c 	bl	8005e64 <HAL_TIM_PWM_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001e12:	f7ff fcf7 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001e16:	2370      	movs	r3, #112	@ 0x70
 8001e18:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e1e:	f107 0320 	add.w	r3, r7, #32
 8001e22:	4619      	mov	r1, r3
 8001e24:	4811      	ldr	r0, [pc, #68]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001e26:	f005 f83d 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001e30:	f7ff fce8 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e34:	2360      	movs	r3, #96	@ 0x60
 8001e36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84*4;
 8001e38:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001e3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	220c      	movs	r2, #12
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4807      	ldr	r0, [pc, #28]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001e4e:	f004 fb67 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001e58:	f7ff fcd4 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e5c:	4803      	ldr	r0, [pc, #12]	@ (8001e6c <MX_TIM4_Init+0xe8>)
 8001e5e:	f000 fb63 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8001e62:	bf00      	nop
 8001e64:	3738      	adds	r7, #56	@ 0x38
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200003a8 	.word	0x200003a8
 8001e70:	40000800 	.word	0x40000800

08001e74 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08c      	sub	sp, #48	@ 0x30
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e7a:	f107 030c 	add.w	r3, r7, #12
 8001e7e:	2224      	movs	r2, #36	@ 0x24
 8001e80:	2100      	movs	r1, #0
 8001e82:	4618      	mov	r0, r3
 8001e84:	f007 ffee 	bl	8009e64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e90:	4b20      	ldr	r3, [pc, #128]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001e92:	4a21      	ldr	r2, [pc, #132]	@ (8001f18 <MX_TIM5_Init+0xa4>)
 8001e94:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e96:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001ea4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ea8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb0:	4b18      	ldr	r3, [pc, #96]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	4619      	mov	r1, r3
 8001ee0:	480c      	ldr	r0, [pc, #48]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001ee2:	f004 f8e1 	bl	80060a8 <HAL_TIM_Encoder_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001eec:	f7ff fc8a 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	4619      	mov	r1, r3
 8001efc:	4805      	ldr	r0, [pc, #20]	@ (8001f14 <MX_TIM5_Init+0xa0>)
 8001efe:	f004 ffd1 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001f08:	f7ff fc7c 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001f0c:	bf00      	nop
 8001f0e:	3730      	adds	r7, #48	@ 0x30
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	200003f0 	.word	0x200003f0
 8001f18:	40000c00 	.word	0x40000c00

08001f1c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b096      	sub	sp, #88	@ 0x58
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f22:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	605a      	str	r2, [r3, #4]
 8001f2c:	609a      	str	r2, [r3, #8]
 8001f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f30:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	611a      	str	r2, [r3, #16]
 8001f4a:	615a      	str	r2, [r3, #20]
 8001f4c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f4e:	1d3b      	adds	r3, r7, #4
 8001f50:	2220      	movs	r2, #32
 8001f52:	2100      	movs	r1, #0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f007 ff85 	bl	8009e64 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f5a:	4b50      	ldr	r3, [pc, #320]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f5c:	4a50      	ldr	r2, [pc, #320]	@ (80020a0 <MX_TIM8_Init+0x184>)
 8001f5e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001f60:	4b4e      	ldr	r3, [pc, #312]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f66:	4b4d      	ldr	r3, [pc, #308]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000 - 1;
 8001f6c:	4b4b      	ldr	r3, [pc, #300]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f6e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f72:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f74:	4b49      	ldr	r3, [pc, #292]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001f7a:	4b48      	ldr	r3, [pc, #288]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f80:	4b46      	ldr	r3, [pc, #280]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001f86:	4845      	ldr	r0, [pc, #276]	@ (800209c <MX_TIM8_Init+0x180>)
 8001f88:	f003 feac 	bl	8005ce4 <HAL_TIM_Base_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001f92:	f7ff fc37 	bl	8001804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001f9c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	483e      	ldr	r0, [pc, #248]	@ (800209c <MX_TIM8_Init+0x180>)
 8001fa4:	f004 fb7e 	bl	80066a4 <HAL_TIM_ConfigClockSource>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001fae:	f7ff fc29 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001fb2:	483a      	ldr	r0, [pc, #232]	@ (800209c <MX_TIM8_Init+0x180>)
 8001fb4:	f003 ff56 	bl	8005e64 <HAL_TIM_PWM_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001fbe:	f7ff fc21 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001fca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4832      	ldr	r0, [pc, #200]	@ (800209c <MX_TIM8_Init+0x180>)
 8001fd2:	f004 ff67 	bl	8006ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001fdc:	f7ff fc12 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe0:	2360      	movs	r3, #96	@ 0x60
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fec:	2300      	movs	r3, #0
 8001fee:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ffc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002000:	2200      	movs	r2, #0
 8002002:	4619      	mov	r1, r3
 8002004:	4825      	ldr	r0, [pc, #148]	@ (800209c <MX_TIM8_Init+0x180>)
 8002006:	f004 fa8b 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002010:	f7ff fbf8 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002018:	2204      	movs	r2, #4
 800201a:	4619      	mov	r1, r3
 800201c:	481f      	ldr	r0, [pc, #124]	@ (800209c <MX_TIM8_Init+0x180>)
 800201e:	f004 fa7f 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002028:	f7ff fbec 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800202c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002030:	2208      	movs	r2, #8
 8002032:	4619      	mov	r1, r3
 8002034:	4819      	ldr	r0, [pc, #100]	@ (800209c <MX_TIM8_Init+0x180>)
 8002036:	f004 fa73 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8002040:	f7ff fbe0 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002044:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002048:	220c      	movs	r2, #12
 800204a:	4619      	mov	r1, r3
 800204c:	4813      	ldr	r0, [pc, #76]	@ (800209c <MX_TIM8_Init+0x180>)
 800204e:	f004 fa67 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8002058:	f7ff fbd4 	bl	8001804 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002070:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002074:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800207a:	1d3b      	adds	r3, r7, #4
 800207c:	4619      	mov	r1, r3
 800207e:	4807      	ldr	r0, [pc, #28]	@ (800209c <MX_TIM8_Init+0x180>)
 8002080:	f004 ff8c 	bl	8006f9c <HAL_TIMEx_ConfigBreakDeadTime>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 800208a:	f7ff fbbb 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800208e:	4803      	ldr	r0, [pc, #12]	@ (800209c <MX_TIM8_Init+0x180>)
 8002090:	f000 fa4a 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8002094:	bf00      	nop
 8002096:	3758      	adds	r7, #88	@ 0x58
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000438 	.word	0x20000438
 80020a0:	40010400 	.word	0x40010400

080020a4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020aa:	f107 0320 	add.w	r3, r7, #32
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	611a      	str	r2, [r3, #16]
 80020c6:	615a      	str	r2, [r3, #20]
 80020c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80020ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020cc:	4a2b      	ldr	r2, [pc, #172]	@ (800217c <MX_TIM9_Init+0xd8>)
 80020ce:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 336 - 1;
 80020d0:	4b29      	ldr	r3, [pc, #164]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020d2:	f240 124f 	movw	r2, #335	@ 0x14f
 80020d6:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10000 - 1;
 80020de:	4b26      	ldr	r3, [pc, #152]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020e0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80020e4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e6:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ec:	4b22      	ldr	r3, [pc, #136]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80020f2:	4821      	ldr	r0, [pc, #132]	@ (8002178 <MX_TIM9_Init+0xd4>)
 80020f4:	f003 fdf6 	bl	8005ce4 <HAL_TIM_Base_Init>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 80020fe:	f7ff fb81 	bl	8001804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002102:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002106:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002108:	f107 0320 	add.w	r3, r7, #32
 800210c:	4619      	mov	r1, r3
 800210e:	481a      	ldr	r0, [pc, #104]	@ (8002178 <MX_TIM9_Init+0xd4>)
 8002110:	f004 fac8 	bl	80066a4 <HAL_TIM_ConfigClockSource>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 800211a:	f7ff fb73 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800211e:	4816      	ldr	r0, [pc, #88]	@ (8002178 <MX_TIM9_Init+0xd4>)
 8002120:	f003 fea0 	bl	8005e64 <HAL_TIM_PWM_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 800212a:	f7ff fb6b 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800212e:	2360      	movs	r3, #96	@ 0x60
 8002130:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800213e:	1d3b      	adds	r3, r7, #4
 8002140:	2200      	movs	r2, #0
 8002142:	4619      	mov	r1, r3
 8002144:	480c      	ldr	r0, [pc, #48]	@ (8002178 <MX_TIM9_Init+0xd4>)
 8002146:	f004 f9eb 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8002150:	f7ff fb58 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	2204      	movs	r2, #4
 8002158:	4619      	mov	r1, r3
 800215a:	4807      	ldr	r0, [pc, #28]	@ (8002178 <MX_TIM9_Init+0xd4>)
 800215c:	f004 f9e0 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM9_Init+0xc6>
  {
    Error_Handler();
 8002166:	f7ff fb4d 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800216a:	4803      	ldr	r0, [pc, #12]	@ (8002178 <MX_TIM9_Init+0xd4>)
 800216c:	f000 f9dc 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8002170:	bf00      	nop
 8002172:	3730      	adds	r7, #48	@ 0x30
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000480 	.word	0x20000480
 800217c:	40014000 	.word	0x40014000

08002180 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08c      	sub	sp, #48	@ 0x30
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0320 	add.w	r3, r7, #32
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	60da      	str	r2, [r3, #12]
 80021a0:	611a      	str	r2, [r3, #16]
 80021a2:	615a      	str	r2, [r3, #20]
 80021a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80021a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002258 <MX_TIM12_Init+0xd8>)
 80021aa:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 168 - 1;
 80021ac:	4b29      	ldr	r3, [pc, #164]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021ae:	22a7      	movs	r2, #167	@ 0xa7
 80021b0:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b2:	4b28      	ldr	r3, [pc, #160]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000 - 1;
 80021b8:	4b26      	ldr	r3, [pc, #152]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021ba:	f242 720f 	movw	r2, #9999	@ 0x270f
 80021be:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c0:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c6:	4b23      	ldr	r3, [pc, #140]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80021cc:	4821      	ldr	r0, [pc, #132]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021ce:	f003 fd89 	bl	8005ce4 <HAL_TIM_Base_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80021d8:	f7ff fb14 	bl	8001804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80021e2:	f107 0320 	add.w	r3, r7, #32
 80021e6:	4619      	mov	r1, r3
 80021e8:	481a      	ldr	r0, [pc, #104]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021ea:	f004 fa5b 	bl	80066a4 <HAL_TIM_ConfigClockSource>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80021f4:	f7ff fb06 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80021f8:	4816      	ldr	r0, [pc, #88]	@ (8002254 <MX_TIM12_Init+0xd4>)
 80021fa:	f003 fe33 	bl	8005e64 <HAL_TIM_PWM_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8002204:	f7ff fafe 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002208:	2360      	movs	r3, #96	@ 0x60
 800220a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	2200      	movs	r2, #0
 800221c:	4619      	mov	r1, r3
 800221e:	480d      	ldr	r0, [pc, #52]	@ (8002254 <MX_TIM12_Init+0xd4>)
 8002220:	f004 f97e 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800222a:	f7ff faeb 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	2204      	movs	r2, #4
 8002232:	4619      	mov	r1, r3
 8002234:	4807      	ldr	r0, [pc, #28]	@ (8002254 <MX_TIM12_Init+0xd4>)
 8002236:	f004 f973 	bl	8006520 <HAL_TIM_PWM_ConfigChannel>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8002240:	f7ff fae0 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002244:	4803      	ldr	r0, [pc, #12]	@ (8002254 <MX_TIM12_Init+0xd4>)
 8002246:	f000 f96f 	bl	8002528 <HAL_TIM_MspPostInit>

}
 800224a:	bf00      	nop
 800224c:	3730      	adds	r7, #48	@ 0x30
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200004c8 	.word	0x200004c8
 8002258:	40001800 	.word	0x40001800

0800225c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a36      	ldr	r2, [pc, #216]	@ (8002344 <HAL_TIM_Base_MspInit+0xe8>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d10e      	bne.n	800228c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	4b35      	ldr	r3, [pc, #212]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	4a34      	ldr	r2, [pc, #208]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6453      	str	r3, [r2, #68]	@ 0x44
 800227e:	4b32      	ldr	r3, [pc, #200]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
 8002288:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800228a:	e056      	b.n	800233a <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM4)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a2e      	ldr	r2, [pc, #184]	@ (800234c <HAL_TIM_Base_MspInit+0xf0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d116      	bne.n	80022c4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	4b2b      	ldr	r3, [pc, #172]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	4a2a      	ldr	r2, [pc, #168]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a6:	4b28      	ldr	r3, [pc, #160]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2100      	movs	r1, #0
 80022b6:	201e      	movs	r0, #30
 80022b8:	f001 fb87 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022bc:	201e      	movs	r0, #30
 80022be:	f001 fba0 	bl	8003a02 <HAL_NVIC_EnableIRQ>
}
 80022c2:	e03a      	b.n	800233a <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM8)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a21      	ldr	r2, [pc, #132]	@ (8002350 <HAL_TIM_Base_MspInit+0xf4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d10e      	bne.n	80022ec <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022de:	4b1a      	ldr	r3, [pc, #104]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697b      	ldr	r3, [r7, #20]
}
 80022ea:	e026      	b.n	800233a <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM9)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a18      	ldr	r2, [pc, #96]	@ (8002354 <HAL_TIM_Base_MspInit+0xf8>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10e      	bne.n	8002314 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	4a12      	ldr	r2, [pc, #72]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002304:	6453      	str	r3, [r2, #68]	@ 0x44
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]
}
 8002312:	e012      	b.n	800233a <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM12)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0f      	ldr	r2, [pc, #60]	@ (8002358 <HAL_TIM_Base_MspInit+0xfc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d10d      	bne.n	800233a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a08      	ldr	r2, [pc, #32]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_TIM_Base_MspInit+0xec>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
}
 800233a:	bf00      	nop
 800233c:	3720      	adds	r7, #32
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40010000 	.word	0x40010000
 8002348:	40023800 	.word	0x40023800
 800234c:	40000800 	.word	0x40000800
 8002350:	40010400 	.word	0x40010400
 8002354:	40014000 	.word	0x40014000
 8002358:	40001800 	.word	0x40001800

0800235c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08e      	sub	sp, #56	@ 0x38
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800237c:	d152      	bne.n	8002424 <HAL_TIM_Encoder_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
 8002382:	4b64      	ldr	r3, [pc, #400]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	4a63      	ldr	r2, [pc, #396]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6413      	str	r3, [r2, #64]	@ 0x40
 800238e:	4b61      	ldr	r3, [pc, #388]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
 800239e:	4b5d      	ldr	r3, [pc, #372]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	4a5c      	ldr	r2, [pc, #368]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	4b56      	ldr	r3, [pc, #344]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	4a55      	ldr	r2, [pc, #340]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023c0:	f043 0302 	orr.w	r3, r3, #2
 80023c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c6:	4b53      	ldr	r3, [pc, #332]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023d2:	2320      	movs	r3, #32
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023da:	2301      	movs	r3, #1
 80023dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023e2:	2301      	movs	r3, #1
 80023e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023ea:	4619      	mov	r1, r3
 80023ec:	484a      	ldr	r0, [pc, #296]	@ (8002518 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80023ee:	f001 ff25 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023f2:	2308      	movs	r3, #8
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fe:	2300      	movs	r3, #0
 8002400:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002402:	2301      	movs	r3, #1
 8002404:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800240a:	4619      	mov	r1, r3
 800240c:	4843      	ldr	r0, [pc, #268]	@ (800251c <HAL_TIM_Encoder_MspInit+0x1c0>)
 800240e:	f001 ff15 	bl	800423c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	201c      	movs	r0, #28
 8002418:	f001 fad7 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800241c:	201c      	movs	r0, #28
 800241e:	f001 faf0 	bl	8003a02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002422:	e072      	b.n	800250a <HAL_TIM_Encoder_MspInit+0x1ae>
  else if(tim_encoderHandle->Instance==TIM3)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a3d      	ldr	r2, [pc, #244]	@ (8002520 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d134      	bne.n	8002498 <HAL_TIM_Encoder_MspInit+0x13c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	4b38      	ldr	r3, [pc, #224]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	4a37      	ldr	r2, [pc, #220]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6413      	str	r3, [r2, #64]	@ 0x40
 800243e:	4b35      	ldr	r3, [pc, #212]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	4b31      	ldr	r3, [pc, #196]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	4a30      	ldr	r2, [pc, #192]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002454:	f043 0302 	orr.w	r3, r3, #2
 8002458:	6313      	str	r3, [r2, #48]	@ 0x30
 800245a:	4b2e      	ldr	r3, [pc, #184]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	613b      	str	r3, [r7, #16]
 8002464:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002466:	2330      	movs	r3, #48	@ 0x30
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246a:	2302      	movs	r3, #2
 800246c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002476:	2302      	movs	r3, #2
 8002478:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800247e:	4619      	mov	r1, r3
 8002480:	4826      	ldr	r0, [pc, #152]	@ (800251c <HAL_TIM_Encoder_MspInit+0x1c0>)
 8002482:	f001 fedb 	bl	800423c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	201d      	movs	r0, #29
 800248c:	f001 fa9d 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002490:	201d      	movs	r0, #29
 8002492:	f001 fab6 	bl	8003a02 <HAL_NVIC_EnableIRQ>
}
 8002496:	e038      	b.n	800250a <HAL_TIM_Encoder_MspInit+0x1ae>
  else if(tim_encoderHandle->Instance==TIM5)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a21      	ldr	r2, [pc, #132]	@ (8002524 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d133      	bne.n	800250a <HAL_TIM_Encoder_MspInit+0x1ae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024ac:	f043 0308 	orr.w	r3, r3, #8
 80024b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b2:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	4b14      	ldr	r3, [pc, #80]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	4a13      	ldr	r2, [pc, #76]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ce:	4b11      	ldr	r3, [pc, #68]	@ (8002514 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024da:	2303      	movs	r3, #3
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024e2:	2301      	movs	r3, #1
 80024e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e6:	2300      	movs	r3, #0
 80024e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80024ea:	2302      	movs	r3, #2
 80024ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024f2:	4619      	mov	r1, r3
 80024f4:	4808      	ldr	r0, [pc, #32]	@ (8002518 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80024f6:	f001 fea1 	bl	800423c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	2032      	movs	r0, #50	@ 0x32
 8002500:	f001 fa63 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002504:	2032      	movs	r0, #50	@ 0x32
 8002506:	f001 fa7c 	bl	8003a02 <HAL_NVIC_EnableIRQ>
}
 800250a:	bf00      	nop
 800250c:	3738      	adds	r7, #56	@ 0x38
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40023800 	.word	0x40023800
 8002518:	40020000 	.word	0x40020000
 800251c:	40020400 	.word	0x40020400
 8002520:	40000400 	.word	0x40000400
 8002524:	40000c00 	.word	0x40000c00

08002528 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	@ 0x30
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 031c 	add.w	r3, r7, #28
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a5c      	ldr	r2, [pc, #368]	@ (80026b8 <HAL_TIM_MspPostInit+0x190>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d11f      	bne.n	800258a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	61bb      	str	r3, [r7, #24]
 800254e:	4b5b      	ldr	r3, [pc, #364]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	4a5a      	ldr	r2, [pc, #360]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 8002554:	f043 0310 	orr.w	r3, r3, #16
 8002558:	6313      	str	r3, [r2, #48]	@ 0x30
 800255a:	4b58      	ldr	r3, [pc, #352]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	f003 0310 	and.w	r3, r3, #16
 8002562:	61bb      	str	r3, [r7, #24]
 8002564:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002566:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800256a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256c:	2302      	movs	r3, #2
 800256e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2300      	movs	r3, #0
 8002576:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002578:	2301      	movs	r3, #1
 800257a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800257c:	f107 031c 	add.w	r3, r7, #28
 8002580:	4619      	mov	r1, r3
 8002582:	484f      	ldr	r0, [pc, #316]	@ (80026c0 <HAL_TIM_MspPostInit+0x198>)
 8002584:	f001 fe5a 	bl	800423c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002588:	e091      	b.n	80026ae <HAL_TIM_MspPostInit+0x186>
  else if(timHandle->Instance==TIM4)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a4d      	ldr	r2, [pc, #308]	@ (80026c4 <HAL_TIM_MspPostInit+0x19c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d11f      	bne.n	80025d4 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	4b48      	ldr	r3, [pc, #288]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800259a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259c:	4a47      	ldr	r2, [pc, #284]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800259e:	f043 0302 	orr.w	r3, r3, #2
 80025a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a4:	4b45      	ldr	r3, [pc, #276]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 80025a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025c2:	2302      	movs	r3, #2
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c6:	f107 031c 	add.w	r3, r7, #28
 80025ca:	4619      	mov	r1, r3
 80025cc:	483e      	ldr	r0, [pc, #248]	@ (80026c8 <HAL_TIM_MspPostInit+0x1a0>)
 80025ce:	f001 fe35 	bl	800423c <HAL_GPIO_Init>
}
 80025d2:	e06c      	b.n	80026ae <HAL_TIM_MspPostInit+0x186>
  else if(timHandle->Instance==TIM8)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a3c      	ldr	r2, [pc, #240]	@ (80026cc <HAL_TIM_MspPostInit+0x1a4>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d11f      	bne.n	800261e <HAL_TIM_MspPostInit+0xf6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	4b36      	ldr	r3, [pc, #216]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a35      	ldr	r2, [pc, #212]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b33      	ldr	r3, [pc, #204]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80025fa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80025fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2300      	movs	r3, #0
 800260a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800260c:	2303      	movs	r3, #3
 800260e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002610:	f107 031c 	add.w	r3, r7, #28
 8002614:	4619      	mov	r1, r3
 8002616:	482e      	ldr	r0, [pc, #184]	@ (80026d0 <HAL_TIM_MspPostInit+0x1a8>)
 8002618:	f001 fe10 	bl	800423c <HAL_GPIO_Init>
}
 800261c:	e047      	b.n	80026ae <HAL_TIM_MspPostInit+0x186>
  else if(timHandle->Instance==TIM9)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a2c      	ldr	r2, [pc, #176]	@ (80026d4 <HAL_TIM_MspPostInit+0x1ac>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d11e      	bne.n	8002666 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	4b23      	ldr	r3, [pc, #140]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	4a22      	ldr	r2, [pc, #136]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 8002632:	f043 0310 	orr.w	r3, r3, #16
 8002636:	6313      	str	r3, [r2, #48]	@ 0x30
 8002638:	4b20      	ldr	r3, [pc, #128]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	f003 0310 	and.w	r3, r3, #16
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002644:	2360      	movs	r3, #96	@ 0x60
 8002646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002654:	2303      	movs	r3, #3
 8002656:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002658:	f107 031c 	add.w	r3, r7, #28
 800265c:	4619      	mov	r1, r3
 800265e:	4818      	ldr	r0, [pc, #96]	@ (80026c0 <HAL_TIM_MspPostInit+0x198>)
 8002660:	f001 fdec 	bl	800423c <HAL_GPIO_Init>
}
 8002664:	e023      	b.n	80026ae <HAL_TIM_MspPostInit+0x186>
  else if(timHandle->Instance==TIM12)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a1b      	ldr	r2, [pc, #108]	@ (80026d8 <HAL_TIM_MspPostInit+0x1b0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d11e      	bne.n	80026ae <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 8002676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002678:	4a10      	ldr	r2, [pc, #64]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 800267a:	f043 0302 	orr.w	r3, r3, #2
 800267e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002680:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <HAL_TIM_MspPostInit+0x194>)
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	f003 0302 	and.w	r3, r3, #2
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800268c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002692:	2302      	movs	r3, #2
 8002694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269a:	2300      	movs	r3, #0
 800269c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800269e:	2309      	movs	r3, #9
 80026a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a2:	f107 031c 	add.w	r3, r7, #28
 80026a6:	4619      	mov	r1, r3
 80026a8:	4807      	ldr	r0, [pc, #28]	@ (80026c8 <HAL_TIM_MspPostInit+0x1a0>)
 80026aa:	f001 fdc7 	bl	800423c <HAL_GPIO_Init>
}
 80026ae:	bf00      	nop
 80026b0:	3730      	adds	r7, #48	@ 0x30
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40000800 	.word	0x40000800
 80026c8:	40020400 	.word	0x40020400
 80026cc:	40010400 	.word	0x40010400
 80026d0:	40020800 	.word	0x40020800
 80026d4:	40014000 	.word	0x40014000
 80026d8:	40001800 	.word	0x40001800

080026dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026e0:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 80026e2:	4a12      	ldr	r2, [pc, #72]	@ (800272c <MX_USART1_UART_Init+0x50>)
 80026e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80026e6:	4b10      	ldr	r3, [pc, #64]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 80026e8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80026ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002700:	4b09      	ldr	r3, [pc, #36]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 8002702:	220c      	movs	r2, #12
 8002704:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002706:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002712:	4805      	ldr	r0, [pc, #20]	@ (8002728 <MX_USART1_UART_Init+0x4c>)
 8002714:	f004 fca8 	bl	8007068 <HAL_UART_Init>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800271e:	f7ff f871 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000510 	.word	0x20000510
 800272c:	40011000 	.word	0x40011000

08002730 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002734:	4b11      	ldr	r3, [pc, #68]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002736:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <MX_USART2_UART_Init+0x50>)
 8002738:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800273a:	4b10      	ldr	r3, [pc, #64]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800273c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002740:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002742:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002748:	4b0c      	ldr	r3, [pc, #48]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800274e:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002754:	4b09      	ldr	r3, [pc, #36]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002756:	220c      	movs	r2, #12
 8002758:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275a:	4b08      	ldr	r3, [pc, #32]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002760:	4b06      	ldr	r3, [pc, #24]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002766:	4805      	ldr	r0, [pc, #20]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002768:	f004 fc7e 	bl	8007068 <HAL_UART_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002772:	f7ff f847 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000554 	.word	0x20000554
 8002780:	40004400 	.word	0x40004400

08002784 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002788:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 800278a:	4a12      	ldr	r2, [pc, #72]	@ (80027d4 <MX_USART3_UART_Init+0x50>)
 800278c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800278e:	4b10      	ldr	r3, [pc, #64]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 8002790:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002794:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002796:	4b0e      	ldr	r3, [pc, #56]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800279c:	4b0c      	ldr	r3, [pc, #48]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027a2:	4b0b      	ldr	r3, [pc, #44]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027a8:	4b09      	ldr	r3, [pc, #36]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 80027aa:	220c      	movs	r2, #12
 80027ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ae:	4b08      	ldr	r3, [pc, #32]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b4:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027ba:	4805      	ldr	r0, [pc, #20]	@ (80027d0 <MX_USART3_UART_Init+0x4c>)
 80027bc:	f004 fc54 	bl	8007068 <HAL_UART_Init>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80027c6:	f7ff f81d 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000598 	.word	0x20000598
 80027d4:	40004800 	.word	0x40004800

080027d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08e      	sub	sp, #56	@ 0x38
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a50      	ldr	r2, [pc, #320]	@ (8002938 <HAL_UART_MspInit+0x160>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d135      	bne.n	8002866 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	623b      	str	r3, [r7, #32]
 80027fe:	4b4f      	ldr	r3, [pc, #316]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	4a4e      	ldr	r2, [pc, #312]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002804:	f043 0310 	orr.w	r3, r3, #16
 8002808:	6453      	str	r3, [r2, #68]	@ 0x44
 800280a:	4b4c      	ldr	r3, [pc, #304]	@ (800293c <HAL_UART_MspInit+0x164>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	623b      	str	r3, [r7, #32]
 8002814:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	4b48      	ldr	r3, [pc, #288]	@ (800293c <HAL_UART_MspInit+0x164>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	4a47      	ldr	r2, [pc, #284]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002820:	f043 0301 	orr.w	r3, r3, #1
 8002824:	6313      	str	r3, [r2, #48]	@ 0x30
 8002826:	4b45      	ldr	r3, [pc, #276]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	61fb      	str	r3, [r7, #28]
 8002830:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002832:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002836:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002838:	2302      	movs	r3, #2
 800283a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002840:	2303      	movs	r3, #3
 8002842:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002844:	2307      	movs	r3, #7
 8002846:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800284c:	4619      	mov	r1, r3
 800284e:	483c      	ldr	r0, [pc, #240]	@ (8002940 <HAL_UART_MspInit+0x168>)
 8002850:	f001 fcf4 	bl	800423c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002854:	2200      	movs	r2, #0
 8002856:	2100      	movs	r1, #0
 8002858:	2025      	movs	r0, #37	@ 0x25
 800285a:	f001 f8b6 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800285e:	2025      	movs	r0, #37	@ 0x25
 8002860:	f001 f8cf 	bl	8003a02 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002864:	e063      	b.n	800292e <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a36      	ldr	r2, [pc, #216]	@ (8002944 <HAL_UART_MspInit+0x16c>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d12c      	bne.n	80028ca <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002870:	2300      	movs	r3, #0
 8002872:	61bb      	str	r3, [r7, #24]
 8002874:	4b31      	ldr	r3, [pc, #196]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002878:	4a30      	ldr	r2, [pc, #192]	@ (800293c <HAL_UART_MspInit+0x164>)
 800287a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800287e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002880:	4b2e      	ldr	r3, [pc, #184]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	4b2a      	ldr	r3, [pc, #168]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002894:	4a29      	ldr	r2, [pc, #164]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002896:	f043 0308 	orr.w	r3, r3, #8
 800289a:	6313      	str	r3, [r2, #48]	@ 0x30
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <HAL_UART_MspInit+0x164>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a0:	f003 0308 	and.w	r3, r3, #8
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80028a8:	2360      	movs	r3, #96	@ 0x60
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b4:	2303      	movs	r3, #3
 80028b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028b8:	2307      	movs	r3, #7
 80028ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028c0:	4619      	mov	r1, r3
 80028c2:	4821      	ldr	r0, [pc, #132]	@ (8002948 <HAL_UART_MspInit+0x170>)
 80028c4:	f001 fcba 	bl	800423c <HAL_GPIO_Init>
}
 80028c8:	e031      	b.n	800292e <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART3)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1f      	ldr	r2, [pc, #124]	@ (800294c <HAL_UART_MspInit+0x174>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d12c      	bne.n	800292e <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	4b18      	ldr	r3, [pc, #96]	@ (800293c <HAL_UART_MspInit+0x164>)
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	4a17      	ldr	r2, [pc, #92]	@ (800293c <HAL_UART_MspInit+0x164>)
 80028de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80028e4:	4b15      	ldr	r3, [pc, #84]	@ (800293c <HAL_UART_MspInit+0x164>)
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	4b11      	ldr	r3, [pc, #68]	@ (800293c <HAL_UART_MspInit+0x164>)
 80028f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f8:	4a10      	ldr	r2, [pc, #64]	@ (800293c <HAL_UART_MspInit+0x164>)
 80028fa:	f043 0308 	orr.w	r3, r3, #8
 80028fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002900:	4b0e      	ldr	r3, [pc, #56]	@ (800293c <HAL_UART_MspInit+0x164>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800290c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291a:	2303      	movs	r3, #3
 800291c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800291e:	2307      	movs	r3, #7
 8002920:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002926:	4619      	mov	r1, r3
 8002928:	4807      	ldr	r0, [pc, #28]	@ (8002948 <HAL_UART_MspInit+0x170>)
 800292a:	f001 fc87 	bl	800423c <HAL_GPIO_Init>
}
 800292e:	bf00      	nop
 8002930:	3738      	adds	r7, #56	@ 0x38
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40011000 	.word	0x40011000
 800293c:	40023800 	.word	0x40023800
 8002940:	40020000 	.word	0x40020000
 8002944:	40004400 	.word	0x40004400
 8002948:	40020c00 	.word	0x40020c00
 800294c:	40004800 	.word	0x40004800

08002950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002950:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002988 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002954:	480d      	ldr	r0, [pc, #52]	@ (800298c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002956:	490e      	ldr	r1, [pc, #56]	@ (8002990 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002958:	4a0e      	ldr	r2, [pc, #56]	@ (8002994 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800295a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800295c:	e002      	b.n	8002964 <LoopCopyDataInit>

0800295e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800295e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002962:	3304      	adds	r3, #4

08002964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002968:	d3f9      	bcc.n	800295e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800296a:	4a0b      	ldr	r2, [pc, #44]	@ (8002998 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800296c:	4c0b      	ldr	r4, [pc, #44]	@ (800299c <LoopFillZerobss+0x26>)
  movs r3, #0
 800296e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002970:	e001      	b.n	8002976 <LoopFillZerobss>

08002972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002974:	3204      	adds	r2, #4

08002976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002978:	d3fb      	bcc.n	8002972 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800297a:	f7ff f885 	bl	8001a88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800297e:	f007 fa79 	bl	8009e74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002982:	f7fe fe9b 	bl	80016bc <main>
  bx  lr    
 8002986:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002988:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800298c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002990:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8002994:	0800c728 	.word	0x0800c728
  ldr r2, =_sbss
 8002998:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800299c:	200009cc 	.word	0x200009cc

080029a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a0:	e7fe      	b.n	80029a0 <ADC_IRQHandler>
	...

080029a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029a8:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <HAL_Init+0x40>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	@ (80029e4 <HAL_Init+0x40>)
 80029ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_Init+0x40>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_Init+0x40>)
 80029ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <HAL_Init+0x40>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a07      	ldr	r2, [pc, #28]	@ (80029e4 <HAL_Init+0x40>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029cc:	2003      	movs	r0, #3
 80029ce:	f000 fff1 	bl	80039b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029d2:	200f      	movs	r0, #15
 80029d4:	f000 f808 	bl	80029e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d8:	f7fe ffb8 	bl	800194c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40023c00 	.word	0x40023c00

080029e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029f0:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_InitTick+0x54>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_InitTick+0x58>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4619      	mov	r1, r3
 80029fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	f001 f809 	bl	8003a1e <HAL_SYSTICK_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e00e      	b.n	8002a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b0f      	cmp	r3, #15
 8002a1a:	d80a      	bhi.n	8002a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	f000 ffd1 	bl	80039ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a28:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <HAL_InitTick+0x5c>)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e000      	b.n	8002a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	20000008 	.word	0x20000008
 8002a44:	20000004 	.word	0x20000004

08002a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_IncTick+0x20>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	461a      	mov	r2, r3
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4413      	add	r3, r2
 8002a58:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a5a:	6013      	str	r3, [r2, #0]
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000008 	.word	0x20000008
 8002a6c:	200005dc 	.word	0x200005dc

08002a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return uwTick;
 8002a74:	4b03      	ldr	r3, [pc, #12]	@ (8002a84 <HAL_GetTick+0x14>)
 8002a76:	681b      	ldr	r3, [r3, #0]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	200005dc 	.word	0x200005dc

08002a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a90:	f7ff ffee 	bl	8002a70 <HAL_GetTick>
 8002a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa0:	d005      	beq.n	8002aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <HAL_Delay+0x44>)
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002aae:	bf00      	nop
 8002ab0:	f7ff ffde 	bl	8002a70 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d8f7      	bhi.n	8002ab0 <HAL_Delay+0x28>
  {
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000008 	.word	0x20000008

08002ad0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e033      	b.n	8002b4e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7fe fa1e 	bl	8000f30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f003 0310 	and.w	r3, r3, #16
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d118      	bne.n	8002b40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b16:	f023 0302 	bic.w	r3, r3, #2
 8002b1a:	f043 0202 	orr.w	r2, r3, #2
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fbfc 	bl	8003320 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	f023 0303 	bic.w	r3, r3, #3
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b3e:	e001      	b.n	8002b44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_ADC_Start+0x1a>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e0b2      	b.n	8002cd8 <HAL_ADC_Start+0x180>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d018      	beq.n	8002bba <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b98:	4b52      	ldr	r3, [pc, #328]	@ (8002ce4 <HAL_ADC_Start+0x18c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a52      	ldr	r2, [pc, #328]	@ (8002ce8 <HAL_ADC_Start+0x190>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	0c9a      	lsrs	r2, r3, #18
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4413      	add	r3, r2
 8002baa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bac:	e002      	b.n	8002bb4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f9      	bne.n	8002bae <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d17a      	bne.n	8002cbe <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d007      	beq.n	8002bfa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bf2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c06:	d106      	bne.n	8002c16 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0c:	f023 0206 	bic.w	r2, r3, #6
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c14:	e002      	b.n	8002c1c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c24:	4b31      	ldr	r3, [pc, #196]	@ (8002cec <HAL_ADC_Start+0x194>)
 8002c26:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002c30:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 031f 	and.w	r3, r3, #31
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d12a      	bne.n	8002c94 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2b      	ldr	r2, [pc, #172]	@ (8002cf0 <HAL_ADC_Start+0x198>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d015      	beq.n	8002c74 <HAL_ADC_Start+0x11c>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a29      	ldr	r2, [pc, #164]	@ (8002cf4 <HAL_ADC_Start+0x19c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d105      	bne.n	8002c5e <HAL_ADC_Start+0x106>
 8002c52:	4b26      	ldr	r3, [pc, #152]	@ (8002cec <HAL_ADC_Start+0x194>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00a      	beq.n	8002c74 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a25      	ldr	r2, [pc, #148]	@ (8002cf8 <HAL_ADC_Start+0x1a0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d136      	bne.n	8002cd6 <HAL_ADC_Start+0x17e>
 8002c68:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <HAL_ADC_Start+0x194>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0310 	and.w	r3, r3, #16
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d130      	bne.n	8002cd6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d129      	bne.n	8002cd6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	e020      	b.n	8002cd6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a15      	ldr	r2, [pc, #84]	@ (8002cf0 <HAL_ADC_Start+0x198>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d11b      	bne.n	8002cd6 <HAL_ADC_Start+0x17e>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d114      	bne.n	8002cd6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	e00b      	b.n	8002cd6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	20000000 	.word	0x20000000
 8002ce8:	431bde83 	.word	0x431bde83
 8002cec:	40012300 	.word	0x40012300
 8002cf0:	40012000 	.word	0x40012000
 8002cf4:	40012100 	.word	0x40012100
 8002cf8:	40012200 	.word	0x40012200

08002cfc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_ADC_Stop+0x16>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e021      	b.n	8002d56 <HAL_ADC_Stop+0x5a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 0201 	bic.w	r2, r2, #1
 8002d28:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d40:	f023 0301 	bic.w	r3, r3, #1
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
 8002d6a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d7e:	d113      	bne.n	8002da8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d8e:	d10b      	bne.n	8002da8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d94:	f043 0220 	orr.w	r2, r3, #32
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e063      	b.n	8002e70 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002da8:	f7ff fe62 	bl	8002a70 <HAL_GetTick>
 8002dac:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002dae:	e021      	b.n	8002df4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db6:	d01d      	beq.n	8002df4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d007      	beq.n	8002dce <HAL_ADC_PollForConversion+0x6c>
 8002dbe:	f7ff fe57 	bl	8002a70 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d212      	bcs.n	8002df4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d00b      	beq.n	8002df4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f043 0204 	orr.w	r2, r3, #4
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e03d      	b.n	8002e70 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d1d6      	bne.n	8002db0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f06f 0212 	mvn.w	r2, #18
 8002e0a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d123      	bne.n	8002e6e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d11f      	bne.n	8002e6e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e34:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d006      	beq.n	8002e4a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d111      	bne.n	8002e6e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	f043 0201 	orr.w	r2, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d101      	bne.n	8002e96 <HAL_ADC_Start_DMA+0x1e>
 8002e92:	2302      	movs	r3, #2
 8002e94:	e0e9      	b.n	800306a <HAL_ADC_Start_DMA+0x1f2>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d018      	beq.n	8002ede <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ebc:	4b6d      	ldr	r3, [pc, #436]	@ (8003074 <HAL_ADC_Start_DMA+0x1fc>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a6d      	ldr	r2, [pc, #436]	@ (8003078 <HAL_ADC_Start_DMA+0x200>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0c9a      	lsrs	r2, r3, #18
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ed0:	e002      	b.n	8002ed8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f9      	bne.n	8002ed2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eec:	d107      	bne.n	8002efe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002efc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	f040 80a1 	bne.w	8003050 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002f16:	f023 0301 	bic.w	r3, r3, #1
 8002f1a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f34:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f38:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f4c:	d106      	bne.n	8002f5c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f52:	f023 0206 	bic.w	r2, r3, #6
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44
 8002f5a:	e002      	b.n	8002f62 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f6a:	4b44      	ldr	r3, [pc, #272]	@ (800307c <HAL_ADC_Start_DMA+0x204>)
 8002f6c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f72:	4a43      	ldr	r2, [pc, #268]	@ (8003080 <HAL_ADC_Start_DMA+0x208>)
 8002f74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7a:	4a42      	ldr	r2, [pc, #264]	@ (8003084 <HAL_ADC_Start_DMA+0x20c>)
 8002f7c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f82:	4a41      	ldr	r2, [pc, #260]	@ (8003088 <HAL_ADC_Start_DMA+0x210>)
 8002f84:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002f8e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002f9e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	334c      	adds	r3, #76	@ 0x4c
 8002fba:	4619      	mov	r1, r3
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f000 fde8 	bl	8003b94 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d12a      	bne.n	8003026 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a2d      	ldr	r2, [pc, #180]	@ (800308c <HAL_ADC_Start_DMA+0x214>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d015      	beq.n	8003006 <HAL_ADC_Start_DMA+0x18e>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a2c      	ldr	r2, [pc, #176]	@ (8003090 <HAL_ADC_Start_DMA+0x218>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d105      	bne.n	8002ff0 <HAL_ADC_Start_DMA+0x178>
 8002fe4:	4b25      	ldr	r3, [pc, #148]	@ (800307c <HAL_ADC_Start_DMA+0x204>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 031f 	and.w	r3, r3, #31
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a27      	ldr	r2, [pc, #156]	@ (8003094 <HAL_ADC_Start_DMA+0x21c>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d136      	bne.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <HAL_ADC_Start_DMA+0x204>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 0310 	and.w	r3, r3, #16
 8003002:	2b00      	cmp	r3, #0
 8003004:	d130      	bne.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d129      	bne.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	e020      	b.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a18      	ldr	r2, [pc, #96]	@ (800308c <HAL_ADC_Start_DMA+0x214>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d11b      	bne.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d114      	bne.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	e00b      	b.n	8003068 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	f043 0210 	orr.w	r2, r3, #16
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003060:	f043 0201 	orr.w	r2, r3, #1
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20000000 	.word	0x20000000
 8003078:	431bde83 	.word	0x431bde83
 800307c:	40012300 	.word	0x40012300
 8003080:	08003519 	.word	0x08003519
 8003084:	080035d3 	.word	0x080035d3
 8003088:	080035ef 	.word	0x080035ef
 800308c:	40012000 	.word	0x40012000
 8003090:	40012100 	.word	0x40012100
 8003094:	40012200 	.word	0x40012200

08003098 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x1c>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e105      	b.n	8003304 <HAL_ADC_ConfigChannel+0x228>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b09      	cmp	r3, #9
 8003106:	d925      	bls.n	8003154 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68d9      	ldr	r1, [r3, #12]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	b29b      	uxth	r3, r3
 8003114:	461a      	mov	r2, r3
 8003116:	4613      	mov	r3, r2
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4413      	add	r3, r2
 800311c:	3b1e      	subs	r3, #30
 800311e:	2207      	movs	r2, #7
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	43da      	mvns	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	400a      	ands	r2, r1
 800312c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68d9      	ldr	r1, [r3, #12]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	b29b      	uxth	r3, r3
 800313e:	4618      	mov	r0, r3
 8003140:	4603      	mov	r3, r0
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	4403      	add	r3, r0
 8003146:	3b1e      	subs	r3, #30
 8003148:	409a      	lsls	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	e022      	b.n	800319a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6919      	ldr	r1, [r3, #16]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	b29b      	uxth	r3, r3
 8003160:	461a      	mov	r2, r3
 8003162:	4613      	mov	r3, r2
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	4413      	add	r3, r2
 8003168:	2207      	movs	r2, #7
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43da      	mvns	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	400a      	ands	r2, r1
 8003176:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6919      	ldr	r1, [r3, #16]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	b29b      	uxth	r3, r3
 8003188:	4618      	mov	r0, r3
 800318a:	4603      	mov	r3, r0
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4403      	add	r3, r0
 8003190:	409a      	lsls	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b06      	cmp	r3, #6
 80031a0:	d824      	bhi.n	80031ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	3b05      	subs	r3, #5
 80031b4:	221f      	movs	r2, #31
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43da      	mvns	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	400a      	ands	r2, r1
 80031c2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	4618      	mov	r0, r3
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	3b05      	subs	r3, #5
 80031de:	fa00 f203 	lsl.w	r2, r0, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80031ea:	e04c      	b.n	8003286 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b0c      	cmp	r3, #12
 80031f2:	d824      	bhi.n	800323e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4413      	add	r3, r2
 8003204:	3b23      	subs	r3, #35	@ 0x23
 8003206:	221f      	movs	r2, #31
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43da      	mvns	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	400a      	ands	r2, r1
 8003214:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	b29b      	uxth	r3, r3
 8003222:	4618      	mov	r0, r3
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	3b23      	subs	r3, #35	@ 0x23
 8003230:	fa00 f203 	lsl.w	r2, r0, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	430a      	orrs	r2, r1
 800323a:	631a      	str	r2, [r3, #48]	@ 0x30
 800323c:	e023      	b.n	8003286 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	3b41      	subs	r3, #65	@ 0x41
 8003250:	221f      	movs	r2, #31
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43da      	mvns	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	400a      	ands	r2, r1
 800325e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	b29b      	uxth	r3, r3
 800326c:	4618      	mov	r0, r3
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	3b41      	subs	r3, #65	@ 0x41
 800327a:	fa00 f203 	lsl.w	r2, r0, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003286:	4b22      	ldr	r3, [pc, #136]	@ (8003310 <HAL_ADC_ConfigChannel+0x234>)
 8003288:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a21      	ldr	r2, [pc, #132]	@ (8003314 <HAL_ADC_ConfigChannel+0x238>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d109      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x1cc>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b12      	cmp	r3, #18
 800329a:	d105      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a19      	ldr	r2, [pc, #100]	@ (8003314 <HAL_ADC_ConfigChannel+0x238>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d123      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x21e>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d003      	beq.n	80032c2 <HAL_ADC_ConfigChannel+0x1e6>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b11      	cmp	r3, #17
 80032c0:	d11b      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2b10      	cmp	r3, #16
 80032d4:	d111      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032d6:	4b10      	ldr	r3, [pc, #64]	@ (8003318 <HAL_ADC_ConfigChannel+0x23c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a10      	ldr	r2, [pc, #64]	@ (800331c <HAL_ADC_ConfigChannel+0x240>)
 80032dc:	fba2 2303 	umull	r2, r3, r2, r3
 80032e0:	0c9a      	lsrs	r2, r3, #18
 80032e2:	4613      	mov	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4413      	add	r3, r2
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032ec:	e002      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3b01      	subs	r3, #1
 80032f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f9      	bne.n	80032ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	40012300 	.word	0x40012300
 8003314:	40012000 	.word	0x40012000
 8003318:	20000000 	.word	0x20000000
 800331c:	431bde83 	.word	0x431bde83

08003320 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003328:	4b79      	ldr	r3, [pc, #484]	@ (8003510 <ADC_Init+0x1f0>)
 800332a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	431a      	orrs	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003354:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6859      	ldr	r1, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	021a      	lsls	r2, r3, #8
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003378:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6859      	ldr	r1, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800339a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6899      	ldr	r1, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b2:	4a58      	ldr	r2, [pc, #352]	@ (8003514 <ADC_Init+0x1f4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d022      	beq.n	80033fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6899      	ldr	r1, [r3, #8]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6899      	ldr	r1, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	609a      	str	r2, [r3, #8]
 80033fc:	e00f      	b.n	800341e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800340c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800341c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0202 	bic.w	r2, r2, #2
 800342c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6899      	ldr	r1, [r3, #8]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	7e1b      	ldrb	r3, [r3, #24]
 8003438:	005a      	lsls	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d01b      	beq.n	8003484 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800345a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800346a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6859      	ldr	r1, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003476:	3b01      	subs	r3, #1
 8003478:	035a      	lsls	r2, r3, #13
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	e007      	b.n	8003494 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003492:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80034a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	051a      	lsls	r2, r3, #20
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6899      	ldr	r1, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034d6:	025a      	lsls	r2, r3, #9
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6899      	ldr	r1, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	029a      	lsls	r2, r3, #10
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	609a      	str	r2, [r3, #8]
}
 8003504:	bf00      	nop
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40012300 	.word	0x40012300
 8003514:	0f000001 	.word	0x0f000001

08003518 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003524:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800352e:	2b00      	cmp	r3, #0
 8003530:	d13c      	bne.n	80035ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d12b      	bne.n	80035a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003550:	2b00      	cmp	r3, #0
 8003552:	d127      	bne.n	80035a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800355e:	2b00      	cmp	r3, #0
 8003560:	d006      	beq.n	8003570 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800356c:	2b00      	cmp	r3, #0
 800356e:	d119      	bne.n	80035a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0220 	bic.w	r2, r2, #32
 800357e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f006 fb23 	bl	8009bf0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80035aa:	e00e      	b.n	80035ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b0:	f003 0310 	and.w	r3, r3, #16
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f7ff fd84 	bl	80030c6 <HAL_ADC_ErrorCallback>
}
 80035be:	e004      	b.n	80035ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	4798      	blx	r3
}
 80035ca:	bf00      	nop
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b084      	sub	sp, #16
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035de:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f7ff fd66 	bl	80030b2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035e6:	bf00      	nop
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b084      	sub	sp, #16
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2240      	movs	r2, #64	@ 0x40
 8003600:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003606:	f043 0204 	orr.w	r2, r3, #4
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f7ff fd59 	bl	80030c6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003614:	bf00      	nop
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0ed      	b.n	800380a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d102      	bne.n	8003640 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd fdd4 	bl	80011e8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0201 	orr.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003650:	f7ff fa0e 	bl	8002a70 <HAL_GetTick>
 8003654:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003656:	e012      	b.n	800367e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003658:	f7ff fa0a 	bl	8002a70 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b0a      	cmp	r3, #10
 8003664:	d90b      	bls.n	800367e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2205      	movs	r2, #5
 8003676:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0c5      	b.n	800380a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0e5      	beq.n	8003658 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0202 	bic.w	r2, r2, #2
 800369a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800369c:	f7ff f9e8 	bl	8002a70 <HAL_GetTick>
 80036a0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036a2:	e012      	b.n	80036ca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036a4:	f7ff f9e4 	bl	8002a70 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b0a      	cmp	r3, #10
 80036b0:	d90b      	bls.n	80036ca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2205      	movs	r2, #5
 80036c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e09f      	b.n	800380a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e5      	bne.n	80036a4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	7e1b      	ldrb	r3, [r3, #24]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d108      	bne.n	80036f2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	e007      	b.n	8003702 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003700:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	7e5b      	ldrb	r3, [r3, #25]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d108      	bne.n	800371c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	e007      	b.n	800372c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800372a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	7e9b      	ldrb	r3, [r3, #26]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d108      	bne.n	8003746 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0220 	orr.w	r2, r2, #32
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e007      	b.n	8003756 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0220 	bic.w	r2, r2, #32
 8003754:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7edb      	ldrb	r3, [r3, #27]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d108      	bne.n	8003770 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0210 	bic.w	r2, r2, #16
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e007      	b.n	8003780 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0210 	orr.w	r2, r2, #16
 800377e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	7f1b      	ldrb	r3, [r3, #28]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d108      	bne.n	800379a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0208 	orr.w	r2, r2, #8
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	e007      	b.n	80037aa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0208 	bic.w	r2, r2, #8
 80037a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7f5b      	ldrb	r3, [r3, #29]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d108      	bne.n	80037c4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0204 	orr.w	r2, r2, #4
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e007      	b.n	80037d4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0204 	bic.w	r2, r2, #4
 80037d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	ea42 0103 	orr.w	r1, r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	1e5a      	subs	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003824:	4b0c      	ldr	r3, [pc, #48]	@ (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003830:	4013      	ands	r3, r2
 8003832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800383c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003846:	4a04      	ldr	r2, [pc, #16]	@ (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	60d3      	str	r3, [r2, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003860:	4b04      	ldr	r3, [pc, #16]	@ (8003874 <__NVIC_GetPriorityGrouping+0x18>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	0a1b      	lsrs	r3, r3, #8
 8003866:	f003 0307 	and.w	r3, r3, #7
}
 800386a:	4618      	mov	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db0b      	blt.n	80038a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 021f 	and.w	r2, r3, #31
 8003890:	4907      	ldr	r1, [pc, #28]	@ (80038b0 <__NVIC_EnableIRQ+0x38>)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2001      	movs	r0, #1
 800389a:	fa00 f202 	lsl.w	r2, r0, r2
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000e100 	.word	0xe000e100

080038b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	6039      	str	r1, [r7, #0]
 80038be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	db0a      	blt.n	80038de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	490c      	ldr	r1, [pc, #48]	@ (8003900 <__NVIC_SetPriority+0x4c>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	0112      	lsls	r2, r2, #4
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	440b      	add	r3, r1
 80038d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038dc:	e00a      	b.n	80038f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	4908      	ldr	r1, [pc, #32]	@ (8003904 <__NVIC_SetPriority+0x50>)
 80038e4:	79fb      	ldrb	r3, [r7, #7]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	3b04      	subs	r3, #4
 80038ec:	0112      	lsls	r2, r2, #4
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	440b      	add	r3, r1
 80038f2:	761a      	strb	r2, [r3, #24]
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	e000e100 	.word	0xe000e100
 8003904:	e000ed00 	.word	0xe000ed00

08003908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003908:	b480      	push	{r7}
 800390a:	b089      	sub	sp, #36	@ 0x24
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	f1c3 0307 	rsb	r3, r3, #7
 8003922:	2b04      	cmp	r3, #4
 8003924:	bf28      	it	cs
 8003926:	2304      	movcs	r3, #4
 8003928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	3304      	adds	r3, #4
 800392e:	2b06      	cmp	r3, #6
 8003930:	d902      	bls.n	8003938 <NVIC_EncodePriority+0x30>
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3b03      	subs	r3, #3
 8003936:	e000      	b.n	800393a <NVIC_EncodePriority+0x32>
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800393c:	f04f 32ff 	mov.w	r2, #4294967295
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43da      	mvns	r2, r3
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	401a      	ands	r2, r3
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003950:	f04f 31ff 	mov.w	r1, #4294967295
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	fa01 f303 	lsl.w	r3, r1, r3
 800395a:	43d9      	mvns	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003960:	4313      	orrs	r3, r2
         );
}
 8003962:	4618      	mov	r0, r3
 8003964:	3724      	adds	r7, #36	@ 0x24
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	3b01      	subs	r3, #1
 800397c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003980:	d301      	bcc.n	8003986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003982:	2301      	movs	r3, #1
 8003984:	e00f      	b.n	80039a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003986:	4a0a      	ldr	r2, [pc, #40]	@ (80039b0 <SysTick_Config+0x40>)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	3b01      	subs	r3, #1
 800398c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800398e:	210f      	movs	r1, #15
 8003990:	f04f 30ff 	mov.w	r0, #4294967295
 8003994:	f7ff ff8e 	bl	80038b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003998:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <SysTick_Config+0x40>)
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800399e:	4b04      	ldr	r3, [pc, #16]	@ (80039b0 <SysTick_Config+0x40>)
 80039a0:	2207      	movs	r2, #7
 80039a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	e000e010 	.word	0xe000e010

080039b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7ff ff29 	bl	8003814 <__NVIC_SetPriorityGrouping>
}
 80039c2:	bf00      	nop
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b086      	sub	sp, #24
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	4603      	mov	r3, r0
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
 80039d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039d8:	2300      	movs	r3, #0
 80039da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039dc:	f7ff ff3e 	bl	800385c <__NVIC_GetPriorityGrouping>
 80039e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	68b9      	ldr	r1, [r7, #8]
 80039e6:	6978      	ldr	r0, [r7, #20]
 80039e8:	f7ff ff8e 	bl	8003908 <NVIC_EncodePriority>
 80039ec:	4602      	mov	r2, r0
 80039ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039f2:	4611      	mov	r1, r2
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff ff5d 	bl	80038b4 <__NVIC_SetPriority>
}
 80039fa:	bf00      	nop
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	4603      	mov	r3, r0
 8003a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff ff31 	bl	8003878 <__NVIC_EnableIRQ>
}
 8003a16:	bf00      	nop
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff ffa2 	bl	8003970 <SysTick_Config>
 8003a2c:	4603      	mov	r3, r0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a44:	f7ff f814 	bl	8002a70 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e099      	b.n	8003b88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a74:	e00f      	b.n	8003a96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a76:	f7fe fffb 	bl	8002a70 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b05      	cmp	r3, #5
 8003a82:	d908      	bls.n	8003a96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2220      	movs	r2, #32
 8003a88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2203      	movs	r2, #3
 8003a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e078      	b.n	8003b88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d1e8      	bne.n	8003a76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4b38      	ldr	r3, [pc, #224]	@ (8003b90 <HAL_DMA_Init+0x158>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d107      	bne.n	8003b00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af8:	4313      	orrs	r3, r2
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f023 0307 	bic.w	r3, r3, #7
 8003b16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d117      	bne.n	8003b5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00e      	beq.n	8003b5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 fb01 	bl	8004144 <DMA_CheckFifoParam>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2240      	movs	r2, #64	@ 0x40
 8003b4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b56:	2301      	movs	r3, #1
 8003b58:	e016      	b.n	8003b88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 fab8 	bl	80040d8 <DMA_CalcBaseAndBitshift>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b70:	223f      	movs	r2, #63	@ 0x3f
 8003b72:	409a      	lsls	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	f010803f 	.word	0xf010803f

08003b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
 8003ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003baa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_DMA_Start_IT+0x26>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e040      	b.n	8003c3c <HAL_DMA_Start_IT+0xa8>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d12f      	bne.n	8003c2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	68b9      	ldr	r1, [r7, #8]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fa4a 	bl	800407c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bec:	223f      	movs	r2, #63	@ 0x3f
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0216 	orr.w	r2, r2, #22
 8003c02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d007      	beq.n	8003c1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0208 	orr.w	r2, r2, #8
 8003c1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f042 0201 	orr.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	e005      	b.n	8003c3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c36:	2302      	movs	r3, #2
 8003c38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c52:	f7fe ff0d 	bl	8002a70 <HAL_GetTick>
 8003c56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d008      	beq.n	8003c76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2280      	movs	r2, #128	@ 0x80
 8003c68:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e052      	b.n	8003d1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0216 	bic.w	r2, r2, #22
 8003c84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	695a      	ldr	r2, [r3, #20]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d103      	bne.n	8003ca6 <HAL_DMA_Abort+0x62>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d007      	beq.n	8003cb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0208 	bic.w	r2, r2, #8
 8003cb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0201 	bic.w	r2, r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cc6:	e013      	b.n	8003cf0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cc8:	f7fe fed2 	bl	8002a70 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b05      	cmp	r3, #5
 8003cd4:	d90c      	bls.n	8003cf0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2203      	movs	r2, #3
 8003ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e015      	b.n	8003d1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1e4      	bne.n	8003cc8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d02:	223f      	movs	r2, #63	@ 0x3f
 8003d04:	409a      	lsls	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d004      	beq.n	8003d42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2280      	movs	r2, #128	@ 0x80
 8003d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e00c      	b.n	8003d5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2205      	movs	r2, #5
 8003d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0201 	bic.w	r2, r2, #1
 8003d58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d74:	4b8e      	ldr	r3, [pc, #568]	@ (8003fb0 <HAL_DMA_IRQHandler+0x248>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a8e      	ldr	r2, [pc, #568]	@ (8003fb4 <HAL_DMA_IRQHandler+0x24c>)
 8003d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7e:	0a9b      	lsrs	r3, r3, #10
 8003d80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d92:	2208      	movs	r2, #8
 8003d94:	409a      	lsls	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d01a      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d013      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0204 	bic.w	r2, r2, #4
 8003dba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc0:	2208      	movs	r2, #8
 8003dc2:	409a      	lsls	r2, r3
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dcc:	f043 0201 	orr.w	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd8:	2201      	movs	r2, #1
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4013      	ands	r3, r2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d012      	beq.n	8003e0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00b      	beq.n	8003e0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df6:	2201      	movs	r2, #1
 8003df8:	409a      	lsls	r2, r3
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e02:	f043 0202 	orr.w	r2, r3, #2
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0e:	2204      	movs	r2, #4
 8003e10:	409a      	lsls	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4013      	ands	r3, r2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d012      	beq.n	8003e40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0302 	and.w	r3, r3, #2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00b      	beq.n	8003e40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	f043 0204 	orr.w	r2, r3, #4
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e44:	2210      	movs	r2, #16
 8003e46:	409a      	lsls	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d043      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d03c      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	2210      	movs	r2, #16
 8003e64:	409a      	lsls	r2, r3
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d018      	beq.n	8003eaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d108      	bne.n	8003e98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d024      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	4798      	blx	r3
 8003e96:	e01f      	b.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d01b      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	4798      	blx	r3
 8003ea8:	e016      	b.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d107      	bne.n	8003ec8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0208 	bic.w	r2, r2, #8
 8003ec6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d003      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003edc:	2220      	movs	r2, #32
 8003ede:	409a      	lsls	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 808f 	beq.w	8004008 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0310 	and.w	r3, r3, #16
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 8087 	beq.w	8004008 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efe:	2220      	movs	r2, #32
 8003f00:	409a      	lsls	r2, r3
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b05      	cmp	r3, #5
 8003f10:	d136      	bne.n	8003f80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0216 	bic.w	r2, r2, #22
 8003f20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695a      	ldr	r2, [r3, #20]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d103      	bne.n	8003f42 <HAL_DMA_IRQHandler+0x1da>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0208 	bic.w	r2, r2, #8
 8003f50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	223f      	movs	r2, #63	@ 0x3f
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d07e      	beq.n	8004074 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
        }
        return;
 8003f7e:	e079      	b.n	8004074 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d01d      	beq.n	8003fca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10d      	bne.n	8003fb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d031      	beq.n	8004008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
 8003fac:	e02c      	b.n	8004008 <HAL_DMA_IRQHandler+0x2a0>
 8003fae:	bf00      	nop
 8003fb0:	20000000 	.word	0x20000000
 8003fb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d023      	beq.n	8004008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	4798      	blx	r3
 8003fc8:	e01e      	b.n	8004008 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10f      	bne.n	8003ff8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0210 	bic.w	r2, r2, #16
 8003fe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d003      	beq.n	8004008 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400c:	2b00      	cmp	r3, #0
 800400e:	d032      	beq.n	8004076 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d022      	beq.n	8004062 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2205      	movs	r2, #5
 8004020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0201 	bic.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	3301      	adds	r3, #1
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	429a      	cmp	r2, r3
 800403e:	d307      	bcc.n	8004050 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f2      	bne.n	8004034 <HAL_DMA_IRQHandler+0x2cc>
 800404e:	e000      	b.n	8004052 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004050:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004066:	2b00      	cmp	r3, #0
 8004068:	d005      	beq.n	8004076 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	4798      	blx	r3
 8004072:	e000      	b.n	8004076 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004074:	bf00      	nop
    }
  }
}
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b40      	cmp	r3, #64	@ 0x40
 80040a8:	d108      	bne.n	80040bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040ba:	e007      	b.n	80040cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	60da      	str	r2, [r3, #12]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	3b10      	subs	r3, #16
 80040e8:	4a14      	ldr	r2, [pc, #80]	@ (800413c <DMA_CalcBaseAndBitshift+0x64>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	091b      	lsrs	r3, r3, #4
 80040f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040f2:	4a13      	ldr	r2, [pc, #76]	@ (8004140 <DMA_CalcBaseAndBitshift+0x68>)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4413      	add	r3, r2
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	461a      	mov	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b03      	cmp	r3, #3
 8004104:	d909      	bls.n	800411a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800410e:	f023 0303 	bic.w	r3, r3, #3
 8004112:	1d1a      	adds	r2, r3, #4
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	659a      	str	r2, [r3, #88]	@ 0x58
 8004118:	e007      	b.n	800412a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004122:	f023 0303 	bic.w	r3, r3, #3
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800412e:	4618      	mov	r0, r3
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	aaaaaaab 	.word	0xaaaaaaab
 8004140:	08009f08 	.word	0x08009f08

08004144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800414c:	2300      	movs	r3, #0
 800414e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d11f      	bne.n	800419e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d856      	bhi.n	8004212 <DMA_CheckFifoParam+0xce>
 8004164:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <DMA_CheckFifoParam+0x28>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	0800417d 	.word	0x0800417d
 8004170:	0800418f 	.word	0x0800418f
 8004174:	0800417d 	.word	0x0800417d
 8004178:	08004213 	.word	0x08004213
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d046      	beq.n	8004216 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800418c:	e043      	b.n	8004216 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004192:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004196:	d140      	bne.n	800421a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800419c:	e03d      	b.n	800421a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041a6:	d121      	bne.n	80041ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d837      	bhi.n	800421e <DMA_CheckFifoParam+0xda>
 80041ae:	a201      	add	r2, pc, #4	@ (adr r2, 80041b4 <DMA_CheckFifoParam+0x70>)
 80041b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b4:	080041c5 	.word	0x080041c5
 80041b8:	080041cb 	.word	0x080041cb
 80041bc:	080041c5 	.word	0x080041c5
 80041c0:	080041dd 	.word	0x080041dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
      break;
 80041c8:	e030      	b.n	800422c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d025      	beq.n	8004222 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041da:	e022      	b.n	8004222 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041e4:	d11f      	bne.n	8004226 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041ea:	e01c      	b.n	8004226 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d903      	bls.n	80041fa <DMA_CheckFifoParam+0xb6>
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d003      	beq.n	8004200 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041f8:	e018      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	73fb      	strb	r3, [r7, #15]
      break;
 80041fe:	e015      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004204:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00e      	beq.n	800422a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	73fb      	strb	r3, [r7, #15]
      break;
 8004210:	e00b      	b.n	800422a <DMA_CheckFifoParam+0xe6>
      break;
 8004212:	bf00      	nop
 8004214:	e00a      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;
 8004216:	bf00      	nop
 8004218:	e008      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;
 800421a:	bf00      	nop
 800421c:	e006      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;
 800421e:	bf00      	nop
 8004220:	e004      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;
 8004222:	bf00      	nop
 8004224:	e002      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;   
 8004226:	bf00      	nop
 8004228:	e000      	b.n	800422c <DMA_CheckFifoParam+0xe8>
      break;
 800422a:	bf00      	nop
    }
  } 
  
  return status; 
 800422c:	7bfb      	ldrb	r3, [r7, #15]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop

0800423c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800423c:	b480      	push	{r7}
 800423e:	b089      	sub	sp, #36	@ 0x24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004246:	2300      	movs	r3, #0
 8004248:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800424a:	2300      	movs	r3, #0
 800424c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800424e:	2300      	movs	r3, #0
 8004250:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004252:	2300      	movs	r3, #0
 8004254:	61fb      	str	r3, [r7, #28]
 8004256:	e16b      	b.n	8004530 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004258:	2201      	movs	r2, #1
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4013      	ands	r3, r2
 800426a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	429a      	cmp	r2, r3
 8004272:	f040 815a 	bne.w	800452a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	2b01      	cmp	r3, #1
 8004280:	d005      	beq.n	800428e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800428a:	2b02      	cmp	r3, #2
 800428c:	d130      	bne.n	80042f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	2203      	movs	r2, #3
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43db      	mvns	r3, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4013      	ands	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042c4:	2201      	movs	r2, #1
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	43db      	mvns	r3, r3
 80042ce:	69ba      	ldr	r2, [r7, #24]
 80042d0:	4013      	ands	r3, r2
 80042d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	091b      	lsrs	r3, r3, #4
 80042da:	f003 0201 	and.w	r2, r3, #1
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	fa02 f303 	lsl.w	r3, r2, r3
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d017      	beq.n	800432c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	2203      	movs	r2, #3
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	4013      	ands	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	005b      	lsls	r3, r3, #1
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4313      	orrs	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d123      	bne.n	8004380 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	08da      	lsrs	r2, r3, #3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3208      	adds	r2, #8
 8004340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004344:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	220f      	movs	r2, #15
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	43db      	mvns	r3, r3
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	4013      	ands	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4313      	orrs	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	08da      	lsrs	r2, r3, #3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3208      	adds	r2, #8
 800437a:	69b9      	ldr	r1, [r7, #24]
 800437c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	2203      	movs	r2, #3
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	43db      	mvns	r3, r3
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	4013      	ands	r3, r2
 8004396:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 0203 	and.w	r2, r3, #3
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 80b4 	beq.w	800452a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	4b60      	ldr	r3, [pc, #384]	@ (8004548 <HAL_GPIO_Init+0x30c>)
 80043c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ca:	4a5f      	ldr	r2, [pc, #380]	@ (8004548 <HAL_GPIO_Init+0x30c>)
 80043cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80043d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004548 <HAL_GPIO_Init+0x30c>)
 80043d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043de:	4a5b      	ldr	r2, [pc, #364]	@ (800454c <HAL_GPIO_Init+0x310>)
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	089b      	lsrs	r3, r3, #2
 80043e4:	3302      	adds	r3, #2
 80043e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	220f      	movs	r2, #15
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	43db      	mvns	r3, r3
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	4013      	ands	r3, r2
 8004400:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a52      	ldr	r2, [pc, #328]	@ (8004550 <HAL_GPIO_Init+0x314>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d02b      	beq.n	8004462 <HAL_GPIO_Init+0x226>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a51      	ldr	r2, [pc, #324]	@ (8004554 <HAL_GPIO_Init+0x318>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d025      	beq.n	800445e <HAL_GPIO_Init+0x222>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a50      	ldr	r2, [pc, #320]	@ (8004558 <HAL_GPIO_Init+0x31c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d01f      	beq.n	800445a <HAL_GPIO_Init+0x21e>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a4f      	ldr	r2, [pc, #316]	@ (800455c <HAL_GPIO_Init+0x320>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d019      	beq.n	8004456 <HAL_GPIO_Init+0x21a>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a4e      	ldr	r2, [pc, #312]	@ (8004560 <HAL_GPIO_Init+0x324>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d013      	beq.n	8004452 <HAL_GPIO_Init+0x216>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a4d      	ldr	r2, [pc, #308]	@ (8004564 <HAL_GPIO_Init+0x328>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d00d      	beq.n	800444e <HAL_GPIO_Init+0x212>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a4c      	ldr	r2, [pc, #304]	@ (8004568 <HAL_GPIO_Init+0x32c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d007      	beq.n	800444a <HAL_GPIO_Init+0x20e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a4b      	ldr	r2, [pc, #300]	@ (800456c <HAL_GPIO_Init+0x330>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d101      	bne.n	8004446 <HAL_GPIO_Init+0x20a>
 8004442:	2307      	movs	r3, #7
 8004444:	e00e      	b.n	8004464 <HAL_GPIO_Init+0x228>
 8004446:	2308      	movs	r3, #8
 8004448:	e00c      	b.n	8004464 <HAL_GPIO_Init+0x228>
 800444a:	2306      	movs	r3, #6
 800444c:	e00a      	b.n	8004464 <HAL_GPIO_Init+0x228>
 800444e:	2305      	movs	r3, #5
 8004450:	e008      	b.n	8004464 <HAL_GPIO_Init+0x228>
 8004452:	2304      	movs	r3, #4
 8004454:	e006      	b.n	8004464 <HAL_GPIO_Init+0x228>
 8004456:	2303      	movs	r3, #3
 8004458:	e004      	b.n	8004464 <HAL_GPIO_Init+0x228>
 800445a:	2302      	movs	r3, #2
 800445c:	e002      	b.n	8004464 <HAL_GPIO_Init+0x228>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <HAL_GPIO_Init+0x228>
 8004462:	2300      	movs	r3, #0
 8004464:	69fa      	ldr	r2, [r7, #28]
 8004466:	f002 0203 	and.w	r2, r2, #3
 800446a:	0092      	lsls	r2, r2, #2
 800446c:	4093      	lsls	r3, r2
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4313      	orrs	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004474:	4935      	ldr	r1, [pc, #212]	@ (800454c <HAL_GPIO_Init+0x310>)
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	089b      	lsrs	r3, r3, #2
 800447a:	3302      	adds	r3, #2
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004482:	4b3b      	ldr	r3, [pc, #236]	@ (8004570 <HAL_GPIO_Init+0x334>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	43db      	mvns	r3, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4013      	ands	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044a6:	4a32      	ldr	r2, [pc, #200]	@ (8004570 <HAL_GPIO_Init+0x334>)
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044ac:	4b30      	ldr	r3, [pc, #192]	@ (8004570 <HAL_GPIO_Init+0x334>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	43db      	mvns	r3, r3
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4013      	ands	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044d0:	4a27      	ldr	r2, [pc, #156]	@ (8004570 <HAL_GPIO_Init+0x334>)
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044d6:	4b26      	ldr	r3, [pc, #152]	@ (8004570 <HAL_GPIO_Init+0x334>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	43db      	mvns	r3, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4013      	ands	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004570 <HAL_GPIO_Init+0x334>)
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004500:	4b1b      	ldr	r3, [pc, #108]	@ (8004570 <HAL_GPIO_Init+0x334>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	43db      	mvns	r3, r3
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	4013      	ands	r3, r2
 800450e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004524:	4a12      	ldr	r2, [pc, #72]	@ (8004570 <HAL_GPIO_Init+0x334>)
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	3301      	adds	r3, #1
 800452e:	61fb      	str	r3, [r7, #28]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b0f      	cmp	r3, #15
 8004534:	f67f ae90 	bls.w	8004258 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004538:	bf00      	nop
 800453a:	bf00      	nop
 800453c:	3724      	adds	r7, #36	@ 0x24
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40023800 	.word	0x40023800
 800454c:	40013800 	.word	0x40013800
 8004550:	40020000 	.word	0x40020000
 8004554:	40020400 	.word	0x40020400
 8004558:	40020800 	.word	0x40020800
 800455c:	40020c00 	.word	0x40020c00
 8004560:	40021000 	.word	0x40021000
 8004564:	40021400 	.word	0x40021400
 8004568:	40021800 	.word	0x40021800
 800456c:	40021c00 	.word	0x40021c00
 8004570:	40013c00 	.word	0x40013c00

08004574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	460b      	mov	r3, r1
 800457e:	807b      	strh	r3, [r7, #2]
 8004580:	4613      	mov	r3, r2
 8004582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004584:	787b      	ldrb	r3, [r7, #1]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800458a:	887a      	ldrh	r2, [r7, #2]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004590:	e003      	b.n	800459a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004592:	887b      	ldrh	r3, [r7, #2]
 8004594:	041a      	lsls	r2, r3, #16
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	619a      	str	r2, [r3, #24]
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b085      	sub	sp, #20
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	460b      	mov	r3, r1
 80045b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80045b8:	887a      	ldrh	r2, [r7, #2]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4013      	ands	r3, r2
 80045be:	041a      	lsls	r2, r3, #16
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	43d9      	mvns	r1, r3
 80045c4:	887b      	ldrh	r3, [r7, #2]
 80045c6:	400b      	ands	r3, r1
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	619a      	str	r2, [r3, #24]
}
 80045ce:	bf00      	nop
 80045d0:	3714      	adds	r7, #20
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e12b      	b.n	8004846 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d106      	bne.n	8004608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fc ffdc 	bl	80015c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2224      	movs	r2, #36	@ 0x24
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0201 	bic.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800462e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800463e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004640:	f000 fd80 	bl	8005144 <HAL_RCC_GetPCLK1Freq>
 8004644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	4a81      	ldr	r2, [pc, #516]	@ (8004850 <HAL_I2C_Init+0x274>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d807      	bhi.n	8004660 <HAL_I2C_Init+0x84>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a80      	ldr	r2, [pc, #512]	@ (8004854 <HAL_I2C_Init+0x278>)
 8004654:	4293      	cmp	r3, r2
 8004656:	bf94      	ite	ls
 8004658:	2301      	movls	r3, #1
 800465a:	2300      	movhi	r3, #0
 800465c:	b2db      	uxtb	r3, r3
 800465e:	e006      	b.n	800466e <HAL_I2C_Init+0x92>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a7d      	ldr	r2, [pc, #500]	@ (8004858 <HAL_I2C_Init+0x27c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	bf94      	ite	ls
 8004668:	2301      	movls	r3, #1
 800466a:	2300      	movhi	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e0e7      	b.n	8004846 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4a78      	ldr	r2, [pc, #480]	@ (800485c <HAL_I2C_Init+0x280>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	0c9b      	lsrs	r3, r3, #18
 8004680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	4a6a      	ldr	r2, [pc, #424]	@ (8004850 <HAL_I2C_Init+0x274>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d802      	bhi.n	80046b0 <HAL_I2C_Init+0xd4>
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	3301      	adds	r3, #1
 80046ae:	e009      	b.n	80046c4 <HAL_I2C_Init+0xe8>
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046b6:	fb02 f303 	mul.w	r3, r2, r3
 80046ba:	4a69      	ldr	r2, [pc, #420]	@ (8004860 <HAL_I2C_Init+0x284>)
 80046bc:	fba2 2303 	umull	r2, r3, r2, r3
 80046c0:	099b      	lsrs	r3, r3, #6
 80046c2:	3301      	adds	r3, #1
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	430b      	orrs	r3, r1
 80046ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80046d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	495c      	ldr	r1, [pc, #368]	@ (8004850 <HAL_I2C_Init+0x274>)
 80046e0:	428b      	cmp	r3, r1
 80046e2:	d819      	bhi.n	8004718 <HAL_I2C_Init+0x13c>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1e59      	subs	r1, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80046f2:	1c59      	adds	r1, r3, #1
 80046f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80046f8:	400b      	ands	r3, r1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <HAL_I2C_Init+0x138>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	1e59      	subs	r1, r3, #1
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	fbb1 f3f3 	udiv	r3, r1, r3
 800470c:	3301      	adds	r3, #1
 800470e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004712:	e051      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004714:	2304      	movs	r3, #4
 8004716:	e04f      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d111      	bne.n	8004744 <HAL_I2C_Init+0x168>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	1e58      	subs	r0, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6859      	ldr	r1, [r3, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	440b      	add	r3, r1
 800472e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004732:	3301      	adds	r3, #1
 8004734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf0c      	ite	eq
 800473c:	2301      	moveq	r3, #1
 800473e:	2300      	movne	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	e012      	b.n	800476a <HAL_I2C_Init+0x18e>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	1e58      	subs	r0, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6859      	ldr	r1, [r3, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	0099      	lsls	r1, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	fbb0 f3f3 	udiv	r3, r0, r3
 800475a:	3301      	adds	r3, #1
 800475c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004760:	2b00      	cmp	r3, #0
 8004762:	bf0c      	ite	eq
 8004764:	2301      	moveq	r3, #1
 8004766:	2300      	movne	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_I2C_Init+0x196>
 800476e:	2301      	movs	r3, #1
 8004770:	e022      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10e      	bne.n	8004798 <HAL_I2C_Init+0x1bc>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	1e58      	subs	r0, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6859      	ldr	r1, [r3, #4]
 8004782:	460b      	mov	r3, r1
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	440b      	add	r3, r1
 8004788:	fbb0 f3f3 	udiv	r3, r0, r3
 800478c:	3301      	adds	r3, #1
 800478e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004796:	e00f      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	1e58      	subs	r0, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6859      	ldr	r1, [r3, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	0099      	lsls	r1, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ae:	3301      	adds	r3, #1
 80047b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	6809      	ldr	r1, [r1, #0]
 80047bc:	4313      	orrs	r3, r2
 80047be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69da      	ldr	r2, [r3, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80047e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6911      	ldr	r1, [r2, #16]
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	68d2      	ldr	r2, [r2, #12]
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0201 	orr.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	000186a0 	.word	0x000186a0
 8004854:	001e847f 	.word	0x001e847f
 8004858:	003d08ff 	.word	0x003d08ff
 800485c:	431bde83 	.word	0x431bde83
 8004860:	10624dd3 	.word	0x10624dd3

08004864 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e267      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d075      	beq.n	800496e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004882:	4b88      	ldr	r3, [pc, #544]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	2b04      	cmp	r3, #4
 800488c:	d00c      	beq.n	80048a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800488e:	4b85      	ldr	r3, [pc, #532]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004896:	2b08      	cmp	r3, #8
 8004898:	d112      	bne.n	80048c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800489a:	4b82      	ldr	r3, [pc, #520]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048a6:	d10b      	bne.n	80048c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a8:	4b7e      	ldr	r3, [pc, #504]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d05b      	beq.n	800496c <HAL_RCC_OscConfig+0x108>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d157      	bne.n	800496c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e242      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048c8:	d106      	bne.n	80048d8 <HAL_RCC_OscConfig+0x74>
 80048ca:	4b76      	ldr	r3, [pc, #472]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a75      	ldr	r2, [pc, #468]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	e01d      	b.n	8004914 <HAL_RCC_OscConfig+0xb0>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048e0:	d10c      	bne.n	80048fc <HAL_RCC_OscConfig+0x98>
 80048e2:	4b70      	ldr	r3, [pc, #448]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a6f      	ldr	r2, [pc, #444]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	4b6d      	ldr	r3, [pc, #436]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a6c      	ldr	r2, [pc, #432]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e00b      	b.n	8004914 <HAL_RCC_OscConfig+0xb0>
 80048fc:	4b69      	ldr	r3, [pc, #420]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a68      	ldr	r2, [pc, #416]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004906:	6013      	str	r3, [r2, #0]
 8004908:	4b66      	ldr	r3, [pc, #408]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a65      	ldr	r2, [pc, #404]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 800490e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d013      	beq.n	8004944 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491c:	f7fe f8a8 	bl	8002a70 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004924:	f7fe f8a4 	bl	8002a70 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b64      	cmp	r3, #100	@ 0x64
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e207      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004936:	4b5b      	ldr	r3, [pc, #364]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCC_OscConfig+0xc0>
 8004942:	e014      	b.n	800496e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004944:	f7fe f894 	bl	8002a70 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800494c:	f7fe f890 	bl	8002a70 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b64      	cmp	r3, #100	@ 0x64
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e1f3      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800495e:	4b51      	ldr	r3, [pc, #324]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0xe8>
 800496a:	e000      	b.n	800496e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800496c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d063      	beq.n	8004a42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800497a:	4b4a      	ldr	r3, [pc, #296]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 030c 	and.w	r3, r3, #12
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00b      	beq.n	800499e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004986:	4b47      	ldr	r3, [pc, #284]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800498e:	2b08      	cmp	r3, #8
 8004990:	d11c      	bne.n	80049cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004992:	4b44      	ldr	r3, [pc, #272]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d116      	bne.n	80049cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499e:	4b41      	ldr	r3, [pc, #260]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <HAL_RCC_OscConfig+0x152>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d001      	beq.n	80049b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e1c7      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b6:	4b3b      	ldr	r3, [pc, #236]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	4937      	ldr	r1, [pc, #220]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ca:	e03a      	b.n	8004a42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d020      	beq.n	8004a16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049d4:	4b34      	ldr	r3, [pc, #208]	@ (8004aa8 <HAL_RCC_OscConfig+0x244>)
 80049d6:	2201      	movs	r2, #1
 80049d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049da:	f7fe f849 	bl	8002a70 <HAL_GetTick>
 80049de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049e2:	f7fe f845 	bl	8002a70 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e1a8      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f4:	4b2b      	ldr	r3, [pc, #172]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0f0      	beq.n	80049e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a00:	4b28      	ldr	r3, [pc, #160]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4925      	ldr	r1, [pc, #148]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	600b      	str	r3, [r1, #0]
 8004a14:	e015      	b.n	8004a42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a16:	4b24      	ldr	r3, [pc, #144]	@ (8004aa8 <HAL_RCC_OscConfig+0x244>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1c:	f7fe f828 	bl	8002a70 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a24:	f7fe f824 	bl	8002a70 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e187      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a36:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d036      	beq.n	8004abc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d016      	beq.n	8004a84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a56:	4b15      	ldr	r3, [pc, #84]	@ (8004aac <HAL_RCC_OscConfig+0x248>)
 8004a58:	2201      	movs	r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5c:	f7fe f808 	bl	8002a70 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a64:	f7fe f804 	bl	8002a70 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e167      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a76:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa4 <HAL_RCC_OscConfig+0x240>)
 8004a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d0f0      	beq.n	8004a64 <HAL_RCC_OscConfig+0x200>
 8004a82:	e01b      	b.n	8004abc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a84:	4b09      	ldr	r3, [pc, #36]	@ (8004aac <HAL_RCC_OscConfig+0x248>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a8a:	f7fd fff1 	bl	8002a70 <HAL_GetTick>
 8004a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a90:	e00e      	b.n	8004ab0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a92:	f7fd ffed 	bl	8002a70 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d907      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e150      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	42470000 	.word	0x42470000
 8004aac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ab0:	4b88      	ldr	r3, [pc, #544]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004ab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1ea      	bne.n	8004a92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8097 	beq.w	8004bf8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aca:	2300      	movs	r3, #0
 8004acc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ace:	4b81      	ldr	r3, [pc, #516]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10f      	bne.n	8004afa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	4b7d      	ldr	r3, [pc, #500]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae2:	4a7c      	ldr	r2, [pc, #496]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aea:	4b7a      	ldr	r3, [pc, #488]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004af6:	2301      	movs	r3, #1
 8004af8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afa:	4b77      	ldr	r3, [pc, #476]	@ (8004cd8 <HAL_RCC_OscConfig+0x474>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d118      	bne.n	8004b38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b06:	4b74      	ldr	r3, [pc, #464]	@ (8004cd8 <HAL_RCC_OscConfig+0x474>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a73      	ldr	r2, [pc, #460]	@ (8004cd8 <HAL_RCC_OscConfig+0x474>)
 8004b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b12:	f7fd ffad 	bl	8002a70 <HAL_GetTick>
 8004b16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b18:	e008      	b.n	8004b2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1a:	f7fd ffa9 	bl	8002a70 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e10c      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b2c:	4b6a      	ldr	r3, [pc, #424]	@ (8004cd8 <HAL_RCC_OscConfig+0x474>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0f0      	beq.n	8004b1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d106      	bne.n	8004b4e <HAL_RCC_OscConfig+0x2ea>
 8004b40:	4b64      	ldr	r3, [pc, #400]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b44:	4a63      	ldr	r2, [pc, #396]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b46:	f043 0301 	orr.w	r3, r3, #1
 8004b4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b4c:	e01c      	b.n	8004b88 <HAL_RCC_OscConfig+0x324>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	2b05      	cmp	r3, #5
 8004b54:	d10c      	bne.n	8004b70 <HAL_RCC_OscConfig+0x30c>
 8004b56:	4b5f      	ldr	r3, [pc, #380]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5a:	4a5e      	ldr	r2, [pc, #376]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b5c:	f043 0304 	orr.w	r3, r3, #4
 8004b60:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b62:	4b5c      	ldr	r3, [pc, #368]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b66:	4a5b      	ldr	r2, [pc, #364]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b6e:	e00b      	b.n	8004b88 <HAL_RCC_OscConfig+0x324>
 8004b70:	4b58      	ldr	r3, [pc, #352]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b74:	4a57      	ldr	r2, [pc, #348]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b76:	f023 0301 	bic.w	r3, r3, #1
 8004b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b7c:	4b55      	ldr	r3, [pc, #340]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b80:	4a54      	ldr	r2, [pc, #336]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004b82:	f023 0304 	bic.w	r3, r3, #4
 8004b86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d015      	beq.n	8004bbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b90:	f7fd ff6e 	bl	8002a70 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b96:	e00a      	b.n	8004bae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b98:	f7fd ff6a 	bl	8002a70 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e0cb      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bae:	4b49      	ldr	r3, [pc, #292]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d0ee      	beq.n	8004b98 <HAL_RCC_OscConfig+0x334>
 8004bba:	e014      	b.n	8004be6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bbc:	f7fd ff58 	bl	8002a70 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bc2:	e00a      	b.n	8004bda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bc4:	f7fd ff54 	bl	8002a70 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e0b5      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bda:	4b3e      	ldr	r3, [pc, #248]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1ee      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004be6:	7dfb      	ldrb	r3, [r7, #23]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d105      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bec:	4b39      	ldr	r3, [pc, #228]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	4a38      	ldr	r2, [pc, #224]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004bf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bf6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 80a1 	beq.w	8004d44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c02:	4b34      	ldr	r3, [pc, #208]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 030c 	and.w	r3, r3, #12
 8004c0a:	2b08      	cmp	r3, #8
 8004c0c:	d05c      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d141      	bne.n	8004c9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c16:	4b31      	ldr	r3, [pc, #196]	@ (8004cdc <HAL_RCC_OscConfig+0x478>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c1c:	f7fd ff28 	bl	8002a70 <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c24:	f7fd ff24 	bl	8002a70 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e087      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c36:	4b27      	ldr	r3, [pc, #156]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f0      	bne.n	8004c24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69da      	ldr	r2, [r3, #28]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	019b      	lsls	r3, r3, #6
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c58:	085b      	lsrs	r3, r3, #1
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	041b      	lsls	r3, r3, #16
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c64:	061b      	lsls	r3, r3, #24
 8004c66:	491b      	ldr	r1, [pc, #108]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004cdc <HAL_RCC_OscConfig+0x478>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c72:	f7fd fefd 	bl	8002a70 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c7a:	f7fd fef9 	bl	8002a70 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e05c      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c8c:	4b11      	ldr	r3, [pc, #68]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x416>
 8004c98:	e054      	b.n	8004d44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9a:	4b10      	ldr	r3, [pc, #64]	@ (8004cdc <HAL_RCC_OscConfig+0x478>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca0:	f7fd fee6 	bl	8002a70 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ca8:	f7fd fee2 	bl	8002a70 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e045      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cba:	4b06      	ldr	r3, [pc, #24]	@ (8004cd4 <HAL_RCC_OscConfig+0x470>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x444>
 8004cc6:	e03d      	b.n	8004d44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d107      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e038      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	40007000 	.word	0x40007000
 8004cdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d50 <HAL_RCC_OscConfig+0x4ec>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d028      	beq.n	8004d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d121      	bne.n	8004d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d11a      	bne.n	8004d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d10:	4013      	ands	r3, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d111      	bne.n	8004d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d26:	085b      	lsrs	r3, r3, #1
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d107      	bne.n	8004d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d001      	beq.n	8004d44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e000      	b.n	8004d46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3718      	adds	r7, #24
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800

08004d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d101      	bne.n	8004d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e0cc      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d68:	4b68      	ldr	r3, [pc, #416]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d90c      	bls.n	8004d90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d76:	4b65      	ldr	r3, [pc, #404]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d7e:	4b63      	ldr	r3, [pc, #396]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0307 	and.w	r3, r3, #7
 8004d86:	683a      	ldr	r2, [r7, #0]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d001      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e0b8      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d020      	beq.n	8004dde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0304 	and.w	r3, r3, #4
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004da8:	4b59      	ldr	r3, [pc, #356]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	4a58      	ldr	r2, [pc, #352]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004db2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004dc0:	4b53      	ldr	r3, [pc, #332]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	4a52      	ldr	r2, [pc, #328]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004dca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dcc:	4b50      	ldr	r3, [pc, #320]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	494d      	ldr	r1, [pc, #308]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d044      	beq.n	8004e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d107      	bne.n	8004e02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004df2:	4b47      	ldr	r3, [pc, #284]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d119      	bne.n	8004e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e07f      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d003      	beq.n	8004e12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e0e:	2b03      	cmp	r3, #3
 8004e10:	d107      	bne.n	8004e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e12:	4b3f      	ldr	r3, [pc, #252]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d109      	bne.n	8004e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e06f      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e22:	4b3b      	ldr	r3, [pc, #236]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e067      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e32:	4b37      	ldr	r3, [pc, #220]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f023 0203 	bic.w	r2, r3, #3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	4934      	ldr	r1, [pc, #208]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e44:	f7fd fe14 	bl	8002a70 <HAL_GetTick>
 8004e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e4a:	e00a      	b.n	8004e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e4c:	f7fd fe10 	bl	8002a70 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e04f      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e62:	4b2b      	ldr	r3, [pc, #172]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 020c 	and.w	r2, r3, #12
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d1eb      	bne.n	8004e4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e74:	4b25      	ldr	r3, [pc, #148]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0307 	and.w	r3, r3, #7
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d20c      	bcs.n	8004e9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e82:	4b22      	ldr	r3, [pc, #136]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	b2d2      	uxtb	r2, r2
 8004e88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e8a:	4b20      	ldr	r3, [pc, #128]	@ (8004f0c <HAL_RCC_ClockConfig+0x1b8>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d001      	beq.n	8004e9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e032      	b.n	8004f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0304 	and.w	r3, r3, #4
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d008      	beq.n	8004eba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea8:	4b19      	ldr	r3, [pc, #100]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	4916      	ldr	r1, [pc, #88]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0308 	and.w	r3, r3, #8
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d009      	beq.n	8004eda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ec6:	4b12      	ldr	r3, [pc, #72]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	490e      	ldr	r1, [pc, #56]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004eda:	f000 f821 	bl	8004f20 <HAL_RCC_GetSysClockFreq>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	091b      	lsrs	r3, r3, #4
 8004ee6:	f003 030f 	and.w	r3, r3, #15
 8004eea:	490a      	ldr	r1, [pc, #40]	@ (8004f14 <HAL_RCC_ClockConfig+0x1c0>)
 8004eec:	5ccb      	ldrb	r3, [r1, r3]
 8004eee:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef2:	4a09      	ldr	r2, [pc, #36]	@ (8004f18 <HAL_RCC_ClockConfig+0x1c4>)
 8004ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ef6:	4b09      	ldr	r3, [pc, #36]	@ (8004f1c <HAL_RCC_ClockConfig+0x1c8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fd fd74 	bl	80029e8 <HAL_InitTick>

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40023c00 	.word	0x40023c00
 8004f10:	40023800 	.word	0x40023800
 8004f14:	08009ef0 	.word	0x08009ef0
 8004f18:	20000000 	.word	0x20000000
 8004f1c:	20000004 	.word	0x20000004

08004f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f24:	b094      	sub	sp, #80	@ 0x50
 8004f26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f30:	2300      	movs	r3, #0
 8004f32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f38:	4b79      	ldr	r3, [pc, #484]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f003 030c 	and.w	r3, r3, #12
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d00d      	beq.n	8004f60 <HAL_RCC_GetSysClockFreq+0x40>
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	f200 80e1 	bhi.w	800510c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_RCC_GetSysClockFreq+0x34>
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d003      	beq.n	8004f5a <HAL_RCC_GetSysClockFreq+0x3a>
 8004f52:	e0db      	b.n	800510c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f54:	4b73      	ldr	r3, [pc, #460]	@ (8005124 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f56:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004f58:	e0db      	b.n	8005112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f5a:	4b73      	ldr	r3, [pc, #460]	@ (8005128 <HAL_RCC_GetSysClockFreq+0x208>)
 8004f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f5e:	e0d8      	b.n	8005112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f60:	4b6f      	ldr	r3, [pc, #444]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f68:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f6a:	4b6d      	ldr	r3, [pc, #436]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d063      	beq.n	800503e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f76:	4b6a      	ldr	r3, [pc, #424]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	099b      	lsrs	r3, r3, #6
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f88:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f92:	4622      	mov	r2, r4
 8004f94:	462b      	mov	r3, r5
 8004f96:	f04f 0000 	mov.w	r0, #0
 8004f9a:	f04f 0100 	mov.w	r1, #0
 8004f9e:	0159      	lsls	r1, r3, #5
 8004fa0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fa4:	0150      	lsls	r0, r2, #5
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4621      	mov	r1, r4
 8004fac:	1a51      	subs	r1, r2, r1
 8004fae:	6139      	str	r1, [r7, #16]
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	eb63 0301 	sbc.w	r3, r3, r1
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fc4:	4659      	mov	r1, fp
 8004fc6:	018b      	lsls	r3, r1, #6
 8004fc8:	4651      	mov	r1, sl
 8004fca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fce:	4651      	mov	r1, sl
 8004fd0:	018a      	lsls	r2, r1, #6
 8004fd2:	4651      	mov	r1, sl
 8004fd4:	ebb2 0801 	subs.w	r8, r2, r1
 8004fd8:	4659      	mov	r1, fp
 8004fda:	eb63 0901 	sbc.w	r9, r3, r1
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	f04f 0300 	mov.w	r3, #0
 8004fe6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ff2:	4690      	mov	r8, r2
 8004ff4:	4699      	mov	r9, r3
 8004ff6:	4623      	mov	r3, r4
 8004ff8:	eb18 0303 	adds.w	r3, r8, r3
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	462b      	mov	r3, r5
 8005000:	eb49 0303 	adc.w	r3, r9, r3
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	f04f 0200 	mov.w	r2, #0
 800500a:	f04f 0300 	mov.w	r3, #0
 800500e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005012:	4629      	mov	r1, r5
 8005014:	024b      	lsls	r3, r1, #9
 8005016:	4621      	mov	r1, r4
 8005018:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800501c:	4621      	mov	r1, r4
 800501e:	024a      	lsls	r2, r1, #9
 8005020:	4610      	mov	r0, r2
 8005022:	4619      	mov	r1, r3
 8005024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005026:	2200      	movs	r2, #0
 8005028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800502a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800502c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005030:	f7fb fd10 	bl	8000a54 <__aeabi_uldivmod>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4613      	mov	r3, r2
 800503a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800503c:	e058      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800503e:	4b38      	ldr	r3, [pc, #224]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	099b      	lsrs	r3, r3, #6
 8005044:	2200      	movs	r2, #0
 8005046:	4618      	mov	r0, r3
 8005048:	4611      	mov	r1, r2
 800504a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800504e:	623b      	str	r3, [r7, #32]
 8005050:	2300      	movs	r3, #0
 8005052:	627b      	str	r3, [r7, #36]	@ 0x24
 8005054:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005058:	4642      	mov	r2, r8
 800505a:	464b      	mov	r3, r9
 800505c:	f04f 0000 	mov.w	r0, #0
 8005060:	f04f 0100 	mov.w	r1, #0
 8005064:	0159      	lsls	r1, r3, #5
 8005066:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800506a:	0150      	lsls	r0, r2, #5
 800506c:	4602      	mov	r2, r0
 800506e:	460b      	mov	r3, r1
 8005070:	4641      	mov	r1, r8
 8005072:	ebb2 0a01 	subs.w	sl, r2, r1
 8005076:	4649      	mov	r1, r9
 8005078:	eb63 0b01 	sbc.w	fp, r3, r1
 800507c:	f04f 0200 	mov.w	r2, #0
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005088:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800508c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005090:	ebb2 040a 	subs.w	r4, r2, sl
 8005094:	eb63 050b 	sbc.w	r5, r3, fp
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	f04f 0300 	mov.w	r3, #0
 80050a0:	00eb      	lsls	r3, r5, #3
 80050a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050a6:	00e2      	lsls	r2, r4, #3
 80050a8:	4614      	mov	r4, r2
 80050aa:	461d      	mov	r5, r3
 80050ac:	4643      	mov	r3, r8
 80050ae:	18e3      	adds	r3, r4, r3
 80050b0:	603b      	str	r3, [r7, #0]
 80050b2:	464b      	mov	r3, r9
 80050b4:	eb45 0303 	adc.w	r3, r5, r3
 80050b8:	607b      	str	r3, [r7, #4]
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 0300 	mov.w	r3, #0
 80050c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050c6:	4629      	mov	r1, r5
 80050c8:	028b      	lsls	r3, r1, #10
 80050ca:	4621      	mov	r1, r4
 80050cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050d0:	4621      	mov	r1, r4
 80050d2:	028a      	lsls	r2, r1, #10
 80050d4:	4610      	mov	r0, r2
 80050d6:	4619      	mov	r1, r3
 80050d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050da:	2200      	movs	r2, #0
 80050dc:	61bb      	str	r3, [r7, #24]
 80050de:	61fa      	str	r2, [r7, #28]
 80050e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050e4:	f7fb fcb6 	bl	8000a54 <__aeabi_uldivmod>
 80050e8:	4602      	mov	r2, r0
 80050ea:	460b      	mov	r3, r1
 80050ec:	4613      	mov	r3, r2
 80050ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80050f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005120 <HAL_RCC_GetSysClockFreq+0x200>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	0c1b      	lsrs	r3, r3, #16
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	3301      	adds	r3, #1
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005100:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800510a:	e002      	b.n	8005112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800510c:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <HAL_RCC_GetSysClockFreq+0x204>)
 800510e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005114:	4618      	mov	r0, r3
 8005116:	3750      	adds	r7, #80	@ 0x50
 8005118:	46bd      	mov	sp, r7
 800511a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800511e:	bf00      	nop
 8005120:	40023800 	.word	0x40023800
 8005124:	00f42400 	.word	0x00f42400
 8005128:	007a1200 	.word	0x007a1200

0800512c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005130:	4b03      	ldr	r3, [pc, #12]	@ (8005140 <HAL_RCC_GetHCLKFreq+0x14>)
 8005132:	681b      	ldr	r3, [r3, #0]
}
 8005134:	4618      	mov	r0, r3
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	20000000 	.word	0x20000000

08005144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005148:	f7ff fff0 	bl	800512c <HAL_RCC_GetHCLKFreq>
 800514c:	4602      	mov	r2, r0
 800514e:	4b05      	ldr	r3, [pc, #20]	@ (8005164 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	0a9b      	lsrs	r3, r3, #10
 8005154:	f003 0307 	and.w	r3, r3, #7
 8005158:	4903      	ldr	r1, [pc, #12]	@ (8005168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800515a:	5ccb      	ldrb	r3, [r1, r3]
 800515c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005160:	4618      	mov	r0, r3
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40023800 	.word	0x40023800
 8005168:	08009f00 	.word	0x08009f00

0800516c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005170:	f7ff ffdc 	bl	800512c <HAL_RCC_GetHCLKFreq>
 8005174:	4602      	mov	r2, r0
 8005176:	4b05      	ldr	r3, [pc, #20]	@ (800518c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	0b5b      	lsrs	r3, r3, #13
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	4903      	ldr	r1, [pc, #12]	@ (8005190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005182:	5ccb      	ldrb	r3, [r1, r3]
 8005184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005188:	4618      	mov	r0, r3
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40023800 	.word	0x40023800
 8005190:	08009f00 	.word	0x08009f00

08005194 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e07b      	b.n	800529e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d108      	bne.n	80051c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051b6:	d009      	beq.n	80051cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	61da      	str	r2, [r3, #28]
 80051be:	e005      	b.n	80051cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d106      	bne.n	80051ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7fc fb48 	bl	800187c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005202:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	431a      	orrs	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800523c:	431a      	orrs	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005250:	ea42 0103 	orr.w	r1, r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005258:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	0c1b      	lsrs	r3, r3, #16
 800526a:	f003 0104 	and.w	r1, r3, #4
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	f003 0210 	and.w	r2, r3, #16
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69da      	ldr	r2, [r3, #28]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800528c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b088      	sub	sp, #32
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	603b      	str	r3, [r7, #0]
 80052b2:	4613      	mov	r3, r2
 80052b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_SPI_Transmit+0x22>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e126      	b.n	8005516 <HAL_SPI_Transmit+0x270>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052d0:	f7fd fbce 	bl	8002a70 <HAL_GetTick>
 80052d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052d6:	88fb      	ldrh	r3, [r7, #6]
 80052d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d002      	beq.n	80052ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052e6:	2302      	movs	r3, #2
 80052e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052ea:	e10b      	b.n	8005504 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <HAL_SPI_Transmit+0x52>
 80052f2:	88fb      	ldrh	r3, [r7, #6]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052fc:	e102      	b.n	8005504 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2203      	movs	r2, #3
 8005302:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	88fa      	ldrh	r2, [r7, #6]
 8005316:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005344:	d10f      	bne.n	8005366 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005354:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005364:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005370:	2b40      	cmp	r3, #64	@ 0x40
 8005372:	d007      	beq.n	8005384 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005382:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800538c:	d14b      	bne.n	8005426 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d002      	beq.n	800539c <HAL_SPI_Transmit+0xf6>
 8005396:	8afb      	ldrh	r3, [r7, #22]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d13e      	bne.n	800541a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a0:	881a      	ldrh	r2, [r3, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ac:	1c9a      	adds	r2, r3, #2
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	3b01      	subs	r3, #1
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053c0:	e02b      	b.n	800541a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d112      	bne.n	80053f6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d4:	881a      	ldrh	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e0:	1c9a      	adds	r2, r3, #2
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053f4:	e011      	b.n	800541a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053f6:	f7fd fb3b 	bl	8002a70 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	429a      	cmp	r2, r3
 8005404:	d803      	bhi.n	800540e <HAL_SPI_Transmit+0x168>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800540c:	d102      	bne.n	8005414 <HAL_SPI_Transmit+0x16e>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d102      	bne.n	800541a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005418:	e074      	b.n	8005504 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1ce      	bne.n	80053c2 <HAL_SPI_Transmit+0x11c>
 8005424:	e04c      	b.n	80054c0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d002      	beq.n	8005434 <HAL_SPI_Transmit+0x18e>
 800542e:	8afb      	ldrh	r3, [r7, #22]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d140      	bne.n	80054b6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	330c      	adds	r3, #12
 800543e:	7812      	ldrb	r2, [r2, #0]
 8005440:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800545a:	e02c      	b.n	80054b6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b02      	cmp	r3, #2
 8005468:	d113      	bne.n	8005492 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	330c      	adds	r3, #12
 8005474:	7812      	ldrb	r2, [r2, #0]
 8005476:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005486:	b29b      	uxth	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	b29a      	uxth	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005490:	e011      	b.n	80054b6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005492:	f7fd faed 	bl	8002a70 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d803      	bhi.n	80054aa <HAL_SPI_Transmit+0x204>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a8:	d102      	bne.n	80054b0 <HAL_SPI_Transmit+0x20a>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054b4:	e026      	b.n	8005504 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1cd      	bne.n	800545c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	6839      	ldr	r1, [r7, #0]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fbcb 	bl	8005c60 <SPI_EndRxTxTransaction>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2220      	movs	r2, #32
 80054d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10a      	bne.n	80054f4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054de:	2300      	movs	r3, #0
 80054e0:	613b      	str	r3, [r7, #16]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	613b      	str	r3, [r7, #16]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	77fb      	strb	r3, [r7, #31]
 8005500:	e000      	b.n	8005504 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005502:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005514:	7ffb      	ldrb	r3, [r7, #31]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3720      	adds	r7, #32
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b088      	sub	sp, #32
 8005522:	af02      	add	r7, sp, #8
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	603b      	str	r3, [r7, #0]
 800552a:	4613      	mov	r3, r2
 800552c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800552e:	2300      	movs	r3, #0
 8005530:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800553a:	d112      	bne.n	8005562 <HAL_SPI_Receive+0x44>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d10e      	bne.n	8005562 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2204      	movs	r2, #4
 8005548:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800554c:	88fa      	ldrh	r2, [r7, #6]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	4613      	mov	r3, r2
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f8f1 	bl	8005740 <HAL_SPI_TransmitReceive>
 800555e:	4603      	mov	r3, r0
 8005560:	e0ea      	b.n	8005738 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <HAL_SPI_Receive+0x52>
 800556c:	2302      	movs	r3, #2
 800556e:	e0e3      	b.n	8005738 <HAL_SPI_Receive+0x21a>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005578:	f7fd fa7a 	bl	8002a70 <HAL_GetTick>
 800557c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b01      	cmp	r3, #1
 8005588:	d002      	beq.n	8005590 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800558a:	2302      	movs	r3, #2
 800558c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800558e:	e0ca      	b.n	8005726 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <HAL_SPI_Receive+0x7e>
 8005596:	88fb      	ldrh	r3, [r7, #6]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d102      	bne.n	80055a2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055a0:	e0c1      	b.n	8005726 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2204      	movs	r2, #4
 80055a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68ba      	ldr	r2, [r7, #8]
 80055b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	88fa      	ldrh	r2, [r7, #6]
 80055ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	88fa      	ldrh	r2, [r7, #6]
 80055c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e8:	d10f      	bne.n	800560a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005608:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005614:	2b40      	cmp	r3, #64	@ 0x40
 8005616:	d007      	beq.n	8005628 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005626:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d162      	bne.n	80056f6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005630:	e02e      	b.n	8005690 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b01      	cmp	r3, #1
 800563e:	d115      	bne.n	800566c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f103 020c 	add.w	r2, r3, #12
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564c:	7812      	ldrb	r2, [r2, #0]
 800564e:	b2d2      	uxtb	r2, r2
 8005650:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005660:	b29b      	uxth	r3, r3
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800566a:	e011      	b.n	8005690 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800566c:	f7fd fa00 	bl	8002a70 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d803      	bhi.n	8005684 <HAL_SPI_Receive+0x166>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d102      	bne.n	800568a <HAL_SPI_Receive+0x16c>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800568e:	e04a      	b.n	8005726 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1cb      	bne.n	8005632 <HAL_SPI_Receive+0x114>
 800569a:	e031      	b.n	8005700 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d113      	bne.n	80056d2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b4:	b292      	uxth	r2, r2
 80056b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056bc:	1c9a      	adds	r2, r3, #2
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	3b01      	subs	r3, #1
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056d0:	e011      	b.n	80056f6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056d2:	f7fd f9cd 	bl	8002a70 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d803      	bhi.n	80056ea <HAL_SPI_Receive+0x1cc>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e8:	d102      	bne.n	80056f0 <HAL_SPI_Receive+0x1d2>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80056f4:	e017      	b.n	8005726 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1cd      	bne.n	800569c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	6839      	ldr	r1, [r7, #0]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 fa45 	bl	8005b94 <SPI_EndRxTransaction>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2220      	movs	r2, #32
 8005714:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	75fb      	strb	r3, [r7, #23]
 8005722:	e000      	b.n	8005726 <HAL_SPI_Receive+0x208>
  }

error :
 8005724:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005736:	7dfb      	ldrb	r3, [r7, #23]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b08c      	sub	sp, #48	@ 0x30
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
 800574c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800574e:	2301      	movs	r3, #1
 8005750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800575e:	2b01      	cmp	r3, #1
 8005760:	d101      	bne.n	8005766 <HAL_SPI_TransmitReceive+0x26>
 8005762:	2302      	movs	r3, #2
 8005764:	e18a      	b.n	8005a7c <HAL_SPI_TransmitReceive+0x33c>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800576e:	f7fd f97f 	bl	8002a70 <HAL_GetTick>
 8005772:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800577a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005784:	887b      	ldrh	r3, [r7, #2]
 8005786:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005788:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800578c:	2b01      	cmp	r3, #1
 800578e:	d00f      	beq.n	80057b0 <HAL_SPI_TransmitReceive+0x70>
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005796:	d107      	bne.n	80057a8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d103      	bne.n	80057a8 <HAL_SPI_TransmitReceive+0x68>
 80057a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057a4:	2b04      	cmp	r3, #4
 80057a6:	d003      	beq.n	80057b0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80057a8:	2302      	movs	r3, #2
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057ae:	e15b      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <HAL_SPI_TransmitReceive+0x82>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d002      	beq.n	80057c2 <HAL_SPI_TransmitReceive+0x82>
 80057bc:	887b      	ldrh	r3, [r7, #2]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d103      	bne.n	80057ca <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057c8:	e14e      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d003      	beq.n	80057de <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2205      	movs	r2, #5
 80057da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	887a      	ldrh	r2, [r7, #2]
 80057ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	887a      	ldrh	r2, [r7, #2]
 80057f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	887a      	ldrh	r2, [r7, #2]
 8005800:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	887a      	ldrh	r2, [r7, #2]
 8005806:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581e:	2b40      	cmp	r3, #64	@ 0x40
 8005820:	d007      	beq.n	8005832 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005830:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800583a:	d178      	bne.n	800592e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d002      	beq.n	800584a <HAL_SPI_TransmitReceive+0x10a>
 8005844:	8b7b      	ldrh	r3, [r7, #26]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d166      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	881a      	ldrh	r2, [r3, #0]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800585a:	1c9a      	adds	r2, r3, #2
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800586e:	e053      	b.n	8005918 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	d11b      	bne.n	80058b6 <HAL_SPI_TransmitReceive+0x176>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d016      	beq.n	80058b6 <HAL_SPI_TransmitReceive+0x176>
 8005888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588a:	2b01      	cmp	r3, #1
 800588c:	d113      	bne.n	80058b6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005892:	881a      	ldrh	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589e:	1c9a      	adds	r2, r3, #2
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	3b01      	subs	r3, #1
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d119      	bne.n	80058f8 <HAL_SPI_TransmitReceive+0x1b8>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d014      	beq.n	80058f8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	b292      	uxth	r2, r2
 80058da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	1c9a      	adds	r2, r3, #2
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058f4:	2301      	movs	r3, #1
 80058f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058f8:	f7fd f8ba 	bl	8002a70 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005904:	429a      	cmp	r2, r3
 8005906:	d807      	bhi.n	8005918 <HAL_SPI_TransmitReceive+0x1d8>
 8005908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800590a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590e:	d003      	beq.n	8005918 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8005916:	e0a7      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1a6      	bne.n	8005870 <HAL_SPI_TransmitReceive+0x130>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005926:	b29b      	uxth	r3, r3
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1a1      	bne.n	8005870 <HAL_SPI_TransmitReceive+0x130>
 800592c:	e07c      	b.n	8005a28 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_SPI_TransmitReceive+0x1fc>
 8005936:	8b7b      	ldrh	r3, [r7, #26]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d16b      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	330c      	adds	r3, #12
 8005946:	7812      	ldrb	r2, [r2, #0]
 8005948:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005958:	b29b      	uxth	r3, r3
 800595a:	3b01      	subs	r3, #1
 800595c:	b29a      	uxth	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005962:	e057      	b.n	8005a14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b02      	cmp	r3, #2
 8005970:	d11c      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x26c>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	d017      	beq.n	80059ac <HAL_SPI_TransmitReceive+0x26c>
 800597c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597e:	2b01      	cmp	r3, #1
 8005980:	d114      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	7812      	ldrb	r2, [r2, #0]
 800598e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d119      	bne.n	80059ee <HAL_SPI_TransmitReceive+0x2ae>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d014      	beq.n	80059ee <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059ea:	2301      	movs	r3, #1
 80059ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059ee:	f7fd f83f 	bl	8002a70 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d803      	bhi.n	8005a06 <HAL_SPI_TransmitReceive+0x2c6>
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d102      	bne.n	8005a0c <HAL_SPI_TransmitReceive+0x2cc>
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d103      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8005a12:	e029      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1a2      	bne.n	8005964 <HAL_SPI_TransmitReceive+0x224>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d19d      	bne.n	8005964 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a2a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f917 	bl	8005c60 <SPI_EndRxTxTransaction>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d006      	beq.n	8005a46 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005a44:	e010      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10b      	bne.n	8005a66 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	e000      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005a66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005a78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3730      	adds	r7, #48	@ 0x30
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	4613      	mov	r3, r2
 8005a92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a94:	f7fc ffec 	bl	8002a70 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9c:	1a9b      	subs	r3, r3, r2
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aa4:	f7fc ffe4 	bl	8002a70 <HAL_GetTick>
 8005aa8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aaa:	4b39      	ldr	r3, [pc, #228]	@ (8005b90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	015b      	lsls	r3, r3, #5
 8005ab0:	0d1b      	lsrs	r3, r3, #20
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	fb02 f303 	mul.w	r3, r2, r3
 8005ab8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aba:	e054      	b.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac2:	d050      	beq.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac4:	f7fc ffd4 	bl	8002a70 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d902      	bls.n	8005ada <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d13d      	bne.n	8005b56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005af2:	d111      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005afc:	d004      	beq.n	8005b08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b06:	d107      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b20:	d10f      	bne.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e017      	b.n	8005b86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d101      	bne.n	8005b60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	3b01      	subs	r3, #1
 8005b64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	bf0c      	ite	eq
 8005b76:	2301      	moveq	r3, #1
 8005b78:	2300      	movne	r3, #0
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	79fb      	ldrb	r3, [r7, #7]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d19b      	bne.n	8005abc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3720      	adds	r7, #32
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000000 	.word	0x20000000

08005b94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba8:	d111      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bb2:	d004      	beq.n	8005bbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bbc:	d107      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd6:	d12a      	bne.n	8005c2e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be0:	d012      	beq.n	8005c08 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	9300      	str	r3, [sp, #0]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2200      	movs	r2, #0
 8005bea:	2180      	movs	r1, #128	@ 0x80
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f7ff ff49 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d02d      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfc:	f043 0220 	orr.w	r2, r3, #32
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e026      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	2101      	movs	r1, #1
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff ff36 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d01a      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e013      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2200      	movs	r2, #0
 8005c36:	2101      	movs	r1, #1
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f7ff ff23 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d007      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c48:	f043 0220 	orr.w	r2, r3, #32
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e000      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8005cdc <SPI_EndRxTxTransaction+0x7c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce0 <SPI_EndRxTxTransaction+0x80>)
 8005c72:	fba2 2303 	umull	r2, r3, r2, r3
 8005c76:	0d5b      	lsrs	r3, r3, #21
 8005c78:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c7c:	fb02 f303 	mul.w	r3, r2, r3
 8005c80:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c8a:	d112      	bne.n	8005cb2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	2200      	movs	r2, #0
 8005c94:	2180      	movs	r1, #128	@ 0x80
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f7ff fef4 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d016      	beq.n	8005cd0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca6:	f043 0220 	orr.w	r2, r3, #32
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e00f      	b.n	8005cd2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00a      	beq.n	8005cce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc8:	2b80      	cmp	r3, #128	@ 0x80
 8005cca:	d0f2      	beq.n	8005cb2 <SPI_EndRxTxTransaction+0x52>
 8005ccc:	e000      	b.n	8005cd0 <SPI_EndRxTxTransaction+0x70>
        break;
 8005cce:	bf00      	nop
  }

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20000000 	.word	0x20000000
 8005ce0:	165e9f81 	.word	0x165e9f81

08005ce4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e041      	b.n	8005d7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d106      	bne.n	8005d10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fc faa6 	bl	800225c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3304      	adds	r3, #4
 8005d20:	4619      	mov	r1, r3
 8005d22:	4610      	mov	r0, r2
 8005d24:	f000 fdae 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d001      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e04e      	b.n	8005e3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0201 	orr.w	r2, r2, #1
 8005db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a23      	ldr	r2, [pc, #140]	@ (8005e48 <HAL_TIM_Base_Start_IT+0xc4>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d022      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dc6:	d01d      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8005e4c <HAL_TIM_Base_Start_IT+0xc8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d018      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005e50 <HAL_TIM_Base_Start_IT+0xcc>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d013      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a1c      	ldr	r2, [pc, #112]	@ (8005e54 <HAL_TIM_Base_Start_IT+0xd0>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d00e      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a1b      	ldr	r2, [pc, #108]	@ (8005e58 <HAL_TIM_Base_Start_IT+0xd4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d009      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a19      	ldr	r2, [pc, #100]	@ (8005e5c <HAL_TIM_Base_Start_IT+0xd8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d004      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a18      	ldr	r2, [pc, #96]	@ (8005e60 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d111      	bne.n	8005e28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 0307 	and.w	r3, r3, #7
 8005e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b06      	cmp	r3, #6
 8005e14:	d010      	beq.n	8005e38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f042 0201 	orr.w	r2, r2, #1
 8005e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e26:	e007      	b.n	8005e38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40000400 	.word	0x40000400
 8005e50:	40000800 	.word	0x40000800
 8005e54:	40000c00 	.word	0x40000c00
 8005e58:	40010400 	.word	0x40010400
 8005e5c:	40014000 	.word	0x40014000
 8005e60:	40001800 	.word	0x40001800

08005e64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e041      	b.n	8005efa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f839 	bl	8005f02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	3304      	adds	r3, #4
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4610      	mov	r0, r2
 8005ea4:	f000 fcee 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
	...

08005f18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d109      	bne.n	8005f3c <HAL_TIM_PWM_Start+0x24>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	bf14      	ite	ne
 8005f34:	2301      	movne	r3, #1
 8005f36:	2300      	moveq	r3, #0
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	e022      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d109      	bne.n	8005f56 <HAL_TIM_PWM_Start+0x3e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	bf14      	ite	ne
 8005f4e:	2301      	movne	r3, #1
 8005f50:	2300      	moveq	r3, #0
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	e015      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d109      	bne.n	8005f70 <HAL_TIM_PWM_Start+0x58>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	bf14      	ite	ne
 8005f68:	2301      	movne	r3, #1
 8005f6a:	2300      	moveq	r3, #0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	e008      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	bf14      	ite	ne
 8005f7c:	2301      	movne	r3, #1
 8005f7e:	2300      	moveq	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e07c      	b.n	8006084 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d104      	bne.n	8005f9a <HAL_TIM_PWM_Start+0x82>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f98:	e013      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	d104      	bne.n	8005faa <HAL_TIM_PWM_Start+0x92>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fa8:	e00b      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d104      	bne.n	8005fba <HAL_TIM_PWM_Start+0xa2>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fb8:	e003      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 ff44 	bl	8006e58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a2d      	ldr	r2, [pc, #180]	@ (800608c <HAL_TIM_PWM_Start+0x174>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d004      	beq.n	8005fe4 <HAL_TIM_PWM_Start+0xcc>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a2c      	ldr	r2, [pc, #176]	@ (8006090 <HAL_TIM_PWM_Start+0x178>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d101      	bne.n	8005fe8 <HAL_TIM_PWM_Start+0xd0>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e000      	b.n	8005fea <HAL_TIM_PWM_Start+0xd2>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a22      	ldr	r2, [pc, #136]	@ (800608c <HAL_TIM_PWM_Start+0x174>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d022      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006010:	d01d      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a1f      	ldr	r2, [pc, #124]	@ (8006094 <HAL_TIM_PWM_Start+0x17c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d018      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a1d      	ldr	r2, [pc, #116]	@ (8006098 <HAL_TIM_PWM_Start+0x180>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d013      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a1c      	ldr	r2, [pc, #112]	@ (800609c <HAL_TIM_PWM_Start+0x184>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00e      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a16      	ldr	r2, [pc, #88]	@ (8006090 <HAL_TIM_PWM_Start+0x178>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d009      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a18      	ldr	r2, [pc, #96]	@ (80060a0 <HAL_TIM_PWM_Start+0x188>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d004      	beq.n	800604e <HAL_TIM_PWM_Start+0x136>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a16      	ldr	r2, [pc, #88]	@ (80060a4 <HAL_TIM_PWM_Start+0x18c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d111      	bne.n	8006072 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b06      	cmp	r3, #6
 800605e:	d010      	beq.n	8006082 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f042 0201 	orr.w	r2, r2, #1
 800606e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006070:	e007      	b.n	8006082 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0201 	orr.w	r2, r2, #1
 8006080:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	40010000 	.word	0x40010000
 8006090:	40010400 	.word	0x40010400
 8006094:	40000400 	.word	0x40000400
 8006098:	40000800 	.word	0x40000800
 800609c:	40000c00 	.word	0x40000c00
 80060a0:	40014000 	.word	0x40014000
 80060a4:	40001800 	.word	0x40001800

080060a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e097      	b.n	80061ec <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d106      	bne.n	80060d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7fc f943 	bl	800235c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2202      	movs	r2, #2
 80060da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6812      	ldr	r2, [r2, #0]
 80060e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060ec:	f023 0307 	bic.w	r3, r3, #7
 80060f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3304      	adds	r3, #4
 80060fa:	4619      	mov	r1, r3
 80060fc:	4610      	mov	r0, r2
 80060fe:	f000 fbc1 	bl	8006884 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800612a:	f023 0303 	bic.w	r3, r3, #3
 800612e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	4313      	orrs	r3, r2
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006148:	f023 030c 	bic.w	r3, r3, #12
 800614c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006154:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	68da      	ldr	r2, [r3, #12]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	021b      	lsls	r3, r3, #8
 8006164:	4313      	orrs	r3, r2
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	4313      	orrs	r3, r2
 800616a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	011a      	lsls	r2, r3, #4
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	031b      	lsls	r3, r3, #12
 8006178:	4313      	orrs	r3, r2
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006186:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	4313      	orrs	r3, r2
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3718      	adds	r7, #24
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006204:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800620c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006214:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800621c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d110      	bne.n	8006246 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	2b01      	cmp	r3, #1
 8006228:	d102      	bne.n	8006230 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800622a:	7b7b      	ldrb	r3, [r7, #13]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d001      	beq.n	8006234 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e069      	b.n	8006308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006244:	e031      	b.n	80062aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b04      	cmp	r3, #4
 800624a:	d110      	bne.n	800626e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800624c:	7bbb      	ldrb	r3, [r7, #14]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d102      	bne.n	8006258 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006252:	7b3b      	ldrb	r3, [r7, #12]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d001      	beq.n	800625c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e055      	b.n	8006308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800626c:	e01d      	b.n	80062aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800626e:	7bfb      	ldrb	r3, [r7, #15]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d108      	bne.n	8006286 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006274:	7bbb      	ldrb	r3, [r7, #14]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d105      	bne.n	8006286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800627a:	7b7b      	ldrb	r3, [r7, #13]
 800627c:	2b01      	cmp	r3, #1
 800627e:	d102      	bne.n	8006286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006280:	7b3b      	ldrb	r3, [r7, #12]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d001      	beq.n	800628a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e03e      	b.n	8006308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2202      	movs	r2, #2
 800628e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2202      	movs	r2, #2
 8006296:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2202      	movs	r2, #2
 800629e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2202      	movs	r2, #2
 80062a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d003      	beq.n	80062b8 <HAL_TIM_Encoder_Start+0xc4>
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d008      	beq.n	80062c8 <HAL_TIM_Encoder_Start+0xd4>
 80062b6:	e00f      	b.n	80062d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2201      	movs	r2, #1
 80062be:	2100      	movs	r1, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	f000 fdc9 	bl	8006e58 <TIM_CCxChannelCmd>
      break;
 80062c6:	e016      	b.n	80062f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2201      	movs	r2, #1
 80062ce:	2104      	movs	r1, #4
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fdc1 	bl	8006e58 <TIM_CCxChannelCmd>
      break;
 80062d6:	e00e      	b.n	80062f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2201      	movs	r2, #1
 80062de:	2100      	movs	r1, #0
 80062e0:	4618      	mov	r0, r3
 80062e2:	f000 fdb9 	bl	8006e58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	2201      	movs	r2, #1
 80062ec:	2104      	movs	r1, #4
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fdb2 	bl	8006e58 <TIM_CCxChannelCmd>
      break;
 80062f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f042 0201 	orr.w	r2, r2, #1
 8006304:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f003 0302 	and.w	r3, r3, #2
 8006322:	2b02      	cmp	r3, #2
 8006324:	d122      	bne.n	800636c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b02      	cmp	r3, #2
 8006332:	d11b      	bne.n	800636c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f06f 0202 	mvn.w	r2, #2
 800633c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	f003 0303 	and.w	r3, r3, #3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 fa77 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 8006358:	e005      	b.n	8006366 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fa69 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fa7a 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 0304 	and.w	r3, r3, #4
 8006376:	2b04      	cmp	r3, #4
 8006378:	d122      	bne.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b04      	cmp	r3, #4
 8006386:	d11b      	bne.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0204 	mvn.w	r2, #4
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2202      	movs	r2, #2
 8006396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa4d 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e005      	b.n	80063ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa3f 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fa50 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b08      	cmp	r3, #8
 80063cc:	d122      	bne.n	8006414 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d11b      	bne.n	8006414 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f06f 0208 	mvn.w	r2, #8
 80063e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2204      	movs	r2, #4
 80063ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	f003 0303 	and.w	r3, r3, #3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fa23 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 8006400:	e005      	b.n	800640e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fa15 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fa26 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f003 0310 	and.w	r3, r3, #16
 800641e:	2b10      	cmp	r3, #16
 8006420:	d122      	bne.n	8006468 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0310 	and.w	r3, r3, #16
 800642c:	2b10      	cmp	r3, #16
 800642e:	d11b      	bne.n	8006468 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0210 	mvn.w	r2, #16
 8006438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2208      	movs	r2, #8
 800643e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f9f9 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 8006454:	e005      	b.n	8006462 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f9eb 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9fc 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b01      	cmp	r3, #1
 8006474:	d10e      	bne.n	8006494 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b01      	cmp	r3, #1
 8006482:	d107      	bne.n	8006494 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f06f 0201 	mvn.w	r2, #1
 800648c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f003 fb1c 	bl	8009acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649e:	2b80      	cmp	r3, #128	@ 0x80
 80064a0:	d10e      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ac:	2b80      	cmp	r3, #128	@ 0x80
 80064ae:	d107      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80064b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fdca 	bl	8007054 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ca:	2b40      	cmp	r3, #64	@ 0x40
 80064cc:	d10e      	bne.n	80064ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d8:	2b40      	cmp	r3, #64	@ 0x40
 80064da:	d107      	bne.n	80064ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f9c1 	bl	800686e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0320 	and.w	r3, r3, #32
 80064f6:	2b20      	cmp	r3, #32
 80064f8:	d10e      	bne.n	8006518 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f003 0320 	and.w	r3, r3, #32
 8006504:	2b20      	cmp	r3, #32
 8006506:	d107      	bne.n	8006518 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0220 	mvn.w	r2, #32
 8006510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fd94 	bl	8007040 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006518:	bf00      	nop
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800653a:	2302      	movs	r3, #2
 800653c:	e0ae      	b.n	800669c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b0c      	cmp	r3, #12
 800654a:	f200 809f 	bhi.w	800668c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800654e:	a201      	add	r2, pc, #4	@ (adr r2, 8006554 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006554:	08006589 	.word	0x08006589
 8006558:	0800668d 	.word	0x0800668d
 800655c:	0800668d 	.word	0x0800668d
 8006560:	0800668d 	.word	0x0800668d
 8006564:	080065c9 	.word	0x080065c9
 8006568:	0800668d 	.word	0x0800668d
 800656c:	0800668d 	.word	0x0800668d
 8006570:	0800668d 	.word	0x0800668d
 8006574:	0800660b 	.word	0x0800660b
 8006578:	0800668d 	.word	0x0800668d
 800657c:	0800668d 	.word	0x0800668d
 8006580:	0800668d 	.word	0x0800668d
 8006584:	0800664b 	.word	0x0800664b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68b9      	ldr	r1, [r7, #8]
 800658e:	4618      	mov	r0, r3
 8006590:	f000 fa18 	bl	80069c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	699a      	ldr	r2, [r3, #24]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0208 	orr.w	r2, r2, #8
 80065a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699a      	ldr	r2, [r3, #24]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0204 	bic.w	r2, r2, #4
 80065b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	6999      	ldr	r1, [r3, #24]
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	691a      	ldr	r2, [r3, #16]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	619a      	str	r2, [r3, #24]
      break;
 80065c6:	e064      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68b9      	ldr	r1, [r7, #8]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 fa68 	bl	8006aa4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	699a      	ldr	r2, [r3, #24]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699a      	ldr	r2, [r3, #24]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6999      	ldr	r1, [r3, #24]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	021a      	lsls	r2, r3, #8
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	619a      	str	r2, [r3, #24]
      break;
 8006608:	e043      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68b9      	ldr	r1, [r7, #8]
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fabd 	bl	8006b90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	69da      	ldr	r2, [r3, #28]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0208 	orr.w	r2, r2, #8
 8006624:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0204 	bic.w	r2, r2, #4
 8006634:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69d9      	ldr	r1, [r3, #28]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	61da      	str	r2, [r3, #28]
      break;
 8006648:	e023      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68b9      	ldr	r1, [r7, #8]
 8006650:	4618      	mov	r0, r3
 8006652:	f000 fb11 	bl	8006c78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	69da      	ldr	r2, [r3, #28]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69d9      	ldr	r1, [r3, #28]
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	021a      	lsls	r2, r3, #8
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	61da      	str	r2, [r3, #28]
      break;
 800668a:	e002      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	75fb      	strb	r3, [r7, #23]
      break;
 8006690:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800669a:	7dfb      	ldrb	r3, [r7, #23]
}
 800669c:	4618      	mov	r0, r3
 800669e:	3718      	adds	r7, #24
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_TIM_ConfigClockSource+0x1c>
 80066bc:	2302      	movs	r3, #2
 80066be:	e0b4      	b.n	800682a <HAL_TIM_ConfigClockSource+0x186>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f8:	d03e      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0xd4>
 80066fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066fe:	f200 8087 	bhi.w	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006706:	f000 8086 	beq.w	8006816 <HAL_TIM_ConfigClockSource+0x172>
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800670e:	d87f      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006710:	2b70      	cmp	r3, #112	@ 0x70
 8006712:	d01a      	beq.n	800674a <HAL_TIM_ConfigClockSource+0xa6>
 8006714:	2b70      	cmp	r3, #112	@ 0x70
 8006716:	d87b      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006718:	2b60      	cmp	r3, #96	@ 0x60
 800671a:	d050      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x11a>
 800671c:	2b60      	cmp	r3, #96	@ 0x60
 800671e:	d877      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006720:	2b50      	cmp	r3, #80	@ 0x50
 8006722:	d03c      	beq.n	800679e <HAL_TIM_ConfigClockSource+0xfa>
 8006724:	2b50      	cmp	r3, #80	@ 0x50
 8006726:	d873      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006728:	2b40      	cmp	r3, #64	@ 0x40
 800672a:	d058      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x13a>
 800672c:	2b40      	cmp	r3, #64	@ 0x40
 800672e:	d86f      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006730:	2b30      	cmp	r3, #48	@ 0x30
 8006732:	d064      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15a>
 8006734:	2b30      	cmp	r3, #48	@ 0x30
 8006736:	d86b      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006738:	2b20      	cmp	r3, #32
 800673a:	d060      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15a>
 800673c:	2b20      	cmp	r3, #32
 800673e:	d867      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d05c      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15a>
 8006744:	2b10      	cmp	r3, #16
 8006746:	d05a      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15a>
 8006748:	e062      	b.n	8006810 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6899      	ldr	r1, [r3, #8]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f000 fb5d 	bl	8006e18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800676c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	609a      	str	r2, [r3, #8]
      break;
 8006776:	e04f      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6818      	ldr	r0, [r3, #0]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	6899      	ldr	r1, [r3, #8]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f000 fb46 	bl	8006e18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689a      	ldr	r2, [r3, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800679a:	609a      	str	r2, [r3, #8]
      break;
 800679c:	e03c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6859      	ldr	r1, [r3, #4]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	461a      	mov	r2, r3
 80067ac:	f000 faba 	bl	8006d24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2150      	movs	r1, #80	@ 0x50
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fb13 	bl	8006de2 <TIM_ITRx_SetConfig>
      break;
 80067bc:	e02c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6818      	ldr	r0, [r3, #0]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	6859      	ldr	r1, [r3, #4]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	461a      	mov	r2, r3
 80067cc:	f000 fad9 	bl	8006d82 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2160      	movs	r1, #96	@ 0x60
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fb03 	bl	8006de2 <TIM_ITRx_SetConfig>
      break;
 80067dc:	e01c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	6859      	ldr	r1, [r3, #4]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	461a      	mov	r2, r3
 80067ec:	f000 fa9a 	bl	8006d24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2140      	movs	r1, #64	@ 0x40
 80067f6:	4618      	mov	r0, r3
 80067f8:	f000 faf3 	bl	8006de2 <TIM_ITRx_SetConfig>
      break;
 80067fc:	e00c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4619      	mov	r1, r3
 8006808:	4610      	mov	r0, r2
 800680a:	f000 faea 	bl	8006de2 <TIM_ITRx_SetConfig>
      break;
 800680e:	e003      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      break;
 8006814:	e000      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006828:	7bfb      	ldrb	r3, [r7, #15]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
	...

08006884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a40      	ldr	r2, [pc, #256]	@ (8006998 <TIM_Base_SetConfig+0x114>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d013      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a2:	d00f      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a3d      	ldr	r2, [pc, #244]	@ (800699c <TIM_Base_SetConfig+0x118>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d00b      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a3c      	ldr	r2, [pc, #240]	@ (80069a0 <TIM_Base_SetConfig+0x11c>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d007      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a3b      	ldr	r2, [pc, #236]	@ (80069a4 <TIM_Base_SetConfig+0x120>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d003      	beq.n	80068c4 <TIM_Base_SetConfig+0x40>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a3a      	ldr	r2, [pc, #232]	@ (80069a8 <TIM_Base_SetConfig+0x124>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d108      	bne.n	80068d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006998 <TIM_Base_SetConfig+0x114>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d02b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068e4:	d027      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2c      	ldr	r2, [pc, #176]	@ (800699c <TIM_Base_SetConfig+0x118>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d023      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2b      	ldr	r2, [pc, #172]	@ (80069a0 <TIM_Base_SetConfig+0x11c>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d01f      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2a      	ldr	r2, [pc, #168]	@ (80069a4 <TIM_Base_SetConfig+0x120>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d01b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a29      	ldr	r2, [pc, #164]	@ (80069a8 <TIM_Base_SetConfig+0x124>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d017      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a28      	ldr	r2, [pc, #160]	@ (80069ac <TIM_Base_SetConfig+0x128>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d013      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a27      	ldr	r2, [pc, #156]	@ (80069b0 <TIM_Base_SetConfig+0x12c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00f      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a26      	ldr	r2, [pc, #152]	@ (80069b4 <TIM_Base_SetConfig+0x130>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a25      	ldr	r2, [pc, #148]	@ (80069b8 <TIM_Base_SetConfig+0x134>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a24      	ldr	r2, [pc, #144]	@ (80069bc <TIM_Base_SetConfig+0x138>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a23      	ldr	r2, [pc, #140]	@ (80069c0 <TIM_Base_SetConfig+0x13c>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d108      	bne.n	8006948 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800693c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a0a      	ldr	r2, [pc, #40]	@ (8006998 <TIM_Base_SetConfig+0x114>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d003      	beq.n	800697c <TIM_Base_SetConfig+0xf8>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a0c      	ldr	r2, [pc, #48]	@ (80069a8 <TIM_Base_SetConfig+0x124>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d103      	bne.n	8006984 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	691a      	ldr	r2, [r3, #16]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	615a      	str	r2, [r3, #20]
}
 800698a:	bf00      	nop
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	40010000 	.word	0x40010000
 800699c:	40000400 	.word	0x40000400
 80069a0:	40000800 	.word	0x40000800
 80069a4:	40000c00 	.word	0x40000c00
 80069a8:	40010400 	.word	0x40010400
 80069ac:	40014000 	.word	0x40014000
 80069b0:	40014400 	.word	0x40014400
 80069b4:	40014800 	.word	0x40014800
 80069b8:	40001800 	.word	0x40001800
 80069bc:	40001c00 	.word	0x40001c00
 80069c0:	40002000 	.word	0x40002000

080069c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	f023 0201 	bic.w	r2, r3, #1
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f023 0303 	bic.w	r3, r3, #3
 80069fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f023 0302 	bic.w	r3, r3, #2
 8006a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a20      	ldr	r2, [pc, #128]	@ (8006a9c <TIM_OC1_SetConfig+0xd8>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d003      	beq.n	8006a28 <TIM_OC1_SetConfig+0x64>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1f      	ldr	r2, [pc, #124]	@ (8006aa0 <TIM_OC1_SetConfig+0xdc>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d10c      	bne.n	8006a42 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f023 0308 	bic.w	r3, r3, #8
 8006a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f023 0304 	bic.w	r3, r3, #4
 8006a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a15      	ldr	r2, [pc, #84]	@ (8006a9c <TIM_OC1_SetConfig+0xd8>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d003      	beq.n	8006a52 <TIM_OC1_SetConfig+0x8e>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a14      	ldr	r2, [pc, #80]	@ (8006aa0 <TIM_OC1_SetConfig+0xdc>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d111      	bne.n	8006a76 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	685a      	ldr	r2, [r3, #4]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	621a      	str	r2, [r3, #32]
}
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	40010000 	.word	0x40010000
 8006aa0:	40010400 	.word	0x40010400

08006aa4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	f023 0210 	bic.w	r2, r3, #16
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	021b      	lsls	r3, r3, #8
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f023 0320 	bic.w	r3, r3, #32
 8006aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	011b      	lsls	r3, r3, #4
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a22      	ldr	r2, [pc, #136]	@ (8006b88 <TIM_OC2_SetConfig+0xe4>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d003      	beq.n	8006b0c <TIM_OC2_SetConfig+0x68>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a21      	ldr	r2, [pc, #132]	@ (8006b8c <TIM_OC2_SetConfig+0xe8>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d10d      	bne.n	8006b28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	011b      	lsls	r3, r3, #4
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a17      	ldr	r2, [pc, #92]	@ (8006b88 <TIM_OC2_SetConfig+0xe4>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d003      	beq.n	8006b38 <TIM_OC2_SetConfig+0x94>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <TIM_OC2_SetConfig+0xe8>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d113      	bne.n	8006b60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	695b      	ldr	r3, [r3, #20]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	693a      	ldr	r2, [r7, #16]
 8006b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	40010000 	.word	0x40010000
 8006b8c:	40010400 	.word	0x40010400

08006b90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	021b      	lsls	r3, r3, #8
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a21      	ldr	r2, [pc, #132]	@ (8006c70 <TIM_OC3_SetConfig+0xe0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d003      	beq.n	8006bf6 <TIM_OC3_SetConfig+0x66>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a20      	ldr	r2, [pc, #128]	@ (8006c74 <TIM_OC3_SetConfig+0xe4>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d10d      	bne.n	8006c12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a16      	ldr	r2, [pc, #88]	@ (8006c70 <TIM_OC3_SetConfig+0xe0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d003      	beq.n	8006c22 <TIM_OC3_SetConfig+0x92>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a15      	ldr	r2, [pc, #84]	@ (8006c74 <TIM_OC3_SetConfig+0xe4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d113      	bne.n	8006c4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	011b      	lsls	r3, r3, #4
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	011b      	lsls	r3, r3, #4
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	621a      	str	r2, [r3, #32]
}
 8006c64:	bf00      	nop
 8006c66:	371c      	adds	r7, #28
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr
 8006c70:	40010000 	.word	0x40010000
 8006c74:	40010400 	.word	0x40010400

08006c78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	021b      	lsls	r3, r3, #8
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	031b      	lsls	r3, r3, #12
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a12      	ldr	r2, [pc, #72]	@ (8006d1c <TIM_OC4_SetConfig+0xa4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d003      	beq.n	8006ce0 <TIM_OC4_SetConfig+0x68>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a11      	ldr	r2, [pc, #68]	@ (8006d20 <TIM_OC4_SetConfig+0xa8>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d109      	bne.n	8006cf4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	019b      	lsls	r3, r3, #6
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	685a      	ldr	r2, [r3, #4]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	40010000 	.word	0x40010000
 8006d20:	40010400 	.word	0x40010400

08006d24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b087      	sub	sp, #28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a1b      	ldr	r3, [r3, #32]
 8006d34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	f023 0201 	bic.w	r2, r3, #1
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	011b      	lsls	r3, r3, #4
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f023 030a 	bic.w	r3, r3, #10
 8006d60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d62:	697a      	ldr	r2, [r7, #20]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	693a      	ldr	r2, [r7, #16]
 8006d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	621a      	str	r2, [r3, #32]
}
 8006d76:	bf00      	nop
 8006d78:	371c      	adds	r7, #28
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr

08006d82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d82:	b480      	push	{r7}
 8006d84:	b087      	sub	sp, #28
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	60f8      	str	r0, [r7, #12]
 8006d8a:	60b9      	str	r1, [r7, #8]
 8006d8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	f023 0210 	bic.w	r2, r3, #16
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	699b      	ldr	r3, [r3, #24]
 8006d9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006dac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	031b      	lsls	r3, r3, #12
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dbe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	621a      	str	r2, [r3, #32]
}
 8006dd6:	bf00      	nop
 8006dd8:	371c      	adds	r7, #28
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b085      	sub	sp, #20
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006df8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f043 0307 	orr.w	r3, r3, #7
 8006e04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	609a      	str	r2, [r3, #8]
}
 8006e0c:	bf00      	nop
 8006e0e:	3714      	adds	r7, #20
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
 8006e24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	021a      	lsls	r2, r3, #8
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	609a      	str	r2, [r3, #8]
}
 8006e4c:	bf00      	nop
 8006e4e:	371c      	adds	r7, #28
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b087      	sub	sp, #28
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	f003 031f 	and.w	r3, r3, #31
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6a1a      	ldr	r2, [r3, #32]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	43db      	mvns	r3, r3
 8006e7a:	401a      	ands	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6a1a      	ldr	r2, [r3, #32]
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f003 031f 	and.w	r3, r3, #31
 8006e8a:	6879      	ldr	r1, [r7, #4]
 8006e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e90:	431a      	orrs	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	bf00      	nop
 8006e98:	371c      	adds	r7, #28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
	...

08006ea4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d101      	bne.n	8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006eb8:	2302      	movs	r3, #2
 8006eba:	e05a      	b.n	8006f72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ee2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a21      	ldr	r2, [pc, #132]	@ (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d022      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f08:	d01d      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d018      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a1b      	ldr	r2, [pc, #108]	@ (8006f88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d013      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a1a      	ldr	r2, [pc, #104]	@ (8006f8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d00e      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a18      	ldr	r2, [pc, #96]	@ (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d009      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a17      	ldr	r2, [pc, #92]	@ (8006f94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d004      	beq.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a15      	ldr	r2, [pc, #84]	@ (8006f98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d10c      	bne.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3714      	adds	r7, #20
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	40010000 	.word	0x40010000
 8006f84:	40000400 	.word	0x40000400
 8006f88:	40000800 	.word	0x40000800
 8006f8c:	40000c00 	.word	0x40000c00
 8006f90:	40010400 	.word	0x40010400
 8006f94:	40014000 	.word	0x40014000
 8006f98:	40001800 	.word	0x40001800

08006f9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d101      	bne.n	8006fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006fb4:	2302      	movs	r3, #2
 8006fb6:	e03d      	b.n	8007034 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	69db      	ldr	r3, [r3, #28]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800705c:	bf00      	nop
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d101      	bne.n	800707a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e03f      	b.n	80070fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d106      	bne.n	8007094 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f7fb fba2 	bl	80027d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2224      	movs	r2, #36	@ 0x24
 8007098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68da      	ldr	r2, [r3, #12]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 fddf 	bl	8007c70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	691a      	ldr	r2, [r3, #16]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80070c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	695a      	ldr	r2, [r3, #20]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80070d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	68da      	ldr	r2, [r3, #12]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2220      	movs	r2, #32
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2220      	movs	r2, #32
 80070f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b08a      	sub	sp, #40	@ 0x28
 8007106:	af02      	add	r7, sp, #8
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	603b      	str	r3, [r7, #0]
 800710e:	4613      	mov	r3, r2
 8007110:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800711c:	b2db      	uxtb	r3, r3
 800711e:	2b20      	cmp	r3, #32
 8007120:	d17c      	bne.n	800721c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <HAL_UART_Transmit+0x2c>
 8007128:	88fb      	ldrh	r3, [r7, #6]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e075      	b.n	800721e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007138:	2b01      	cmp	r3, #1
 800713a:	d101      	bne.n	8007140 <HAL_UART_Transmit+0x3e>
 800713c:	2302      	movs	r3, #2
 800713e:	e06e      	b.n	800721e <HAL_UART_Transmit+0x11c>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2221      	movs	r2, #33	@ 0x21
 8007152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007156:	f7fb fc8b 	bl	8002a70 <HAL_GetTick>
 800715a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	88fa      	ldrh	r2, [r7, #6]
 8007160:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	88fa      	ldrh	r2, [r7, #6]
 8007166:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007170:	d108      	bne.n	8007184 <HAL_UART_Transmit+0x82>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800717a:	2300      	movs	r3, #0
 800717c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	61bb      	str	r3, [r7, #24]
 8007182:	e003      	b.n	800718c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007188:	2300      	movs	r3, #0
 800718a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007194:	e02a      	b.n	80071ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	9300      	str	r3, [sp, #0]
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2200      	movs	r2, #0
 800719e:	2180      	movs	r1, #128	@ 0x80
 80071a0:	68f8      	ldr	r0, [r7, #12]
 80071a2:	f000 fb1f 	bl	80077e4 <UART_WaitOnFlagUntilTimeout>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d001      	beq.n	80071b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e036      	b.n	800721e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10b      	bne.n	80071ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	3302      	adds	r3, #2
 80071ca:	61bb      	str	r3, [r7, #24]
 80071cc:	e007      	b.n	80071de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	781a      	ldrb	r2, [r3, #0]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	3301      	adds	r3, #1
 80071dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	3b01      	subs	r3, #1
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1cf      	bne.n	8007196 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	2200      	movs	r2, #0
 80071fe:	2140      	movs	r1, #64	@ 0x40
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f000 faef 	bl	80077e4 <UART_WaitOnFlagUntilTimeout>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d001      	beq.n	8007210 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e006      	b.n	800721e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007218:	2300      	movs	r3, #0
 800721a:	e000      	b.n	800721e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800721c:	2302      	movs	r3, #2
  }
}
 800721e:	4618      	mov	r0, r3
 8007220:	3720      	adds	r7, #32
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b084      	sub	sp, #16
 800722a:	af00      	add	r7, sp, #0
 800722c:	60f8      	str	r0, [r7, #12]
 800722e:	60b9      	str	r1, [r7, #8]
 8007230:	4613      	mov	r3, r2
 8007232:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800723a:	b2db      	uxtb	r3, r3
 800723c:	2b20      	cmp	r3, #32
 800723e:	d11d      	bne.n	800727c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d002      	beq.n	800724c <HAL_UART_Receive_IT+0x26>
 8007246:	88fb      	ldrh	r3, [r7, #6]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e016      	b.n	800727e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007256:	2b01      	cmp	r3, #1
 8007258:	d101      	bne.n	800725e <HAL_UART_Receive_IT+0x38>
 800725a:	2302      	movs	r3, #2
 800725c:	e00f      	b.n	800727e <HAL_UART_Receive_IT+0x58>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2200      	movs	r2, #0
 800726a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800726c:	88fb      	ldrh	r3, [r7, #6]
 800726e:	461a      	mov	r2, r3
 8007270:	68b9      	ldr	r1, [r7, #8]
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 fb24 	bl	80078c0 <UART_Start_Receive_IT>
 8007278:	4603      	mov	r3, r0
 800727a:	e000      	b.n	800727e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800727c:	2302      	movs	r3, #2
  }
}
 800727e:	4618      	mov	r0, r3
 8007280:	3710      	adds	r7, #16
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
	...

08007288 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b0ba      	sub	sp, #232	@ 0xe8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072ae:	2300      	movs	r3, #0
 80072b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072be:	f003 030f 	and.w	r3, r3, #15
 80072c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10f      	bne.n	80072ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d2:	f003 0320 	and.w	r3, r3, #32
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d009      	beq.n	80072ee <HAL_UART_IRQHandler+0x66>
 80072da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d003      	beq.n	80072ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 fc07 	bl	8007afa <UART_Receive_IT>
      return;
 80072ec:	e256      	b.n	800779c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f000 80de 	beq.w	80074b4 <HAL_UART_IRQHandler+0x22c>
 80072f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072fc:	f003 0301 	and.w	r3, r3, #1
 8007300:	2b00      	cmp	r3, #0
 8007302:	d106      	bne.n	8007312 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007308:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 80d1 	beq.w	80074b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00b      	beq.n	8007336 <HAL_UART_IRQHandler+0xae>
 800731e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007326:	2b00      	cmp	r3, #0
 8007328:	d005      	beq.n	8007336 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732e:	f043 0201 	orr.w	r2, r3, #1
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800733a:	f003 0304 	and.w	r3, r3, #4
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00b      	beq.n	800735a <HAL_UART_IRQHandler+0xd2>
 8007342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007346:	f003 0301 	and.w	r3, r3, #1
 800734a:	2b00      	cmp	r3, #0
 800734c:	d005      	beq.n	800735a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007352:	f043 0202 	orr.w	r2, r3, #2
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800735a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800735e:	f003 0302 	and.w	r3, r3, #2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <HAL_UART_IRQHandler+0xf6>
 8007366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	d005      	beq.n	800737e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007376:	f043 0204 	orr.w	r2, r3, #4
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800737e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007382:	f003 0308 	and.w	r3, r3, #8
 8007386:	2b00      	cmp	r3, #0
 8007388:	d011      	beq.n	80073ae <HAL_UART_IRQHandler+0x126>
 800738a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800738e:	f003 0320 	and.w	r3, r3, #32
 8007392:	2b00      	cmp	r3, #0
 8007394:	d105      	bne.n	80073a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007396:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d005      	beq.n	80073ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	f043 0208 	orr.w	r2, r3, #8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 81ed 	beq.w	8007792 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073bc:	f003 0320 	and.w	r3, r3, #32
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d008      	beq.n	80073d6 <HAL_UART_IRQHandler+0x14e>
 80073c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c8:	f003 0320 	and.w	r3, r3, #32
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d002      	beq.n	80073d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fb92 	bl	8007afa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073e0:	2b40      	cmp	r3, #64	@ 0x40
 80073e2:	bf0c      	ite	eq
 80073e4:	2301      	moveq	r3, #1
 80073e6:	2300      	movne	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f2:	f003 0308 	and.w	r3, r3, #8
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d103      	bne.n	8007402 <HAL_UART_IRQHandler+0x17a>
 80073fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d04f      	beq.n	80074a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fa9a 	bl	800793c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007412:	2b40      	cmp	r3, #64	@ 0x40
 8007414:	d141      	bne.n	800749a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3314      	adds	r3, #20
 800741c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007424:	e853 3f00 	ldrex	r3, [r3]
 8007428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800742c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007430:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3314      	adds	r3, #20
 800743e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007442:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800744e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800745a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1d9      	bne.n	8007416 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007466:	2b00      	cmp	r3, #0
 8007468:	d013      	beq.n	8007492 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746e:	4a7d      	ldr	r2, [pc, #500]	@ (8007664 <HAL_UART_IRQHandler+0x3dc>)
 8007470:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	4618      	mov	r0, r3
 8007478:	f7fc fc54 	bl	8003d24 <HAL_DMA_Abort_IT>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d016      	beq.n	80074b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800748c:	4610      	mov	r0, r2
 800748e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007490:	e00e      	b.n	80074b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f990 	bl	80077b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007498:	e00a      	b.n	80074b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f98c 	bl	80077b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a0:	e006      	b.n	80074b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 f988 	bl	80077b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80074ae:	e170      	b.n	8007792 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b0:	bf00      	nop
    return;
 80074b2:	e16e      	b.n	8007792 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	f040 814a 	bne.w	8007752 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c2:	f003 0310 	and.w	r3, r3, #16
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 8143 	beq.w	8007752 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80074cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074d0:	f003 0310 	and.w	r3, r3, #16
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f000 813c 	beq.w	8007752 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074da:	2300      	movs	r3, #0
 80074dc:	60bb      	str	r3, [r7, #8]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	60bb      	str	r3, [r7, #8]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	60bb      	str	r3, [r7, #8]
 80074ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074fa:	2b40      	cmp	r3, #64	@ 0x40
 80074fc:	f040 80b4 	bne.w	8007668 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800750c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007510:	2b00      	cmp	r3, #0
 8007512:	f000 8140 	beq.w	8007796 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800751a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800751e:	429a      	cmp	r2, r3
 8007520:	f080 8139 	bcs.w	8007796 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800752a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007536:	f000 8088 	beq.w	800764a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	330c      	adds	r3, #12
 8007540:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007544:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007550:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007558:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	330c      	adds	r3, #12
 8007562:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007566:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800756a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007572:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007576:	e841 2300 	strex	r3, r2, [r1]
 800757a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800757e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1d9      	bne.n	800753a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3314      	adds	r3, #20
 800758c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007596:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007598:	f023 0301 	bic.w	r3, r3, #1
 800759c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3314      	adds	r3, #20
 80075a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1e1      	bne.n	8007586 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3314      	adds	r3, #20
 80075c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3314      	adds	r3, #20
 80075e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075ee:	e841 2300 	strex	r3, r2, [r1]
 80075f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e3      	bne.n	80075c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2220      	movs	r2, #32
 80075fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	330c      	adds	r3, #12
 800760e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007618:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800761a:	f023 0310 	bic.w	r3, r3, #16
 800761e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	330c      	adds	r3, #12
 8007628:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800762c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800762e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007630:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007632:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007634:	e841 2300 	strex	r3, r2, [r1]
 8007638:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800763a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1e3      	bne.n	8007608 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007644:	4618      	mov	r0, r3
 8007646:	f7fc fafd 	bl	8003c44 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007652:	b29b      	uxth	r3, r3
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	b29b      	uxth	r3, r3
 8007658:	4619      	mov	r1, r3
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f8b6 	bl	80077cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007660:	e099      	b.n	8007796 <HAL_UART_IRQHandler+0x50e>
 8007662:	bf00      	nop
 8007664:	08007a03 	.word	0x08007a03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007670:	b29b      	uxth	r3, r3
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 808b 	beq.w	800779a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007684:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 8086 	beq.w	800779a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	330c      	adds	r3, #12
 8007694:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800769e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80076b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e3      	bne.n	800768e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3314      	adds	r3, #20
 80076cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	623b      	str	r3, [r7, #32]
   return(result);
 80076d6:	6a3b      	ldr	r3, [r7, #32]
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3314      	adds	r3, #20
 80076e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80076ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80076ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f2:	e841 2300 	strex	r3, r2, [r1]
 80076f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1e3      	bne.n	80076c6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2220      	movs	r2, #32
 8007702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	60fb      	str	r3, [r7, #12]
   return(result);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 0310 	bic.w	r3, r3, #16
 8007722:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	330c      	adds	r3, #12
 800772c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007730:	61fa      	str	r2, [r7, #28]
 8007732:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	69b9      	ldr	r1, [r7, #24]
 8007736:	69fa      	ldr	r2, [r7, #28]
 8007738:	e841 2300 	strex	r3, r2, [r1]
 800773c:	617b      	str	r3, [r7, #20]
   return(result);
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1e3      	bne.n	800770c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007744:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007748:	4619      	mov	r1, r3
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f83e 	bl	80077cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007750:	e023      	b.n	800779a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800775a:	2b00      	cmp	r3, #0
 800775c:	d009      	beq.n	8007772 <HAL_UART_IRQHandler+0x4ea>
 800775e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f95d 	bl	8007a2a <UART_Transmit_IT>
    return;
 8007770:	e014      	b.n	800779c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00e      	beq.n	800779c <HAL_UART_IRQHandler+0x514>
 800777e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007786:	2b00      	cmp	r3, #0
 8007788:	d008      	beq.n	800779c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f99d 	bl	8007aca <UART_EndTransmit_IT>
    return;
 8007790:	e004      	b.n	800779c <HAL_UART_IRQHandler+0x514>
    return;
 8007792:	bf00      	nop
 8007794:	e002      	b.n	800779c <HAL_UART_IRQHandler+0x514>
      return;
 8007796:	bf00      	nop
 8007798:	e000      	b.n	800779c <HAL_UART_IRQHandler+0x514>
      return;
 800779a:	bf00      	nop
  }
}
 800779c:	37e8      	adds	r7, #232	@ 0xe8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop

080077a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077d8:	bf00      	nop
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b090      	sub	sp, #64	@ 0x40
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	603b      	str	r3, [r7, #0]
 80077f0:	4613      	mov	r3, r2
 80077f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077f4:	e050      	b.n	8007898 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077fc:	d04c      	beq.n	8007898 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007800:	2b00      	cmp	r3, #0
 8007802:	d007      	beq.n	8007814 <UART_WaitOnFlagUntilTimeout+0x30>
 8007804:	f7fb f934 	bl	8002a70 <HAL_GetTick>
 8007808:	4602      	mov	r2, r0
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007810:	429a      	cmp	r2, r3
 8007812:	d241      	bcs.n	8007898 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	330c      	adds	r3, #12
 800781a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781e:	e853 3f00 	ldrex	r3, [r3]
 8007822:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007826:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800782a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	330c      	adds	r3, #12
 8007832:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007834:	637a      	str	r2, [r7, #52]	@ 0x34
 8007836:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007838:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800783a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800783c:	e841 2300 	strex	r3, r2, [r1]
 8007840:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1e5      	bne.n	8007814 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3314      	adds	r3, #20
 800784e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	e853 3f00 	ldrex	r3, [r3]
 8007856:	613b      	str	r3, [r7, #16]
   return(result);
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	f023 0301 	bic.w	r3, r3, #1
 800785e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3314      	adds	r3, #20
 8007866:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007868:	623a      	str	r2, [r7, #32]
 800786a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	69f9      	ldr	r1, [r7, #28]
 800786e:	6a3a      	ldr	r2, [r7, #32]
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	61bb      	str	r3, [r7, #24]
   return(result);
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e5      	bne.n	8007848 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2220      	movs	r2, #32
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2220      	movs	r2, #32
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e00f      	b.n	80078b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	4013      	ands	r3, r2
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	bf0c      	ite	eq
 80078a8:	2301      	moveq	r3, #1
 80078aa:	2300      	movne	r3, #0
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	461a      	mov	r2, r3
 80078b0:	79fb      	ldrb	r3, [r7, #7]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d09f      	beq.n	80077f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3740      	adds	r7, #64	@ 0x40
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	4613      	mov	r3, r2
 80078cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	88fa      	ldrh	r2, [r7, #6]
 80078d8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	88fa      	ldrh	r2, [r7, #6]
 80078de:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2222      	movs	r2, #34	@ 0x22
 80078ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d007      	beq.n	800790e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68da      	ldr	r2, [r3, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800790c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	695a      	ldr	r2, [r3, #20]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f042 0201 	orr.w	r2, r2, #1
 800791c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68da      	ldr	r2, [r3, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f042 0220 	orr.w	r2, r2, #32
 800792c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800793c:	b480      	push	{r7}
 800793e:	b095      	sub	sp, #84	@ 0x54
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	330c      	adds	r3, #12
 800794a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800794e:	e853 3f00 	ldrex	r3, [r3]
 8007952:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800795a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	330c      	adds	r3, #12
 8007962:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007964:	643a      	str	r2, [r7, #64]	@ 0x40
 8007966:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800796a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800796c:	e841 2300 	strex	r3, r2, [r1]
 8007970:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e5      	bne.n	8007944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	3314      	adds	r3, #20
 800797e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	e853 3f00 	ldrex	r3, [r3]
 8007986:	61fb      	str	r3, [r7, #28]
   return(result);
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	f023 0301 	bic.w	r3, r3, #1
 800798e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3314      	adds	r3, #20
 8007996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007998:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800799a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800799e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079a0:	e841 2300 	strex	r3, r2, [r1]
 80079a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1e5      	bne.n	8007978 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d119      	bne.n	80079e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	330c      	adds	r3, #12
 80079ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f023 0310 	bic.w	r3, r3, #16
 80079ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	330c      	adds	r3, #12
 80079d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079d4:	61ba      	str	r2, [r7, #24]
 80079d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	6979      	ldr	r1, [r7, #20]
 80079da:	69ba      	ldr	r2, [r7, #24]
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	613b      	str	r3, [r7, #16]
   return(result);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e5      	bne.n	80079b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2220      	movs	r2, #32
 80079ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80079f6:	bf00      	nop
 80079f8:	3754      	adds	r7, #84	@ 0x54
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b084      	sub	sp, #16
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f7ff fecb 	bl	80077b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a22:	bf00      	nop
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b085      	sub	sp, #20
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	2b21      	cmp	r3, #33	@ 0x21
 8007a3c:	d13e      	bne.n	8007abc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a46:	d114      	bne.n	8007a72 <UART_Transmit_IT+0x48>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d110      	bne.n	8007a72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6a1b      	ldr	r3, [r3, #32]
 8007a54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	881b      	ldrh	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	1c9a      	adds	r2, r3, #2
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	621a      	str	r2, [r3, #32]
 8007a70:	e008      	b.n	8007a84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	1c59      	adds	r1, r3, #1
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	6211      	str	r1, [r2, #32]
 8007a7c:	781a      	ldrb	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	4619      	mov	r1, r3
 8007a92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10f      	bne.n	8007ab8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68da      	ldr	r2, [r3, #12]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007aa6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ab6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	e000      	b.n	8007abe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007abc:	2302      	movs	r3, #2
  }
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3714      	adds	r7, #20
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr

08007aca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b082      	sub	sp, #8
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ae0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2220      	movs	r2, #32
 8007ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff fe5a 	bl	80077a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b08c      	sub	sp, #48	@ 0x30
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b22      	cmp	r3, #34	@ 0x22
 8007b0c:	f040 80ab 	bne.w	8007c66 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b18:	d117      	bne.n	8007b4a <UART_Receive_IT+0x50>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d113      	bne.n	8007b4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b42:	1c9a      	adds	r2, r3, #2
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b48:	e026      	b.n	8007b98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007b50:	2300      	movs	r3, #0
 8007b52:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b5c:	d007      	beq.n	8007b6e <UART_Receive_IT+0x74>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d10a      	bne.n	8007b7c <UART_Receive_IT+0x82>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d106      	bne.n	8007b7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	b2da      	uxtb	r2, r3
 8007b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b78:	701a      	strb	r2, [r3, #0]
 8007b7a:	e008      	b.n	8007b8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b88:	b2da      	uxtb	r2, r3
 8007b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b92:	1c5a      	adds	r2, r3, #1
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d15a      	bne.n	8007c62 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68da      	ldr	r2, [r3, #12]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f022 0220 	bic.w	r2, r2, #32
 8007bba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007bca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	695a      	ldr	r2, [r3, #20]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f022 0201 	bic.w	r2, r2, #1
 8007bda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d135      	bne.n	8007c58 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	330c      	adds	r3, #12
 8007bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	e853 3f00 	ldrex	r3, [r3]
 8007c00:	613b      	str	r3, [r7, #16]
   return(result);
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f023 0310 	bic.w	r3, r3, #16
 8007c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	330c      	adds	r3, #12
 8007c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c12:	623a      	str	r2, [r7, #32]
 8007c14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c16:	69f9      	ldr	r1, [r7, #28]
 8007c18:	6a3a      	ldr	r2, [r7, #32]
 8007c1a:	e841 2300 	strex	r3, r2, [r1]
 8007c1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1e5      	bne.n	8007bf2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0310 	and.w	r3, r3, #16
 8007c30:	2b10      	cmp	r3, #16
 8007c32:	d10a      	bne.n	8007c4a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c34:	2300      	movs	r3, #0
 8007c36:	60fb      	str	r3, [r7, #12]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	60fb      	str	r3, [r7, #12]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	60fb      	str	r3, [r7, #12]
 8007c48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c4e:	4619      	mov	r1, r3
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f7ff fdbb 	bl	80077cc <HAL_UARTEx_RxEventCallback>
 8007c56:	e002      	b.n	8007c5e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f001 ff61 	bl	8009b20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	e002      	b.n	8007c68 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	e000      	b.n	8007c68 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007c66:	2302      	movs	r3, #2
  }
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3730      	adds	r7, #48	@ 0x30
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c74:	b0c0      	sub	sp, #256	@ 0x100
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c8c:	68d9      	ldr	r1, [r3, #12]
 8007c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	ea40 0301 	orr.w	r3, r0, r1
 8007c98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c9e:	689a      	ldr	r2, [r3, #8]
 8007ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	431a      	orrs	r2, r3
 8007cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007cc8:	f021 010c 	bic.w	r1, r1, #12
 8007ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007cd6:	430b      	orrs	r3, r1
 8007cd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cea:	6999      	ldr	r1, [r3, #24]
 8007cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	ea40 0301 	orr.w	r3, r0, r1
 8007cf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	4b8f      	ldr	r3, [pc, #572]	@ (8007f3c <UART_SetConfig+0x2cc>)
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d005      	beq.n	8007d10 <UART_SetConfig+0xa0>
 8007d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007f40 <UART_SetConfig+0x2d0>)
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d104      	bne.n	8007d1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d10:	f7fd fa2c 	bl	800516c <HAL_RCC_GetPCLK2Freq>
 8007d14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007d18:	e003      	b.n	8007d22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d1a:	f7fd fa13 	bl	8005144 <HAL_RCC_GetPCLK1Freq>
 8007d1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d2c:	f040 810c 	bne.w	8007f48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d34:	2200      	movs	r2, #0
 8007d36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007d42:	4622      	mov	r2, r4
 8007d44:	462b      	mov	r3, r5
 8007d46:	1891      	adds	r1, r2, r2
 8007d48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007d4a:	415b      	adcs	r3, r3
 8007d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007d52:	4621      	mov	r1, r4
 8007d54:	eb12 0801 	adds.w	r8, r2, r1
 8007d58:	4629      	mov	r1, r5
 8007d5a:	eb43 0901 	adc.w	r9, r3, r1
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	f04f 0300 	mov.w	r3, #0
 8007d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d72:	4690      	mov	r8, r2
 8007d74:	4699      	mov	r9, r3
 8007d76:	4623      	mov	r3, r4
 8007d78:	eb18 0303 	adds.w	r3, r8, r3
 8007d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d80:	462b      	mov	r3, r5
 8007d82:	eb49 0303 	adc.w	r3, r9, r3
 8007d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007d9e:	460b      	mov	r3, r1
 8007da0:	18db      	adds	r3, r3, r3
 8007da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007da4:	4613      	mov	r3, r2
 8007da6:	eb42 0303 	adc.w	r3, r2, r3
 8007daa:	657b      	str	r3, [r7, #84]	@ 0x54
 8007dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007db4:	f7f8 fe4e 	bl	8000a54 <__aeabi_uldivmod>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4b61      	ldr	r3, [pc, #388]	@ (8007f44 <UART_SetConfig+0x2d4>)
 8007dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8007dc2:	095b      	lsrs	r3, r3, #5
 8007dc4:	011c      	lsls	r4, r3, #4
 8007dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007dd8:	4642      	mov	r2, r8
 8007dda:	464b      	mov	r3, r9
 8007ddc:	1891      	adds	r1, r2, r2
 8007dde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007de0:	415b      	adcs	r3, r3
 8007de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007de8:	4641      	mov	r1, r8
 8007dea:	eb12 0a01 	adds.w	sl, r2, r1
 8007dee:	4649      	mov	r1, r9
 8007df0:	eb43 0b01 	adc.w	fp, r3, r1
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e08:	4692      	mov	sl, r2
 8007e0a:	469b      	mov	fp, r3
 8007e0c:	4643      	mov	r3, r8
 8007e0e:	eb1a 0303 	adds.w	r3, sl, r3
 8007e12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e16:	464b      	mov	r3, r9
 8007e18:	eb4b 0303 	adc.w	r3, fp, r3
 8007e1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007e30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007e34:	460b      	mov	r3, r1
 8007e36:	18db      	adds	r3, r3, r3
 8007e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	eb42 0303 	adc.w	r3, r2, r3
 8007e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007e46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007e4a:	f7f8 fe03 	bl	8000a54 <__aeabi_uldivmod>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	460b      	mov	r3, r1
 8007e52:	4611      	mov	r1, r2
 8007e54:	4b3b      	ldr	r3, [pc, #236]	@ (8007f44 <UART_SetConfig+0x2d4>)
 8007e56:	fba3 2301 	umull	r2, r3, r3, r1
 8007e5a:	095b      	lsrs	r3, r3, #5
 8007e5c:	2264      	movs	r2, #100	@ 0x64
 8007e5e:	fb02 f303 	mul.w	r3, r2, r3
 8007e62:	1acb      	subs	r3, r1, r3
 8007e64:	00db      	lsls	r3, r3, #3
 8007e66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007e6a:	4b36      	ldr	r3, [pc, #216]	@ (8007f44 <UART_SetConfig+0x2d4>)
 8007e6c:	fba3 2302 	umull	r2, r3, r3, r2
 8007e70:	095b      	lsrs	r3, r3, #5
 8007e72:	005b      	lsls	r3, r3, #1
 8007e74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007e78:	441c      	add	r4, r3
 8007e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007e84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007e88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007e8c:	4642      	mov	r2, r8
 8007e8e:	464b      	mov	r3, r9
 8007e90:	1891      	adds	r1, r2, r2
 8007e92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007e94:	415b      	adcs	r3, r3
 8007e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007e9c:	4641      	mov	r1, r8
 8007e9e:	1851      	adds	r1, r2, r1
 8007ea0:	6339      	str	r1, [r7, #48]	@ 0x30
 8007ea2:	4649      	mov	r1, r9
 8007ea4:	414b      	adcs	r3, r1
 8007ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea8:	f04f 0200 	mov.w	r2, #0
 8007eac:	f04f 0300 	mov.w	r3, #0
 8007eb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007eb4:	4659      	mov	r1, fp
 8007eb6:	00cb      	lsls	r3, r1, #3
 8007eb8:	4651      	mov	r1, sl
 8007eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ebe:	4651      	mov	r1, sl
 8007ec0:	00ca      	lsls	r2, r1, #3
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	4642      	mov	r2, r8
 8007eca:	189b      	adds	r3, r3, r2
 8007ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ed0:	464b      	mov	r3, r9
 8007ed2:	460a      	mov	r2, r1
 8007ed4:	eb42 0303 	adc.w	r3, r2, r3
 8007ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ee8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007eec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	18db      	adds	r3, r3, r3
 8007ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	eb42 0303 	adc.w	r3, r2, r3
 8007efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007f02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007f06:	f7f8 fda5 	bl	8000a54 <__aeabi_uldivmod>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f44 <UART_SetConfig+0x2d4>)
 8007f10:	fba3 1302 	umull	r1, r3, r3, r2
 8007f14:	095b      	lsrs	r3, r3, #5
 8007f16:	2164      	movs	r1, #100	@ 0x64
 8007f18:	fb01 f303 	mul.w	r3, r1, r3
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	00db      	lsls	r3, r3, #3
 8007f20:	3332      	adds	r3, #50	@ 0x32
 8007f22:	4a08      	ldr	r2, [pc, #32]	@ (8007f44 <UART_SetConfig+0x2d4>)
 8007f24:	fba2 2303 	umull	r2, r3, r2, r3
 8007f28:	095b      	lsrs	r3, r3, #5
 8007f2a:	f003 0207 	and.w	r2, r3, #7
 8007f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4422      	add	r2, r4
 8007f36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f38:	e106      	b.n	8008148 <UART_SetConfig+0x4d8>
 8007f3a:	bf00      	nop
 8007f3c:	40011000 	.word	0x40011000
 8007f40:	40011400 	.word	0x40011400
 8007f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007f52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007f5a:	4642      	mov	r2, r8
 8007f5c:	464b      	mov	r3, r9
 8007f5e:	1891      	adds	r1, r2, r2
 8007f60:	6239      	str	r1, [r7, #32]
 8007f62:	415b      	adcs	r3, r3
 8007f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f6a:	4641      	mov	r1, r8
 8007f6c:	1854      	adds	r4, r2, r1
 8007f6e:	4649      	mov	r1, r9
 8007f70:	eb43 0501 	adc.w	r5, r3, r1
 8007f74:	f04f 0200 	mov.w	r2, #0
 8007f78:	f04f 0300 	mov.w	r3, #0
 8007f7c:	00eb      	lsls	r3, r5, #3
 8007f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f82:	00e2      	lsls	r2, r4, #3
 8007f84:	4614      	mov	r4, r2
 8007f86:	461d      	mov	r5, r3
 8007f88:	4643      	mov	r3, r8
 8007f8a:	18e3      	adds	r3, r4, r3
 8007f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f90:	464b      	mov	r3, r9
 8007f92:	eb45 0303 	adc.w	r3, r5, r3
 8007f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007fa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007faa:	f04f 0200 	mov.w	r2, #0
 8007fae:	f04f 0300 	mov.w	r3, #0
 8007fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007fb6:	4629      	mov	r1, r5
 8007fb8:	008b      	lsls	r3, r1, #2
 8007fba:	4621      	mov	r1, r4
 8007fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	008a      	lsls	r2, r1, #2
 8007fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007fc8:	f7f8 fd44 	bl	8000a54 <__aeabi_uldivmod>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	4b60      	ldr	r3, [pc, #384]	@ (8008154 <UART_SetConfig+0x4e4>)
 8007fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8007fd6:	095b      	lsrs	r3, r3, #5
 8007fd8:	011c      	lsls	r4, r3, #4
 8007fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007fe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007fec:	4642      	mov	r2, r8
 8007fee:	464b      	mov	r3, r9
 8007ff0:	1891      	adds	r1, r2, r2
 8007ff2:	61b9      	str	r1, [r7, #24]
 8007ff4:	415b      	adcs	r3, r3
 8007ff6:	61fb      	str	r3, [r7, #28]
 8007ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ffc:	4641      	mov	r1, r8
 8007ffe:	1851      	adds	r1, r2, r1
 8008000:	6139      	str	r1, [r7, #16]
 8008002:	4649      	mov	r1, r9
 8008004:	414b      	adcs	r3, r1
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008014:	4659      	mov	r1, fp
 8008016:	00cb      	lsls	r3, r1, #3
 8008018:	4651      	mov	r1, sl
 800801a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800801e:	4651      	mov	r1, sl
 8008020:	00ca      	lsls	r2, r1, #3
 8008022:	4610      	mov	r0, r2
 8008024:	4619      	mov	r1, r3
 8008026:	4603      	mov	r3, r0
 8008028:	4642      	mov	r2, r8
 800802a:	189b      	adds	r3, r3, r2
 800802c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008030:	464b      	mov	r3, r9
 8008032:	460a      	mov	r2, r1
 8008034:	eb42 0303 	adc.w	r3, r2, r3
 8008038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800803c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008046:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008048:	f04f 0200 	mov.w	r2, #0
 800804c:	f04f 0300 	mov.w	r3, #0
 8008050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008054:	4649      	mov	r1, r9
 8008056:	008b      	lsls	r3, r1, #2
 8008058:	4641      	mov	r1, r8
 800805a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800805e:	4641      	mov	r1, r8
 8008060:	008a      	lsls	r2, r1, #2
 8008062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008066:	f7f8 fcf5 	bl	8000a54 <__aeabi_uldivmod>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4611      	mov	r1, r2
 8008070:	4b38      	ldr	r3, [pc, #224]	@ (8008154 <UART_SetConfig+0x4e4>)
 8008072:	fba3 2301 	umull	r2, r3, r3, r1
 8008076:	095b      	lsrs	r3, r3, #5
 8008078:	2264      	movs	r2, #100	@ 0x64
 800807a:	fb02 f303 	mul.w	r3, r2, r3
 800807e:	1acb      	subs	r3, r1, r3
 8008080:	011b      	lsls	r3, r3, #4
 8008082:	3332      	adds	r3, #50	@ 0x32
 8008084:	4a33      	ldr	r2, [pc, #204]	@ (8008154 <UART_SetConfig+0x4e4>)
 8008086:	fba2 2303 	umull	r2, r3, r2, r3
 800808a:	095b      	lsrs	r3, r3, #5
 800808c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008090:	441c      	add	r4, r3
 8008092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008096:	2200      	movs	r2, #0
 8008098:	673b      	str	r3, [r7, #112]	@ 0x70
 800809a:	677a      	str	r2, [r7, #116]	@ 0x74
 800809c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80080a0:	4642      	mov	r2, r8
 80080a2:	464b      	mov	r3, r9
 80080a4:	1891      	adds	r1, r2, r2
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	415b      	adcs	r3, r3
 80080aa:	60fb      	str	r3, [r7, #12]
 80080ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080b0:	4641      	mov	r1, r8
 80080b2:	1851      	adds	r1, r2, r1
 80080b4:	6039      	str	r1, [r7, #0]
 80080b6:	4649      	mov	r1, r9
 80080b8:	414b      	adcs	r3, r1
 80080ba:	607b      	str	r3, [r7, #4]
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	f04f 0300 	mov.w	r3, #0
 80080c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80080c8:	4659      	mov	r1, fp
 80080ca:	00cb      	lsls	r3, r1, #3
 80080cc:	4651      	mov	r1, sl
 80080ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080d2:	4651      	mov	r1, sl
 80080d4:	00ca      	lsls	r2, r1, #3
 80080d6:	4610      	mov	r0, r2
 80080d8:	4619      	mov	r1, r3
 80080da:	4603      	mov	r3, r0
 80080dc:	4642      	mov	r2, r8
 80080de:	189b      	adds	r3, r3, r2
 80080e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080e2:	464b      	mov	r3, r9
 80080e4:	460a      	mov	r2, r1
 80080e6:	eb42 0303 	adc.w	r3, r2, r3
 80080ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80080ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80080f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80080f8:	f04f 0200 	mov.w	r2, #0
 80080fc:	f04f 0300 	mov.w	r3, #0
 8008100:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008104:	4649      	mov	r1, r9
 8008106:	008b      	lsls	r3, r1, #2
 8008108:	4641      	mov	r1, r8
 800810a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800810e:	4641      	mov	r1, r8
 8008110:	008a      	lsls	r2, r1, #2
 8008112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008116:	f7f8 fc9d 	bl	8000a54 <__aeabi_uldivmod>
 800811a:	4602      	mov	r2, r0
 800811c:	460b      	mov	r3, r1
 800811e:	4b0d      	ldr	r3, [pc, #52]	@ (8008154 <UART_SetConfig+0x4e4>)
 8008120:	fba3 1302 	umull	r1, r3, r3, r2
 8008124:	095b      	lsrs	r3, r3, #5
 8008126:	2164      	movs	r1, #100	@ 0x64
 8008128:	fb01 f303 	mul.w	r3, r1, r3
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	011b      	lsls	r3, r3, #4
 8008130:	3332      	adds	r3, #50	@ 0x32
 8008132:	4a08      	ldr	r2, [pc, #32]	@ (8008154 <UART_SetConfig+0x4e4>)
 8008134:	fba2 2303 	umull	r2, r3, r2, r3
 8008138:	095b      	lsrs	r3, r3, #5
 800813a:	f003 020f 	and.w	r2, r3, #15
 800813e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4422      	add	r2, r4
 8008146:	609a      	str	r2, [r3, #8]
}
 8008148:	bf00      	nop
 800814a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800814e:	46bd      	mov	sp, r7
 8008150:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008154:	51eb851f 	.word	0x51eb851f

08008158 <_ZN3CCD7SI_sendEv>:
**/

#include "CCD.h"
#include "hal.h"

void CCD::SI_send() {
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
    if(state == 0){ //
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8008166:	2b00      	cmp	r3, #0
 8008168:	d107      	bne.n	800817a <_ZN3CCD7SI_sendEv+0x22>
        state++;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
        state = 0;
        HAL_GPIO_WritePin(CCD_SI_GPIO_Port, CCD_SI_Pin, GPIO_PIN_RESET);
        //ADC DMA
        HAL_ADC_Start_DMA(&hadc3, (uint32_t *)data, 128);
    }
}
 8008178:	e029      	b.n	80081ce <_ZN3CCD7SI_sendEv+0x76>
    }else if(state == 1){
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8008180:	2b01      	cmp	r3, #1
 8008182:	d10c      	bne.n	800819e <_ZN3CCD7SI_sendEv+0x46>
        HAL_GPIO_WritePin(CCD_SI_GPIO_Port, CCD_SI_Pin, GPIO_PIN_SET);
 8008184:	2201      	movs	r2, #1
 8008186:	2101      	movs	r1, #1
 8008188:	4813      	ldr	r0, [pc, #76]	@ (80081d8 <_ZN3CCD7SI_sendEv+0x80>)
 800818a:	f7fc f9f3 	bl	8004574 <HAL_GPIO_WritePin>
        state++;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
}
 800819c:	e017      	b.n	80081ce <_ZN3CCD7SI_sendEv+0x76>
        __HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC4);
 800819e:	4b0f      	ldr	r3, [pc, #60]	@ (80081dc <_ZN3CCD7SI_sendEv+0x84>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68da      	ldr	r2, [r3, #12]
 80081a4:	4b0d      	ldr	r3, [pc, #52]	@ (80081dc <_ZN3CCD7SI_sendEv+0x84>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f022 0210 	bic.w	r2, r2, #16
 80081ac:	60da      	str	r2, [r3, #12]
        state = 0;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
        HAL_GPIO_WritePin(CCD_SI_GPIO_Port, CCD_SI_Pin, GPIO_PIN_RESET);
 80081b6:	2200      	movs	r2, #0
 80081b8:	2101      	movs	r1, #1
 80081ba:	4807      	ldr	r0, [pc, #28]	@ (80081d8 <_ZN3CCD7SI_sendEv+0x80>)
 80081bc:	f7fc f9da 	bl	8004574 <HAL_GPIO_WritePin>
        HAL_ADC_Start_DMA(&hadc3, (uint32_t *)data, 128);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	3304      	adds	r3, #4
 80081c4:	2280      	movs	r2, #128	@ 0x80
 80081c6:	4619      	mov	r1, r3
 80081c8:	4805      	ldr	r0, [pc, #20]	@ (80081e0 <_ZN3CCD7SI_sendEv+0x88>)
 80081ca:	f7fa fe55 	bl	8002e78 <HAL_ADC_Start_DMA>
}
 80081ce:	bf00      	nop
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	40021000 	.word	0x40021000
 80081dc:	200003a8 	.word	0x200003a8
 80081e0:	200000d0 	.word	0x200000d0

080081e4 <_ZN3CCD7HandlerEv>:

void CCD::Handler() {
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
    if(HAL_GetTick() % integrate_time == 0){
 80081ec:	f7fa fc40 	bl	8002a70 <HAL_GetTick>
 80081f0:	4603      	mov	r3, r0
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80081fa:	fb01 f202 	mul.w	r2, r1, r2
 80081fe:	1a9b      	subs	r3, r3, r2
 8008200:	2b00      	cmp	r3, #0
 8008202:	bf0c      	ite	eq
 8008204:	2301      	moveq	r3, #1
 8008206:	2300      	movne	r3, #0
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00f      	beq.n	800822e <_ZN3CCD7HandlerEv+0x4a>
        __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC4);
 800820e:	4b0d      	ldr	r3, [pc, #52]	@ (8008244 <_ZN3CCD7HandlerEv+0x60>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68da      	ldr	r2, [r3, #12]
 8008214:	4b0b      	ldr	r3, [pc, #44]	@ (8008244 <_ZN3CCD7HandlerEv+0x60>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f042 0210 	orr.w	r2, r2, #16
 800821c:	60da      	str	r2, [r3, #12]
        sample_t = 0;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
        sample_complete = false;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    }
    sample_t++;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8008234:	1c5a      	adds	r2, r3, #1
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
}
 800823c:	bf00      	nop
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	200003a8 	.word	0x200003a8

08008248 <_ZN3CCD4initEv>:

void CCD::init() {
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8008250:	210c      	movs	r1, #12
 8008252:	4803      	ldr	r0, [pc, #12]	@ (8008260 <_ZN3CCD4initEv+0x18>)
 8008254:	f7fd fe60 	bl	8005f18 <HAL_TIM_PWM_Start>
}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	200003a8 	.word	0x200003a8

08008264 <_ZN7ChassisC1EP9N20_MotorS1_P3IMUf>:
  ******************************************************************************
**/

#include "Chassis.h"

Chassis::Chassis(N20_Motor *left_motor, N20_Motor *right_motor, IMU *imu, float wheel_seperation) {
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	6178      	str	r0, [r7, #20]
 800826c:	6139      	str	r1, [r7, #16]
 800826e:	60fa      	str	r2, [r7, #12]
 8008270:	60bb      	str	r3, [r7, #8]
 8008272:	ed87 0a01 	vstr	s0, [r7, #4]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	f04f 0200 	mov.w	r2, #0
 800827c:	615a      	str	r2, [r3, #20]
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	f04f 0200 	mov.w	r2, #0
 8008284:	619a      	str	r2, [r3, #24]
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	f04f 0200 	mov.w	r2, #0
 800828c:	61da      	str	r2, [r3, #28]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	f04f 0200 	mov.w	r2, #0
 8008294:	621a      	str	r2, [r3, #32]
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	f04f 0200 	mov.w	r2, #0
 800829c:	625a      	str	r2, [r3, #36]	@ 0x24
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	f04f 0200 	mov.w	r2, #0
 80082a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	f04f 0200 	mov.w	r2, #0
 80082ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	f04f 0200 	mov.w	r2, #0
 80082b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	f04f 0200 	mov.w	r2, #0
 80082bc:	635a      	str	r2, [r3, #52]	@ 0x34
    this->motorL = left_motor;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	605a      	str	r2, [r3, #4]
    this->motorR = right_motor;
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	609a      	str	r2, [r3, #8]
    this->imu = imu;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	68ba      	ldr	r2, [r7, #8]
 80082ce:	60da      	str	r2, [r3, #12]
    this->wheel_seperation = wheel_seperation;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	611a      	str	r2, [r3, #16]
}
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	4618      	mov	r0, r3
 80082da:	371c      	adds	r7, #28
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr
 80082e4:	0000      	movs	r0, r0
	...

080082e8 <_ZN7Chassis7HandlerEv>:
    Q_bias	+= K_1 * Angle_err;	 //
    angle_dot   = Gyro - Q_bias;	 //()=
    return angle;
}

void Chassis::Handler() {
 80082e8:	b5b0      	push	{r4, r5, r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
    v = v * 0.9 + (motorL->v + motorR->v) / 2 * 0.1;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	695b      	ldr	r3, [r3, #20]
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7f8 f8cb 	bl	8000490 <__aeabi_f2d>
 80082fa:	f20f 4314 	addw	r3, pc, #1044	@ 0x414
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f7f8 f91d 	bl	8000540 <__aeabi_dmul>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4614      	mov	r4, r2
 800830c:	461d      	mov	r5, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	ed93 7a02 	vldr	s14, [r3, #8]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	edd3 7a02 	vldr	s15, [r3, #8]
 800831e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008322:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008326:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800832a:	ee16 0a90 	vmov	r0, s13
 800832e:	f7f8 f8af 	bl	8000490 <__aeabi_f2d>
 8008332:	a3f9      	add	r3, pc, #996	@ (adr r3, 8008718 <_ZN7Chassis7HandlerEv+0x430>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f8 f902 	bl	8000540 <__aeabi_dmul>
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	4620      	mov	r0, r4
 8008342:	4629      	mov	r1, r5
 8008344:	f7f7 ff46 	bl	80001d4 <__adddf3>
 8008348:	4602      	mov	r2, r0
 800834a:	460b      	mov	r3, r1
 800834c:	4610      	mov	r0, r2
 800834e:	4619      	mov	r1, r3
 8008350:	f7f8 fb30 	bl	80009b4 <__aeabi_d2f>
 8008354:	4602      	mov	r2, r0
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	615a      	str	r2, [r3, #20]
    w = w * 0.9 + (motorR->v - motorL->v) / 2 * 0.1; //
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	4618      	mov	r0, r3
 8008360:	f7f8 f896 	bl	8000490 <__aeabi_f2d>
 8008364:	a3ea      	add	r3, pc, #936	@ (adr r3, 8008710 <_ZN7Chassis7HandlerEv+0x428>)
 8008366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836a:	f7f8 f8e9 	bl	8000540 <__aeabi_dmul>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	4614      	mov	r4, r2
 8008374:	461d      	mov	r5, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	ed93 7a02 	vldr	s14, [r3, #8]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	edd3 7a02 	vldr	s15, [r3, #8]
 8008386:	ee77 7a67 	vsub.f32	s15, s14, s15
 800838a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800838e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008392:	ee16 0a90 	vmov	r0, s13
 8008396:	f7f8 f87b 	bl	8000490 <__aeabi_f2d>
 800839a:	a3df      	add	r3, pc, #892	@ (adr r3, 8008718 <_ZN7Chassis7HandlerEv+0x430>)
 800839c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a0:	f7f8 f8ce 	bl	8000540 <__aeabi_dmul>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	4620      	mov	r0, r4
 80083aa:	4629      	mov	r1, r5
 80083ac:	f7f7 ff12 	bl	80001d4 <__adddf3>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4610      	mov	r0, r2
 80083b6:	4619      	mov	r1, r3
 80083b8:	f7f8 fafc 	bl	80009b4 <__aeabi_d2f>
 80083bc:	4602      	mov	r2, r0
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	619a      	str	r2, [r3, #24]


    switch (this->state){
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	f000 8232 	beq.w	8008830 <_ZN7Chassis7HandlerEv+0x548>
 80083cc:	2b02      	cmp	r3, #2
 80083ce:	f300 8238 	bgt.w	8008842 <_ZN7Chassis7HandlerEv+0x55a>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d002      	beq.n	80083dc <_ZN7Chassis7HandlerEv+0xf4>
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d01d      	beq.n	8008416 <_ZN7Chassis7HandlerEv+0x12e>
        case CHASSIS_RELEASE:{
            this->motorL->state = MOTOR_RELEASE;
            this->motorR->state = MOTOR_RELEASE;
        } break;
        default:
            break;
 80083da:	e232      	b.n	8008842 <_ZN7Chassis7HandlerEv+0x55a>
            this->motorL->state = MOTOR_STOP;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	701a      	strb	r2, [r3, #0]
            this->motorR->state = MOTOR_STOP;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	2200      	movs	r2, #0
 80083ea:	701a      	strb	r2, [r3, #0]
            ang = 0; ang1 = 0; ang2 = 0;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f04f 0200 	mov.w	r2, #0
 80083f2:	61da      	str	r2, [r3, #28]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f04f 0200 	mov.w	r2, #0
 80083fa:	621a      	str	r2, [r3, #32]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f04f 0200 	mov.w	r2, #0
 8008402:	625a      	str	r2, [r3, #36]	@ 0x24
            x = 0; y = 0;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f04f 0200 	mov.w	r2, #0
 800840a:	629a      	str	r2, [r3, #40]	@ 0x28
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f04f 0200 	mov.w	r2, #0
 8008412:	62da      	str	r2, [r3, #44]	@ 0x2c
        }  break;
 8008414:	e216      	b.n	8008844 <_ZN7Chassis7HandlerEv+0x55c>
            float output1 = (v_set - w_set) * 58327;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8008422:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008426:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8008728 <_ZN7Chassis7HandlerEv+0x440>
 800842a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800842e:	edc7 7a07 	vstr	s15, [r7, #28]
            float output2 = (v_set + w_set) * 58327;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800843e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008442:	ed9f 7ab9 	vldr	s14, [pc, #740]	@ 8008728 <_ZN7Chassis7HandlerEv+0x440>
 8008446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800844a:	edc7 7a06 	vstr	s15, [r7, #24]
            float thresh = 404;
 800844e:	4bb7      	ldr	r3, [pc, #732]	@ (800872c <_ZN7Chassis7HandlerEv+0x444>)
 8008450:	617b      	str	r3, [r7, #20]
            if(output1 > 0) output1 += thresh;
 8008452:	edd7 7a07 	vldr	s15, [r7, #28]
 8008456:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800845a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800845e:	dd08      	ble.n	8008472 <_ZN7Chassis7HandlerEv+0x18a>
 8008460:	ed97 7a07 	vldr	s14, [r7, #28]
 8008464:	edd7 7a05 	vldr	s15, [r7, #20]
 8008468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800846c:	edc7 7a07 	vstr	s15, [r7, #28]
 8008470:	e00e      	b.n	8008490 <_ZN7Chassis7HandlerEv+0x1a8>
            else if(output1 < 0) output1 -= thresh;
 8008472:	edd7 7a07 	vldr	s15, [r7, #28]
 8008476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800847a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800847e:	d507      	bpl.n	8008490 <_ZN7Chassis7HandlerEv+0x1a8>
 8008480:	ed97 7a07 	vldr	s14, [r7, #28]
 8008484:	edd7 7a05 	vldr	s15, [r7, #20]
 8008488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800848c:	edc7 7a07 	vstr	s15, [r7, #28]
            if(output2 > 0) output2 += thresh;
 8008490:	edd7 7a06 	vldr	s15, [r7, #24]
 8008494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800849c:	dd08      	ble.n	80084b0 <_ZN7Chassis7HandlerEv+0x1c8>
 800849e:	ed97 7a06 	vldr	s14, [r7, #24]
 80084a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80084a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084aa:	edc7 7a06 	vstr	s15, [r7, #24]
 80084ae:	e00e      	b.n	80084ce <_ZN7Chassis7HandlerEv+0x1e6>
            else if(output2 < 0) output2 -= thresh;
 80084b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80084b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084bc:	d507      	bpl.n	80084ce <_ZN7Chassis7HandlerEv+0x1e6>
 80084be:	ed97 7a06 	vldr	s14, [r7, #24]
 80084c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80084c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084ca:	edc7 7a06 	vstr	s15, [r7, #24]
            INRANGE(output1, 10000);
 80084ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80084d2:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8008730 <_ZN7Chassis7HandlerEv+0x448>
 80084d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084de:	dd02      	ble.n	80084e6 <_ZN7Chassis7HandlerEv+0x1fe>
 80084e0:	4b94      	ldr	r3, [pc, #592]	@ (8008734 <_ZN7Chassis7HandlerEv+0x44c>)
 80084e2:	61fb      	str	r3, [r7, #28]
 80084e4:	e00a      	b.n	80084fc <_ZN7Chassis7HandlerEv+0x214>
 80084e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80084ea:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8008738 <_ZN7Chassis7HandlerEv+0x450>
 80084ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084f6:	d501      	bpl.n	80084fc <_ZN7Chassis7HandlerEv+0x214>
 80084f8:	4b90      	ldr	r3, [pc, #576]	@ (800873c <_ZN7Chassis7HandlerEv+0x454>)
 80084fa:	61fb      	str	r3, [r7, #28]
            INRANGE(output2, 10000);
 80084fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8008500:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8008730 <_ZN7Chassis7HandlerEv+0x448>
 8008504:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800850c:	dd02      	ble.n	8008514 <_ZN7Chassis7HandlerEv+0x22c>
 800850e:	4b89      	ldr	r3, [pc, #548]	@ (8008734 <_ZN7Chassis7HandlerEv+0x44c>)
 8008510:	61bb      	str	r3, [r7, #24]
 8008512:	e00a      	b.n	800852a <_ZN7Chassis7HandlerEv+0x242>
 8008514:	edd7 7a06 	vldr	s15, [r7, #24]
 8008518:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8008738 <_ZN7Chassis7HandlerEv+0x450>
 800851c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008524:	d501      	bpl.n	800852a <_ZN7Chassis7HandlerEv+0x242>
 8008526:	4b85      	ldr	r3, [pc, #532]	@ (800873c <_ZN7Chassis7HandlerEv+0x454>)
 8008528:	61bb      	str	r3, [r7, #24]
            this->motorL->intensity = this->motorL->intensity * 0.9 + (int)(output1 * 0.1);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008532:	4618      	mov	r0, r3
 8008534:	f7f7 ff9a 	bl	800046c <__aeabi_i2d>
 8008538:	a375      	add	r3, pc, #468	@ (adr r3, 8008710 <_ZN7Chassis7HandlerEv+0x428>)
 800853a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853e:	f7f7 ffff 	bl	8000540 <__aeabi_dmul>
 8008542:	4602      	mov	r2, r0
 8008544:	460b      	mov	r3, r1
 8008546:	4614      	mov	r4, r2
 8008548:	461d      	mov	r5, r3
 800854a:	69f8      	ldr	r0, [r7, #28]
 800854c:	f7f7 ffa0 	bl	8000490 <__aeabi_f2d>
 8008550:	a371      	add	r3, pc, #452	@ (adr r3, 8008718 <_ZN7Chassis7HandlerEv+0x430>)
 8008552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008556:	f7f7 fff3 	bl	8000540 <__aeabi_dmul>
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	4610      	mov	r0, r2
 8008560:	4619      	mov	r1, r3
 8008562:	f7f8 f9ff 	bl	8000964 <__aeabi_d2iz>
 8008566:	4603      	mov	r3, r0
 8008568:	4618      	mov	r0, r3
 800856a:	f7f7 ff7f 	bl	800046c <__aeabi_i2d>
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	4620      	mov	r0, r4
 8008574:	4629      	mov	r1, r5
 8008576:	f7f7 fe2d 	bl	80001d4 <__adddf3>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	4610      	mov	r0, r2
 8008580:	4619      	mov	r1, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685c      	ldr	r4, [r3, #4]
 8008586:	f7f8 f9ed 	bl	8000964 <__aeabi_d2iz>
 800858a:	4603      	mov	r3, r0
 800858c:	b21b      	sxth	r3, r3
 800858e:	8063      	strh	r3, [r4, #2]
            this->motorR->intensity = this->motorR->intensity * 0.9 + (int)(output2 * 0.1);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008598:	4618      	mov	r0, r3
 800859a:	f7f7 ff67 	bl	800046c <__aeabi_i2d>
 800859e:	a35c      	add	r3, pc, #368	@ (adr r3, 8008710 <_ZN7Chassis7HandlerEv+0x428>)
 80085a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a4:	f7f7 ffcc 	bl	8000540 <__aeabi_dmul>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4614      	mov	r4, r2
 80085ae:	461d      	mov	r5, r3
 80085b0:	69b8      	ldr	r0, [r7, #24]
 80085b2:	f7f7 ff6d 	bl	8000490 <__aeabi_f2d>
 80085b6:	a358      	add	r3, pc, #352	@ (adr r3, 8008718 <_ZN7Chassis7HandlerEv+0x430>)
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f7f7 ffc0 	bl	8000540 <__aeabi_dmul>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	4610      	mov	r0, r2
 80085c6:	4619      	mov	r1, r3
 80085c8:	f7f8 f9cc 	bl	8000964 <__aeabi_d2iz>
 80085cc:	4603      	mov	r3, r0
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7f7 ff4c 	bl	800046c <__aeabi_i2d>
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4620      	mov	r0, r4
 80085da:	4629      	mov	r1, r5
 80085dc:	f7f7 fdfa 	bl	80001d4 <__adddf3>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	4610      	mov	r0, r2
 80085e6:	4619      	mov	r1, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	689c      	ldr	r4, [r3, #8]
 80085ec:	f7f8 f9ba 	bl	8000964 <__aeabi_d2iz>
 80085f0:	4603      	mov	r3, r0
 80085f2:	b21b      	sxth	r3, r3
 80085f4:	8063      	strh	r3, [r4, #2]
            this->motorL->state = MOTOR_RUN;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	701a      	strb	r2, [r3, #0]
            this->motorR->state = MOTOR_RUN;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	2201      	movs	r2, #1
 8008604:	701a      	strb	r2, [r3, #0]
            ang1 += (motorR->v - motorL->v) / wheel_seperation / M_PI * 180 / MAIN_LOOP_FREQ;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	4618      	mov	r0, r3
 800860c:	f7f7 ff40 	bl	8000490 <__aeabi_f2d>
 8008610:	4604      	mov	r4, r0
 8008612:	460d      	mov	r5, r1
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	ed93 7a02 	vldr	s14, [r3, #8]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	edd3 7a02 	vldr	s15, [r3, #8]
 8008624:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	edd3 7a04 	vldr	s15, [r3, #16]
 800862e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008632:	ee16 0a90 	vmov	r0, s13
 8008636:	f7f7 ff2b 	bl	8000490 <__aeabi_f2d>
 800863a:	a339      	add	r3, pc, #228	@ (adr r3, 8008720 <_ZN7Chassis7HandlerEv+0x438>)
 800863c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008640:	f7f8 f8a8 	bl	8000794 <__aeabi_ddiv>
 8008644:	4602      	mov	r2, r0
 8008646:	460b      	mov	r3, r1
 8008648:	4610      	mov	r0, r2
 800864a:	4619      	mov	r1, r3
 800864c:	f04f 0200 	mov.w	r2, #0
 8008650:	4b3b      	ldr	r3, [pc, #236]	@ (8008740 <_ZN7Chassis7HandlerEv+0x458>)
 8008652:	f7f7 ff75 	bl	8000540 <__aeabi_dmul>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	4610      	mov	r0, r2
 800865c:	4619      	mov	r1, r3
 800865e:	f04f 0200 	mov.w	r2, #0
 8008662:	4b38      	ldr	r3, [pc, #224]	@ (8008744 <_ZN7Chassis7HandlerEv+0x45c>)
 8008664:	f7f8 f896 	bl	8000794 <__aeabi_ddiv>
 8008668:	4602      	mov	r2, r0
 800866a:	460b      	mov	r3, r1
 800866c:	4620      	mov	r0, r4
 800866e:	4629      	mov	r1, r5
 8008670:	f7f7 fdb0 	bl	80001d4 <__adddf3>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4610      	mov	r0, r2
 800867a:	4619      	mov	r1, r3
 800867c:	f7f8 f99a 	bl	80009b4 <__aeabi_d2f>
 8008680:	4602      	mov	r2, r0
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	621a      	str	r2, [r3, #32]
            ang2 += imu->wz / MAIN_LOOP_FREQ;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	edd3 6a06 	vldr	s13, [r3, #24]
 8008694:	ed9f 6a2e 	vldr	s12, [pc, #184]	@ 8008750 <_ZN7Chassis7HandlerEv+0x468>
 8008698:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800869c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
            ang = ang2 * 360 / 354;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80086ac:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800874c <_ZN7Chassis7HandlerEv+0x464>
 80086b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80086b4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8008748 <_ZN7Chassis7HandlerEv+0x460>
 80086b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	edc3 7a07 	vstr	s15, [r3, #28]
            MOD(ang, 360);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	edd3 7a07 	vldr	s15, [r3, #28]
 80086c8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800874c <_ZN7Chassis7HandlerEv+0x464>
 80086cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086d4:	db3e      	blt.n	8008754 <_ZN7Chassis7HandlerEv+0x46c>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	ed93 7a07 	vldr	s14, [r3, #28]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	edd3 6a07 	vldr	s13, [r3, #28]
 80086e2:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800874c <_ZN7Chassis7HandlerEv+0x464>
 80086e6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80086ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80086ee:	ee17 2a90 	vmov	r2, s15
 80086f2:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80086f6:	fb02 f303 	mul.w	r3, r2, r3
 80086fa:	ee07 3a90 	vmov	s15, r3
 80086fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008702:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	edc3 7a07 	vstr	s15, [r3, #28]
 800870c:	e046      	b.n	800879c <_ZN7Chassis7HandlerEv+0x4b4>
 800870e:	bf00      	nop
 8008710:	cccccccd 	.word	0xcccccccd
 8008714:	3feccccc 	.word	0x3feccccc
 8008718:	9999999a 	.word	0x9999999a
 800871c:	3fb99999 	.word	0x3fb99999
 8008720:	54442d18 	.word	0x54442d18
 8008724:	400921fb 	.word	0x400921fb
 8008728:	4763d700 	.word	0x4763d700
 800872c:	43ca0000 	.word	0x43ca0000
 8008730:	461c4000 	.word	0x461c4000
 8008734:	461c4000 	.word	0x461c4000
 8008738:	c61c4000 	.word	0xc61c4000
 800873c:	c61c4000 	.word	0xc61c4000
 8008740:	40668000 	.word	0x40668000
 8008744:	408f4000 	.word	0x408f4000
 8008748:	43b10000 	.word	0x43b10000
 800874c:	43b40000 	.word	0x43b40000
 8008750:	447a0000 	.word	0x447a0000
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	edd3 7a07 	vldr	s15, [r3, #28]
 800875a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800875e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008762:	d51b      	bpl.n	800879c <_ZN7Chassis7HandlerEv+0x4b4>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	ed93 7a07 	vldr	s14, [r3, #28]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	edd3 6a07 	vldr	s13, [r3, #28]
 8008770:	ed1f 6a0a 	vldr	s12, [pc, #-40]	@ 800874c <_ZN7Chassis7HandlerEv+0x464>
 8008774:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800877c:	ee17 3a90 	vmov	r3, s15
 8008780:	3b01      	subs	r3, #1
 8008782:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8008786:	fb02 f303 	mul.w	r3, r2, r3
 800878a:	ee07 3a90 	vmov	s15, r3
 800878e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	edc3 7a07 	vstr	s15, [r3, #28]
            arm_sin_cos_f32(ang, &temp_sin, &temp_cos);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	edd3 7a07 	vldr	s15, [r3, #28]
 80087a2:	f107 0210 	add.w	r2, r7, #16
 80087a6:	f107 030c 	add.w	r3, r7, #12
 80087aa:	4611      	mov	r1, r2
 80087ac:	4618      	mov	r0, r3
 80087ae:	eeb0 0a67 	vmov.f32	s0, s15
 80087b2:	f001 fac1 	bl	8009d38 <arm_sin_cos_f32>
            x += (motorL->v + motorR->v) / 2 * temp_cos / MAIN_LOOP_FREQ;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	edd3 6a02 	vldr	s13, [r3, #8]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80087cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087d0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80087d4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80087d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80087dc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80087e0:	ed1f 6a25 	vldr	s12, [pc, #-148]	@ 8008750 <_ZN7Chassis7HandlerEv+0x468>
 80087e4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80087e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
            y += (motorL->v + motorR->v) / 2 * temp_sin / MAIN_LOOP_FREQ;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	edd3 7a02 	vldr	s15, [r3, #8]
 8008808:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800880c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8008810:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8008814:	edd7 7a03 	vldr	s15, [r7, #12]
 8008818:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800881c:	ed1f 6a34 	vldr	s12, [pc, #-208]	@ 8008750 <_ZN7Chassis7HandlerEv+0x468>
 8008820:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        } break;
 800882e:	e009      	b.n	8008844 <_ZN7Chassis7HandlerEv+0x55c>
            this->motorL->state = MOTOR_RELEASE;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2202      	movs	r2, #2
 8008836:	701a      	strb	r2, [r3, #0]
            this->motorR->state = MOTOR_RELEASE;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	2202      	movs	r2, #2
 800883e:	701a      	strb	r2, [r3, #0]
        } break;
 8008840:	e000      	b.n	8008844 <_ZN7Chassis7HandlerEv+0x55c>
            break;
 8008842:	bf00      	nop
    }
}
 8008844:	bf00      	nop
 8008846:	3720      	adds	r7, #32
 8008848:	46bd      	mov	sp, r7
 800884a:	bdb0      	pop	{r4, r5, r7, pc}

0800884c <_ZN10ControllerC1EP7Chassis>:
  ******************************************************************************
**/

#include "Controller.h"

Controller::Controller(Chassis *chassis) {
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f04f 0200 	mov.w	r2, #0
 800885c:	611a      	str	r2, [r3, #16]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f04f 0200 	mov.w	r2, #0
 8008864:	615a      	str	r2, [r3, #20]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a13      	ldr	r2, [pc, #76]	@ (80088b8 <_ZN10ControllerC1EP7Chassis+0x6c>)
 800886a:	629a      	str	r2, [r3, #40]	@ 0x28
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a13      	ldr	r2, [pc, #76]	@ (80088bc <_ZN10ControllerC1EP7Chassis+0x70>)
 8008870:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008878:	631a      	str	r2, [r3, #48]	@ 0x30
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4a10      	ldr	r2, [pc, #64]	@ (80088c0 <_ZN10ControllerC1EP7Chassis+0x74>)
 800887e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f04f 0200 	mov.w	r2, #0
 8008886:	639a      	str	r2, [r3, #56]	@ 0x38
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f04f 0200 	mov.w	r2, #0
 800888e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a0b      	ldr	r2, [pc, #44]	@ (80088c0 <_ZN10ControllerC1EP7Chassis+0x74>)
 8008894:	641a      	str	r2, [r3, #64]	@ 0x40
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4a09      	ldr	r2, [pc, #36]	@ (80088c0 <_ZN10ControllerC1EP7Chassis+0x74>)
 800889a:	645a      	str	r2, [r3, #68]	@ 0x44
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    this->chassis = chassis;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	601a      	str	r2, [r3, #0]

}
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4618      	mov	r0, r3
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr
 80088b8:	3ba3d70a 	.word	0x3ba3d70a
 80088bc:	40a00000 	.word	0x40a00000
 80088c0:	3dcccccd 	.word	0x3dcccccd

080088c4 <_ZN7Encoder7HandlerEv>:

#include "Encoder.h"

#define CNT_OVERFLOW 65536

void Encoder::Handler() {
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
    pulse += (htim->Instance)->CNT - prev_cnt + carry_flag * CNT_OVERFLOW;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	687a      	ldr	r2, [r7, #4]
 80088dc:	6892      	ldr	r2, [r2, #8]
 80088de:	0412      	lsls	r2, r2, #16
 80088e0:	4413      	add	r3, r2
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	6812      	ldr	r2, [r2, #0]
 80088e6:	4413      	add	r3, r2
 80088e8:	461a      	mov	r2, r3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	601a      	str	r2, [r3, #0]
    carry_flag = 0;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	609a      	str	r2, [r3, #8]
    prev_cnt = (htim->Instance)->CNT;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	60da      	str	r2, [r3, #12]

}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <_ZN7EncoderC1EP17TIM_HandleTypeDef>:

Encoder::Encoder(TIM_HandleTypeDef *htim) {
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	601a      	str	r2, [r3, #0]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	609a      	str	r2, [r3, #8]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	60da      	str	r2, [r3, #12]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	741a      	strb	r2, [r3, #16]
    this->htim = htim;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	605a      	str	r2, [r3, #4]
}
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4618      	mov	r0, r3
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <_ZN7Encoder4initEv>:

void Encoder::init() {
 8008942:	b580      	push	{r7, lr}
 8008944:	b082      	sub	sp, #8
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	213c      	movs	r1, #60	@ 0x3c
 8008950:	4618      	mov	r0, r3
 8008952:	f7fd fc4f 	bl	80061f4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Base_Start_IT(htim);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	4618      	mov	r0, r3
 800895c:	f7fd fa12 	bl	8005d84 <HAL_TIM_Base_Start_IT>
}
 8008960:	bf00      	nop
 8008962:	3708      	adds	r7, #8
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <_ZN7Encoder15overflow_updateEv>:

void Encoder::overflow_update() {
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
    if(!init_flag){
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	7c1b      	ldrb	r3, [r3, #16]
 8008974:	f083 0301 	eor.w	r3, r3, #1
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d003      	beq.n	8008986 <_ZN7Encoder15overflow_updateEv+0x1e>
        init_flag = true;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2201      	movs	r2, #1
 8008982:	741a      	strb	r2, [r3, #16]
        return;
 8008984:	e017      	b.n	80089b6 <_ZN7Encoder15overflow_updateEv+0x4e>
    }
    if((htim->Instance)->CNT < CNT_OVERFLOW / 2) carry_flag++;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800898e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8008992:	4293      	cmp	r3, r2
 8008994:	bf94      	ite	ls
 8008996:	2301      	movls	r3, #1
 8008998:	2300      	movhi	r3, #0
 800899a:	b2db      	uxtb	r3, r3
 800899c:	2b00      	cmp	r3, #0
 800899e:	d005      	beq.n	80089ac <_ZN7Encoder15overflow_updateEv+0x44>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	609a      	str	r2, [r3, #8]
 80089aa:	e004      	b.n	80089b6 <_ZN7Encoder15overflow_updateEv+0x4e>
    else carry_flag--;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	1e5a      	subs	r2, r3, #1
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	609a      	str	r2, [r3, #8]
}
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <_ZN3IMU8get_dataEv>:
**/

#include "IMU.h"
#include "imu660.h"

void IMU::get_data(){
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
    imu660ra_get_acc();                                                         //  IMU660RA 
 80089c8:	f000 fda8 	bl	800951c <imu660ra_get_acc>
    imu660ra_get_gyro();
 80089cc:	f000 fdd4 	bl	8009578 <imu660ra_get_gyro>

    this->ax = this->ax * k_imu + (1 - k_imu) * (imu660ra_acc_transition(imu660ra_acc_x) - ax_offset);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80089dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80089e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089ea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80089ee:	4b6f      	ldr	r3, [pc, #444]	@ (8008bac <_ZN3IMU8get_dataEv+0x1ec>)
 80089f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089f4:	ee07 3a90 	vmov	s15, r3
 80089f8:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80089fc:	4b6c      	ldr	r3, [pc, #432]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 80089fe:	edd3 7a00 	vldr	s15, [r3]
 8008a02:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8008a0c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008a10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	edc3 7a01 	vstr	s15, [r3, #4]
    this->ay = this->ay * k_imu + (1 - k_imu) * (imu660ra_acc_transition(imu660ra_acc_y) - ay_offset);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	ed93 7a02 	vldr	s14, [r3, #8]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008a2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008a34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008a3c:	4b5d      	ldr	r3, [pc, #372]	@ (8008bb4 <_ZN3IMU8get_dataEv+0x1f4>)
 8008a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a42:	ee07 3a90 	vmov	s15, r3
 8008a46:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008a4a:	4b59      	ldr	r3, [pc, #356]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 8008a4c:	edd3 7a00 	vldr	s15, [r3]
 8008a50:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8008a5a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008a5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	edc3 7a02 	vstr	s15, [r3, #8]
    this->az = this->az * k_imu + (1 - k_imu) * (imu660ra_acc_transition(imu660ra_acc_z) - az_offset);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	ed93 7a03 	vldr	s14, [r3, #12]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008a78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a86:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8008bb8 <_ZN3IMU8get_dataEv+0x1f8>)
 8008a8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a90:	ee07 3a90 	vmov	s15, r3
 8008a94:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008a98:	4b45      	ldr	r3, [pc, #276]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 8008a9a:	edd3 7a00 	vldr	s15, [r3]
 8008a9e:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8008aa8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	edc3 7a03 	vstr	s15, [r3, #12]
    this->wx = this->wx * k_imu + (1 - k_imu) * (imu660ra_gyro_transition(imu660ra_gyro_x) - wx_offset);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	ed93 7a04 	vldr	s14, [r3, #16]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008ac6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008ad0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ad4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008ad8:	4b38      	ldr	r3, [pc, #224]	@ (8008bbc <_ZN3IMU8get_dataEv+0x1fc>)
 8008ada:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008ae6:	4b32      	ldr	r3, [pc, #200]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 8008ae8:	edd3 7a01 	vldr	s15, [r3, #4]
 8008aec:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8008af6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	edc3 7a04 	vstr	s15, [r3, #16]
    this->wy = this->wy * k_imu + (1 - k_imu) * (imu660ra_gyro_transition(imu660ra_gyro_y) - wy_offset);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	ed93 7a05 	vldr	s14, [r3, #20]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b22:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008b26:	4b26      	ldr	r3, [pc, #152]	@ (8008bc0 <_ZN3IMU8get_dataEv+0x200>)
 8008b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b2c:	ee07 3a90 	vmov	s15, r3
 8008b30:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008b34:	4b1e      	ldr	r3, [pc, #120]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 8008b36:	edd3 7a01 	vldr	s15, [r3, #4]
 8008b3a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8008b44:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008b48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	edc3 7a05 	vstr	s15, [r3, #20]
    this->wz = this->wz * k_imu + (1 - k_imu) * (imu660ra_gyro_transition(imu660ra_gyro_z) - wz_offset);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	ed93 7a06 	vldr	s14, [r3, #24]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008b6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008b74:	4b13      	ldr	r3, [pc, #76]	@ (8008bc4 <_ZN3IMU8get_dataEv+0x204>)
 8008b76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b7a:	ee07 3a90 	vmov	s15, r3
 8008b7e:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008b82:	4b0b      	ldr	r3, [pc, #44]	@ (8008bb0 <_ZN3IMU8get_dataEv+0x1f0>)
 8008b84:	edd3 7a01 	vldr	s15, [r3, #4]
 8008b88:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008b92:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008b96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8008ba4:	bf00      	nop
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	200005e6 	.word	0x200005e6
 8008bb0:	2000000c 	.word	0x2000000c
 8008bb4:	200005e8 	.word	0x200005e8
 8008bb8:	200005ea 	.word	0x200005ea
 8008bbc:	200005e0 	.word	0x200005e0
 8008bc0:	200005e2 	.word	0x200005e2
 8008bc4:	200005e4 	.word	0x200005e4

08008bc8 <_ZN3IMU4initEv>:
#define IMU_CALIBRATE_N 1000
void IMU::init() {
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b08a      	sub	sp, #40	@ 0x28
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
    if(imu660ra_init()) this->state = IMU_ERR;
 8008bd0:	f000 fd00 	bl	80095d4 <imu660ra_init>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	bf14      	ite	ne
 8008bda:	2301      	movne	r3, #1
 8008bdc:	2300      	moveq	r3, #0
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d003      	beq.n	8008bec <_ZN3IMU4initEv+0x24>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2202      	movs	r2, #2
 8008be8:	701a      	strb	r2, [r3, #0]
 8008bea:	e002      	b.n	8008bf2 <_ZN3IMU4initEv+0x2a>
    else this->state = IMU_CALIBRATE;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2203      	movs	r2, #3
 8008bf0:	701a      	strb	r2, [r3, #0]

    HAL_Delay(10);
 8008bf2:	200a      	movs	r0, #10
 8008bf4:	f7f9 ff48 	bl	8002a88 <HAL_Delay>
    if(this->state == IMU_CALIBRATE){
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b03      	cmp	r3, #3
 8008bfe:	f040 8091 	bne.w	8008d24 <_ZN3IMU4initEv+0x15c>
        //calibrate
        float ax_mean = 0, ay_mean = 0, az_mean = 0, wx_mean = 0, wy_mean = 0, wz_mean = 0;
 8008c02:	f04f 0300 	mov.w	r3, #0
 8008c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c08:	f04f 0300 	mov.w	r3, #0
 8008c0c:	623b      	str	r3, [r7, #32]
 8008c0e:	f04f 0300 	mov.w	r3, #0
 8008c12:	61fb      	str	r3, [r7, #28]
 8008c14:	f04f 0300 	mov.w	r3, #0
 8008c18:	61bb      	str	r3, [r7, #24]
 8008c1a:	f04f 0300 	mov.w	r3, #0
 8008c1e:	617b      	str	r3, [r7, #20]
 8008c20:	f04f 0300 	mov.w	r3, #0
 8008c24:	613b      	str	r3, [r7, #16]
        for(int i = 0; i < IMU_CALIBRATE_N; i++){
 8008c26:	2300      	movs	r3, #0
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	e03e      	b.n	8008caa <_ZN3IMU4initEv+0xe2>
           get_data();
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f7ff fec7 	bl	80089c0 <_ZN3IMU8get_dataEv>
           ax_mean += ax;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	edd3 7a01 	vldr	s15, [r3, #4]
 8008c38:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
           ay_mean += ay;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	edd3 7a02 	vldr	s15, [r3, #8]
 8008c4a:	ed97 7a08 	vldr	s14, [r7, #32]
 8008c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c52:	edc7 7a08 	vstr	s15, [r7, #32]
           az_mean += az;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	edd3 7a03 	vldr	s15, [r3, #12]
 8008c5c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c64:	edc7 7a07 	vstr	s15, [r7, #28]
           wx_mean += wx;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8008c6e:	ed97 7a06 	vldr	s14, [r7, #24]
 8008c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c76:	edc7 7a06 	vstr	s15, [r7, #24]
           wy_mean += wy;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8008c80:	ed97 7a05 	vldr	s14, [r7, #20]
 8008c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c88:	edc7 7a05 	vstr	s15, [r7, #20]
           wz_mean += wz;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8008c92:	ed97 7a04 	vldr	s14, [r7, #16]
 8008c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c9a:	edc7 7a04 	vstr	s15, [r7, #16]
           HAL_Delay(1);
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	f7f9 fef2 	bl	8002a88 <HAL_Delay>
        for(int i = 0; i < IMU_CALIBRATE_N; i++){
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	60fb      	str	r3, [r7, #12]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cb0:	dbbc      	blt.n	8008c2c <_ZN3IMU4initEv+0x64>
        }
        ax_offset = ax_mean / IMU_CALIBRATE_N;
 8008cb2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008cb6:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008cba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        ay_offset = ay_mean / IMU_CALIBRATE_N;
 8008cc4:	ed97 7a08 	vldr	s14, [r7, #32]
 8008cc8:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008ccc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        az_offset = az_mean / IMU_CALIBRATE_N;
 8008cd6:	ed97 7a07 	vldr	s14, [r7, #28]
 8008cda:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008cde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
        wx_offset = wx_mean / IMU_CALIBRATE_N;
 8008ce8:	ed97 7a06 	vldr	s14, [r7, #24]
 8008cec:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008cf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
        wy_offset = wy_mean / IMU_CALIBRATE_N;
 8008cfa:	ed97 7a05 	vldr	s14, [r7, #20]
 8008cfe:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
        wz_offset = wz_mean / IMU_CALIBRATE_N;
 8008d0c:	ed97 7a04 	vldr	s14, [r7, #16]
 8008d10:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8008d2c <_ZN3IMU4initEv+0x164>
 8008d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
        state = IMU_RUN;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2201      	movs	r2, #1
 8008d22:	701a      	strb	r2, [r3, #0]
    }
}
 8008d24:	bf00      	nop
 8008d26:	3728      	adds	r7, #40	@ 0x28
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	447a0000 	.word	0x447a0000

08008d30 <_ZN3IMU7HandlerEv>:

void IMU::Handler() {
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
    if(this->state == IMU_RUN){
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d135      	bne.n	8008dac <_ZN3IMU7HandlerEv+0x7c>
        get_data();
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f7ff fe3d 	bl	80089c0 <_ZN3IMU8get_dataEv>

        float temp_cos, temp_sin;
        arm_sin_cos_f32(correct_ang, &temp_sin, &temp_cos);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	edd3 7a07 	vldr	s15, [r3, #28]
 8008d4c:	f107 020c 	add.w	r2, r7, #12
 8008d50:	f107 0308 	add.w	r3, r7, #8
 8008d54:	4611      	mov	r1, r2
 8008d56:	4618      	mov	r0, r3
 8008d58:	eeb0 0a67 	vmov.f32	s0, s15
 8008d5c:	f000 ffec 	bl	8009d38 <arm_sin_cos_f32>
        ax_correct = ax * temp_cos - ay * temp_sin;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	ed93 7a01 	vldr	s14, [r3, #4]
 8008d66:	edd7 7a03 	vldr	s15, [r7, #12]
 8008d6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	edd3 6a02 	vldr	s13, [r3, #8]
 8008d74:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008d7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	edc3 7a08 	vstr	s15, [r3, #32]
        ay_correct = ay * temp_cos + ax * temp_sin;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	ed93 7a02 	vldr	s14, [r3, #8]
 8008d8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008d90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	edd3 6a01 	vldr	s13, [r3, #4]
 8008d9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008da2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }
}
 8008dac:	bf00      	nop
 8008dae:	3710      	adds	r7, #16
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <_ZN9N20_Motor7HandlerEv>:
  ******************************************************************************
**/

#include "N20_Motor.h"

void N20_Motor::Handler() {
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
    measure_parameter();
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f807 	bl	8008dd0 <_ZN9N20_Motor17measure_parameterEv>
    output_intensity();
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 f8fe 	bl	8008fc4 <_ZN9N20_Motor16output_intensityEv>
}
 8008dc8:	bf00      	nop
 8008dca:	3708      	adds	r7, #8
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <_ZN9N20_Motor17measure_parameterEv>:

void N20_Motor::measure_parameter() {
 8008dd0:	b5b0      	push	{r4, r5, r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
    float inc = (float)encoder->pulse / this->reduction_rate * 360;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	68db      	ldr	r3, [r3, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	ee07 3a90 	vmov	s15, r3
 8008de2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	ed93 7a04 	vldr	s14, [r3, #16]
 8008dec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008df0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8008f28 <_ZN9N20_Motor17measure_parameterEv+0x158>
 8008df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008df8:	edc7 7a03 	vstr	s15, [r7, #12]
    inc_pulse = encoder->pulse;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	629a      	str	r2, [r3, #40]	@ 0x28
    encoder->pulse = 0;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	601a      	str	r2, [r3, #0]
    this->v = inc / 180 * M_PI * MAIN_LOOP_FREQ * radius;
 8008e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e12:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8008f2c <_ZN9N20_Motor17measure_parameterEv+0x15c>
 8008e16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008e1a:	ee16 0a90 	vmov	r0, s13
 8008e1e:	f7f7 fb37 	bl	8000490 <__aeabi_f2d>
 8008e22:	a33f      	add	r3, pc, #252	@ (adr r3, 8008f20 <_ZN9N20_Motor17measure_parameterEv+0x150>)
 8008e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e28:	f7f7 fb8a 	bl	8000540 <__aeabi_dmul>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	460b      	mov	r3, r1
 8008e30:	4610      	mov	r0, r2
 8008e32:	4619      	mov	r1, r3
 8008e34:	f04f 0200 	mov.w	r2, #0
 8008e38:	4b3d      	ldr	r3, [pc, #244]	@ (8008f30 <_ZN9N20_Motor17measure_parameterEv+0x160>)
 8008e3a:	f7f7 fb81 	bl	8000540 <__aeabi_dmul>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	4614      	mov	r4, r2
 8008e44:	461d      	mov	r5, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	695b      	ldr	r3, [r3, #20]
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7f7 fb20 	bl	8000490 <__aeabi_f2d>
 8008e50:	4602      	mov	r2, r0
 8008e52:	460b      	mov	r3, r1
 8008e54:	4620      	mov	r0, r4
 8008e56:	4629      	mov	r1, r5
 8008e58:	f7f7 fb72 	bl	8000540 <__aeabi_dmul>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	460b      	mov	r3, r1
 8008e60:	4610      	mov	r0, r2
 8008e62:	4619      	mov	r1, r3
 8008e64:	f7f7 fda6 	bl	80009b4 <__aeabi_d2f>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	609a      	str	r2, [r3, #8]
    this->ang += inc;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	ed93 7a01 	vldr	s14, [r3, #4]
 8008e74:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	edc3 7a01 	vstr	s15, [r3, #4]
    if(this->ang >= 360){
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	edd3 7a01 	vldr	s15, [r3, #4]
 8008e88:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8008f28 <_ZN9N20_Motor17measure_parameterEv+0x158>
 8008e8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e94:	db1b      	blt.n	8008ece <_ZN9N20_Motor17measure_parameterEv+0xfe>
        this->ang -= (int)(this->ang / 360) * 360;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	ed93 7a01 	vldr	s14, [r3, #4]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	edd3 6a01 	vldr	s13, [r3, #4]
 8008ea2:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8008f28 <_ZN9N20_Motor17measure_parameterEv+0x158>
 8008ea6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008eae:	ee17 2a90 	vmov	r2, s15
 8008eb2:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8008eb6:	fb02 f303 	mul.w	r3, r2, r3
 8008eba:	ee07 3a90 	vmov	s15, r3
 8008ebe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	edc3 7a01 	vstr	s15, [r3, #4]
    }else if(this->ang < 0){
        this->ang -= (int)(this->ang / 360) * 360 - 360;
    }
}
 8008ecc:	e024      	b.n	8008f18 <_ZN9N20_Motor17measure_parameterEv+0x148>
    }else if(this->ang < 0){
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	edd3 7a01 	vldr	s15, [r3, #4]
 8008ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008edc:	d400      	bmi.n	8008ee0 <_ZN9N20_Motor17measure_parameterEv+0x110>
}
 8008ede:	e01b      	b.n	8008f18 <_ZN9N20_Motor17measure_parameterEv+0x148>
        this->ang -= (int)(this->ang / 360) * 360 - 360;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	ed93 7a01 	vldr	s14, [r3, #4]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	edd3 6a01 	vldr	s13, [r3, #4]
 8008eec:	ed9f 6a0e 	vldr	s12, [pc, #56]	@ 8008f28 <_ZN9N20_Motor17measure_parameterEv+0x158>
 8008ef0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008ef4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ef8:	ee17 3a90 	vmov	r3, s15
 8008efc:	3b01      	subs	r3, #1
 8008efe:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8008f02:	fb02 f303 	mul.w	r3, r2, r3
 8008f06:	ee07 3a90 	vmov	s15, r3
 8008f0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8008f18:	bf00      	nop
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8008f20:	54442d18 	.word	0x54442d18
 8008f24:	400921fb 	.word	0x400921fb
 8008f28:	43b40000 	.word	0x43b40000
 8008f2c:	43340000 	.word	0x43340000
 8008f30:	408f4000 	.word	0x408f4000

08008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>:

#define PWM_DUTY_MAX 10000
void N20_Motor::pwm_set_duty(uint32_t channel, uint16_t duty){ //0-10000 TODO cube
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	4613      	mov	r3, r2
 8008f40:	80fb      	strh	r3, [r7, #6]
    switch (channel) {
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	2b0c      	cmp	r3, #12
 8008f46:	d835      	bhi.n	8008fb4 <_ZN9N20_Motor12pwm_set_dutyEmt+0x80>
 8008f48:	a201      	add	r2, pc, #4	@ (adr r2, 8008f50 <_ZN9N20_Motor12pwm_set_dutyEmt+0x1c>)
 8008f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4e:	bf00      	nop
 8008f50:	08008f85 	.word	0x08008f85
 8008f54:	08008fb5 	.word	0x08008fb5
 8008f58:	08008fb5 	.word	0x08008fb5
 8008f5c:	08008fb5 	.word	0x08008fb5
 8008f60:	08008f91 	.word	0x08008f91
 8008f64:	08008fb5 	.word	0x08008fb5
 8008f68:	08008fb5 	.word	0x08008fb5
 8008f6c:	08008fb5 	.word	0x08008fb5
 8008f70:	08008f9d 	.word	0x08008f9d
 8008f74:	08008fb5 	.word	0x08008fb5
 8008f78:	08008fb5 	.word	0x08008fb5
 8008f7c:	08008fb5 	.word	0x08008fb5
 8008f80:	08008fa9 	.word	0x08008fa9
        case TIM_CHANNEL_1: htim->Instance->CCR1 = duty; break;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	69db      	ldr	r3, [r3, #28]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	88fa      	ldrh	r2, [r7, #6]
 8008f8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008f8e:	e012      	b.n	8008fb6 <_ZN9N20_Motor12pwm_set_dutyEmt+0x82>
        case TIM_CHANNEL_2: htim->Instance->CCR2 = duty; break;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	69db      	ldr	r3, [r3, #28]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	88fa      	ldrh	r2, [r7, #6]
 8008f98:	639a      	str	r2, [r3, #56]	@ 0x38
 8008f9a:	e00c      	b.n	8008fb6 <_ZN9N20_Motor12pwm_set_dutyEmt+0x82>
        case TIM_CHANNEL_3: htim->Instance->CCR3 = duty; break;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	69db      	ldr	r3, [r3, #28]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	88fa      	ldrh	r2, [r7, #6]
 8008fa4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008fa6:	e006      	b.n	8008fb6 <_ZN9N20_Motor12pwm_set_dutyEmt+0x82>
        case TIM_CHANNEL_4: htim->Instance->CCR4 = duty; break;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	69db      	ldr	r3, [r3, #28]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	88fa      	ldrh	r2, [r7, #6]
 8008fb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8008fb2:	e000      	b.n	8008fb6 <_ZN9N20_Motor12pwm_set_dutyEmt+0x82>
        default: break;
 8008fb4:	bf00      	nop
    }
}
 8008fb6:	bf00      	nop
 8008fb8:	3714      	adds	r7, #20
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr
 8008fc2:	bf00      	nop

08008fc4 <_ZN9N20_Motor16output_intensityEv>:

void N20_Motor::output_intensity() {
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
    INRANGE(this->intensity, PWM_DUTY_MAX);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008fd2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	dd04      	ble.n	8008fe4 <_ZN9N20_Motor16output_intensityEv+0x20>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008fe0:	805a      	strh	r2, [r3, #2]
 8008fe2:	e009      	b.n	8008ff8 <_ZN9N20_Motor16output_intensityEv+0x34>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008fea:	4a56      	ldr	r2, [pc, #344]	@ (8009144 <_ZN9N20_Motor16output_intensityEv+0x180>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	da03      	bge.n	8008ff8 <_ZN9N20_Motor16output_intensityEv+0x34>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f64d 02f0 	movw	r2, #55536	@ 0xd8f0
 8008ff6:	805a      	strh	r2, [r3, #2]
    switch(this->state){
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	f000 808b 	beq.w	8009118 <_ZN9N20_Motor16output_intensityEv+0x154>
 8009002:	2b02      	cmp	r3, #2
 8009004:	f300 809a 	bgt.w	800913c <_ZN9N20_Motor16output_intensityEv+0x178>
 8009008:	2b00      	cmp	r3, #0
 800900a:	d002      	beq.n	8009012 <_ZN9N20_Motor16output_intensityEv+0x4e>
 800900c:	2b01      	cmp	r3, #1
 800900e:	d014      	beq.n	800903a <_ZN9N20_Motor16output_intensityEv+0x76>
            //gpio_set_level(this->IN2_pin, 1);
            pwm_set_duty(pwm_channel1, 0);
            pwm_set_duty(pwm_channel2, 0);
        }break;
    }
}
 8009010:	e094      	b.n	800913c <_ZN9N20_Motor16output_intensityEv+0x178>
            this->intensity = 0;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	805a      	strh	r2, [r3, #2]
            pwm_set_duty(pwm_channel1, PWM_DUTY_MAX - 1);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6a1b      	ldr	r3, [r3, #32]
 800901c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8009020:	4619      	mov	r1, r3
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f7ff ff86 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
            pwm_set_duty(pwm_channel2, PWM_DUTY_MAX - 1);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8009030:	4619      	mov	r1, r3
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f7ff ff7e 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
        }break;
 8009038:	e080      	b.n	800913c <_ZN9N20_Motor16output_intensityEv+0x178>
            if(this->intensity < 0){
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009040:	2b00      	cmp	r3, #0
 8009042:	da34      	bge.n	80090ae <_ZN9N20_Motor16output_intensityEv+0xea>
                pwm_set_duty(pwm_channel1, PWM_DUTY_MAX - (int)MAP(ABS(this->intensity), 0, PWM_DUTY_MAX, this->deadzone, PWM_DUTY_MAX));
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a19      	ldr	r1, [r3, #32]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800904e:	2b00      	cmp	r3, #0
 8009050:	bfb8      	it	lt
 8009052:	425b      	neglt	r3, r3
 8009054:	b29b      	uxth	r3, r3
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800905e:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8009148 <_ZN9N20_Motor16output_intensityEv+0x184>
 8009062:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	edd3 7a06 	vldr	s15, [r3, #24]
 800906c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8009148 <_ZN9N20_Motor16output_intensityEv+0x184>
 8009070:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009074:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	edd3 7a06 	vldr	s15, [r3, #24]
 800907e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009082:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009086:	ee17 3a90 	vmov	r3, s15
 800908a:	b29b      	uxth	r3, r3
 800908c:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8009090:	3310      	adds	r3, #16
 8009092:	b29b      	uxth	r3, r3
 8009094:	461a      	mov	r2, r3
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f7ff ff4c 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
                pwm_set_duty(pwm_channel2, PWM_DUTY_MAX - 1);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090a0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80090a4:	4619      	mov	r1, r3
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f7ff ff44 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
        }break;
 80090ac:	e046      	b.n	800913c <_ZN9N20_Motor16output_intensityEv+0x178>
                pwm_set_duty(pwm_channel1, PWM_DUTY_MAX - 1);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80090b6:	4619      	mov	r1, r3
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7ff ff3b 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
                pwm_set_duty(pwm_channel2, PWM_DUTY_MAX - (int)MAP(ABS(this->intensity), 0, PWM_DUTY_MAX, this->deadzone, PWM_DUTY_MAX));
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	bfb8      	it	lt
 80090cc:	425b      	neglt	r3, r3
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	ee07 3a90 	vmov	s15, r3
 80090d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090d8:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8009148 <_ZN9N20_Motor16output_intensityEv+0x184>
 80090dc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80090e6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8009148 <_ZN9N20_Motor16output_intensityEv+0x184>
 80090ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80090ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	edd3 7a06 	vldr	s15, [r3, #24]
 80090f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009100:	ee17 3a90 	vmov	r3, s15
 8009104:	b29b      	uxth	r3, r3
 8009106:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800910a:	3310      	adds	r3, #16
 800910c:	b29b      	uxth	r3, r3
 800910e:	461a      	mov	r2, r3
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff ff0f 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
        }break;
 8009116:	e011      	b.n	800913c <_ZN9N20_Motor16output_intensityEv+0x178>
            this->intensity = 0;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	805a      	strh	r2, [r3, #2]
            pwm_set_duty(pwm_channel1, 0);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a1b      	ldr	r3, [r3, #32]
 8009122:	2200      	movs	r2, #0
 8009124:	4619      	mov	r1, r3
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f7ff ff04 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
            pwm_set_duty(pwm_channel2, 0);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009130:	2200      	movs	r2, #0
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f7ff fefd 	bl	8008f34 <_ZN9N20_Motor12pwm_set_dutyEmt>
        }break;
 800913a:	bf00      	nop
}
 800913c:	bf00      	nop
 800913e:	3708      	adds	r7, #8
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}
 8009144:	ffffd8f0 	.word	0xffffd8f0
 8009148:	461c4000 	.word	0x461c4000

0800914c <_ZN5MotorC1Ev>:
    MOTOR_STOP = 0,
    MOTOR_RUN,
    MOTOR_RELEASE
} motor_state;

class Motor{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	701a      	strb	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	805a      	strh	r2, [r3, #2]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f04f 0200 	mov.w	r2, #0
 8009166:	605a      	str	r2, [r3, #4]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f04f 0200 	mov.w	r2, #0
 800916e:	609a      	str	r2, [r3, #8]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr

0800917e <_ZN9N20_MotorC1EP17TIM_HandleTypeDefmmP7Encoderfff>:

N20_Motor::N20_Motor(TIM_HandleTypeDef *htim, uint32_t pwm_channel1, uint32_t pwm_channel2, Encoder *encoder,
 800917e:	b580      	push	{r7, lr}
 8009180:	b088      	sub	sp, #32
 8009182:	af00      	add	r7, sp, #0
 8009184:	61f8      	str	r0, [r7, #28]
 8009186:	61b9      	str	r1, [r7, #24]
 8009188:	617a      	str	r2, [r7, #20]
 800918a:	613b      	str	r3, [r7, #16]
 800918c:	ed87 0a03 	vstr	s0, [r7, #12]
 8009190:	edc7 0a02 	vstr	s1, [r7, #8]
 8009194:	ed87 1a01 	vstr	s2, [r7, #4]
                     float reduction_rate, float radius, float deadzone) {
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff ffd6 	bl	800914c <_ZN5MotorC1Ev>
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	2200      	movs	r2, #0
 80091a4:	629a      	str	r2, [r3, #40]	@ 0x28
    this->htim = htim;
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	61da      	str	r2, [r3, #28]
    this->pwm_channel1 = pwm_channel1;
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	621a      	str	r2, [r3, #32]
    this->pwm_channel2 = pwm_channel2;
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	693a      	ldr	r2, [r7, #16]
 80091b6:	625a      	str	r2, [r3, #36]	@ 0x24
    this->encoder = encoder;
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091bc:	60da      	str	r2, [r3, #12]
    this->reduction_rate = reduction_rate;
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	611a      	str	r2, [r3, #16]
    this->radius = radius;
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	615a      	str	r2, [r3, #20]
    this->deadzone = deadzone;
 80091ca:	69fb      	ldr	r3, [r7, #28]
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	619a      	str	r2, [r3, #24]

}
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	4618      	mov	r0, r3
 80091d4:	3720      	adds	r7, #32
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <_ZN9N20_Motor4initEv>:

void N20_Motor::init() {
 80091da:	b580      	push	{r7, lr}
 80091dc:	b082      	sub	sp, #8
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(htim, pwm_channel1);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	69da      	ldr	r2, [r3, #28]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	4619      	mov	r1, r3
 80091ec:	4610      	mov	r0, r2
 80091ee:	f7fc fe93 	bl	8005f18 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, pwm_channel2);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	69da      	ldr	r2, [r3, #28]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091fa:	4619      	mov	r1, r3
 80091fc:	4610      	mov	r0, r2
 80091fe:	f7fc fe8b 	bl	8005f18 <HAL_TIM_PWM_Start>
}
 8009202:	bf00      	nop
 8009204:	3708      	adds	r7, #8
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <_ZN3PIDC1Efffffff>:
    INRANGE(this->output, this->output_max);

    return this->output;
}

PID::PID(float kp, float ki, float kd, float component_p_max, float component_i_max,
 800920a:	b480      	push	{r7}
 800920c:	b089      	sub	sp, #36	@ 0x24
 800920e:	af00      	add	r7, sp, #0
 8009210:	61f8      	str	r0, [r7, #28]
 8009212:	ed87 0a06 	vstr	s0, [r7, #24]
 8009216:	edc7 0a05 	vstr	s1, [r7, #20]
 800921a:	ed87 1a04 	vstr	s2, [r7, #16]
 800921e:	edc7 1a03 	vstr	s3, [r7, #12]
 8009222:	ed87 2a02 	vstr	s4, [r7, #8]
 8009226:	edc7 2a01 	vstr	s5, [r7, #4]
 800922a:	ed87 3a00 	vstr	s6, [r7]
         float component_d_max, float output_max) {
 800922e:	69fb      	ldr	r3, [r7, #28]
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	601a      	str	r2, [r3, #0]
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	f04f 0200 	mov.w	r2, #0
 800923c:	609a      	str	r2, [r3, #8]
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	f04f 0200 	mov.w	r2, #0
 8009244:	60da      	str	r2, [r3, #12]
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	f04f 0200 	mov.w	r2, #0
 800924c:	611a      	str	r2, [r3, #16]
 800924e:	69fb      	ldr	r3, [r7, #28]
 8009250:	f04f 0200 	mov.w	r2, #0
 8009254:	615a      	str	r2, [r3, #20]
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	f04f 0200 	mov.w	r2, #0
 800925c:	619a      	str	r2, [r3, #24]
    this->kp = kp;
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	69ba      	ldr	r2, [r7, #24]
 8009262:	61da      	str	r2, [r3, #28]
    this->ki = ki;
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	621a      	str	r2, [r3, #32]
    this->kd = kd;
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	625a      	str	r2, [r3, #36]	@ 0x24
    this->component_p_max = component_p_max;
 8009270:	69fb      	ldr	r3, [r7, #28]
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	629a      	str	r2, [r3, #40]	@ 0x28
    this->component_i_max = component_i_max;
 8009276:	69fb      	ldr	r3, [r7, #28]
 8009278:	68ba      	ldr	r2, [r7, #8]
 800927a:	62da      	str	r2, [r3, #44]	@ 0x2c
    this->component_d_max = component_d_max;
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	631a      	str	r2, [r3, #48]	@ 0x30
    this->output_max = output_max;
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	683a      	ldr	r2, [r7, #0]
 8009286:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	4618      	mov	r0, r3
 800928c:	3724      	adds	r7, #36	@ 0x24
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <_ZN6RemoteC1EP20__UART_HandleTypeDef>:
			this->horizontal = -horizontal * 0.1 + this->horizontal * 0.9;
		}
	}
}

Remote::Remote(UART_HandleTypeDef *huart) {
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
 800929e:	6039      	str	r1, [r7, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	701a      	strb	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f04f 0200 	mov.w	r2, #0
 80092bc:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f04f 0200 	mov.w	r2, #0
 80092c6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    this->huart = huart;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
}
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4618      	mov	r0, r3
 80092d6:	370c      	adds	r7, #12
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <spi_write_8bit_register>:

int16_t imu660ra_gyro_x = 0, imu660ra_gyro_y = 0, imu660ra_gyro_z = 0;            //    gyro ()
int16_t imu660ra_acc_x = 0, imu660ra_acc_y = 0, imu660ra_acc_z = 0;               //  acc  (accelerometer )
float imu660ra_transition_factor[2] = {4096, 16.4};

void spi_write_8bit_register(SPI_HandleTypeDef *hspi, uint8_t reg, uint8_t data){
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	460b      	mov	r3, r1
 80092ea:	70fb      	strb	r3, [r7, #3]
 80092ec:	4613      	mov	r3, r2
 80092ee:	70bb      	strb	r3, [r7, #2]
    uint8_t temp = reg;
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_Transmit(hspi, &temp, 1, 0xffff);
 80092f4:	f107 010f 	add.w	r1, r7, #15
 80092f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80092fc:	2201      	movs	r2, #1
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f7fb ffd1 	bl	80052a6 <HAL_SPI_Transmit>
    temp = data;
 8009304:	78bb      	ldrb	r3, [r7, #2]
 8009306:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_Transmit(hspi, &temp, 1, 0xffff);
 8009308:	f107 010f 	add.w	r1, r7, #15
 800930c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009310:	2201      	movs	r2, #1
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f7fb ffc7 	bl	80052a6 <HAL_SPI_Transmit>
}
 8009318:	bf00      	nop
 800931a:	3710      	adds	r7, #16
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <spi_write_8bit_registers>:

void spi_write_8bit_registers(SPI_HandleTypeDef *hspi, uint8_t reg, uint8_t* data, uint16_t len){
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	607a      	str	r2, [r7, #4]
 800932a:	461a      	mov	r2, r3
 800932c:	460b      	mov	r3, r1
 800932e:	72fb      	strb	r3, [r7, #11]
 8009330:	4613      	mov	r3, r2
 8009332:	813b      	strh	r3, [r7, #8]
    uint8_t temp = reg;
 8009334:	7afb      	ldrb	r3, [r7, #11]
 8009336:	75fb      	strb	r3, [r7, #23]
    HAL_SPI_Transmit(hspi, &temp, 1, 0xffff);
 8009338:	f107 0117 	add.w	r1, r7, #23
 800933c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009340:	2201      	movs	r2, #1
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f7fb ffaf 	bl	80052a6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, data, len, 0xffff);
 8009348:	893a      	ldrh	r2, [r7, #8]
 800934a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f7fb ffa8 	bl	80052a6 <HAL_SPI_Transmit>
}
 8009356:	bf00      	nop
 8009358:	3718      	adds	r7, #24
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <spi_read_8bit_registers>:

void spi_read_8bit_registers(SPI_HandleTypeDef *hspi, uint8_t reg, uint8_t* data, uint16_t len){
 800935e:	b580      	push	{r7, lr}
 8009360:	b086      	sub	sp, #24
 8009362:	af00      	add	r7, sp, #0
 8009364:	60f8      	str	r0, [r7, #12]
 8009366:	607a      	str	r2, [r7, #4]
 8009368:	461a      	mov	r2, r3
 800936a:	460b      	mov	r3, r1
 800936c:	72fb      	strb	r3, [r7, #11]
 800936e:	4613      	mov	r3, r2
 8009370:	813b      	strh	r3, [r7, #8]
    uint8_t temp = reg;
 8009372:	7afb      	ldrb	r3, [r7, #11]
 8009374:	75fb      	strb	r3, [r7, #23]
    HAL_SPI_Transmit(hspi, &temp, 1, 0xffff);
 8009376:	f107 0117 	add.w	r1, r7, #23
 800937a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800937e:	2201      	movs	r2, #1
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f7fb ff90 	bl	80052a6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, data, len, 0xffff);
 8009386:	893a      	ldrh	r2, [r7, #8]
 8009388:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	68f8      	ldr	r0, [r7, #12]
 8009390:	f7fc f8c5 	bl	800551e <HAL_SPI_Receive>
}
 8009394:	bf00      	nop
 8009396:	3718      	adds	r7, #24
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}

0800939c <imu660ra_write_register>:
//      void
//      imu660ra_write_register(IMU660RA_PWR_CONF, 0x00);                   // 
//      
//-------------------------------------------------------------------------------------------------------------------
static void imu660ra_write_register (uint8_t reg, uint8_t data)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	4603      	mov	r3, r0
 80093a4:	460a      	mov	r2, r1
 80093a6:	71fb      	strb	r3, [r7, #7]
 80093a8:	4613      	mov	r3, r2
 80093aa:	71bb      	strb	r3, [r7, #6]
    IMU660RA_CS(0);
 80093ac:	2200      	movs	r2, #0
 80093ae:	2102      	movs	r1, #2
 80093b0:	4808      	ldr	r0, [pc, #32]	@ (80093d4 <imu660ra_write_register+0x38>)
 80093b2:	f7fb f8df 	bl	8004574 <HAL_GPIO_WritePin>
    spi_write_8bit_register(IMU660RA_SPI, reg | IMU660RA_SPI_W, data);
 80093b6:	79ba      	ldrb	r2, [r7, #6]
 80093b8:	79fb      	ldrb	r3, [r7, #7]
 80093ba:	4619      	mov	r1, r3
 80093bc:	4806      	ldr	r0, [pc, #24]	@ (80093d8 <imu660ra_write_register+0x3c>)
 80093be:	f7ff ff8f 	bl	80092e0 <spi_write_8bit_register>
    IMU660RA_CS(1);
 80093c2:	2201      	movs	r2, #1
 80093c4:	2102      	movs	r1, #2
 80093c6:	4803      	ldr	r0, [pc, #12]	@ (80093d4 <imu660ra_write_register+0x38>)
 80093c8:	f7fb f8d4 	bl	8004574 <HAL_GPIO_WritePin>
}
 80093cc:	bf00      	nop
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	40020800 	.word	0x40020800
 80093d8:	20000274 	.word	0x20000274

080093dc <imu660ra_write_registers>:
//      void
//      imu660ra_write_registers(IMU660RA_INIT_DATA, imu660ra_config_file, sizeof(imu660ra_config_file));
//      
//-------------------------------------------------------------------------------------------------------------------
static void imu660ra_write_registers (uint8_t reg, const uint8_t *data, uint32_t len)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4603      	mov	r3, r0
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
 80093e8:	73fb      	strb	r3, [r7, #15]
    IMU660RA_CS(0);
 80093ea:	2200      	movs	r2, #0
 80093ec:	2102      	movs	r1, #2
 80093ee:	4809      	ldr	r0, [pc, #36]	@ (8009414 <imu660ra_write_registers+0x38>)
 80093f0:	f7fb f8c0 	bl	8004574 <HAL_GPIO_WritePin>
    spi_write_8bit_registers(IMU660RA_SPI, reg | IMU660RA_SPI_W, (uint8_t*)data, len);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	7bf9      	ldrb	r1, [r7, #15]
 80093fa:	68ba      	ldr	r2, [r7, #8]
 80093fc:	4806      	ldr	r0, [pc, #24]	@ (8009418 <imu660ra_write_registers+0x3c>)
 80093fe:	f7ff ff8f 	bl	8009320 <spi_write_8bit_registers>
    IMU660RA_CS(1);
 8009402:	2201      	movs	r2, #1
 8009404:	2102      	movs	r1, #2
 8009406:	4803      	ldr	r0, [pc, #12]	@ (8009414 <imu660ra_write_registers+0x38>)
 8009408:	f7fb f8b4 	bl	8004574 <HAL_GPIO_WritePin>
}
 800940c:	bf00      	nop
 800940e:	3710      	adds	r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	40020800 	.word	0x40020800
 8009418:	20000274 	.word	0x20000274

0800941c <imu660ra_read_register>:
//      uint8           
//      imu660ra_read_register(IMU660RA_CHIP_ID);
//      
//-------------------------------------------------------------------------------------------------------------------
static uint8_t imu660ra_read_register (uint8_t reg)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	4603      	mov	r3, r0
 8009424:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    IMU660RA_CS(0);
 8009426:	2200      	movs	r2, #0
 8009428:	2102      	movs	r1, #2
 800942a:	480b      	ldr	r0, [pc, #44]	@ (8009458 <imu660ra_read_register+0x3c>)
 800942c:	f7fb f8a2 	bl	8004574 <HAL_GPIO_WritePin>
    spi_read_8bit_registers(IMU660RA_SPI, reg | IMU660RA_SPI_R, data, 2);
 8009430:	79fb      	ldrb	r3, [r7, #7]
 8009432:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009436:	b2d9      	uxtb	r1, r3
 8009438:	f107 020c 	add.w	r2, r7, #12
 800943c:	2302      	movs	r3, #2
 800943e:	4807      	ldr	r0, [pc, #28]	@ (800945c <imu660ra_read_register+0x40>)
 8009440:	f7ff ff8d 	bl	800935e <spi_read_8bit_registers>
    IMU660RA_CS(1);
 8009444:	2201      	movs	r2, #1
 8009446:	2102      	movs	r1, #2
 8009448:	4803      	ldr	r0, [pc, #12]	@ (8009458 <imu660ra_read_register+0x3c>)
 800944a:	f7fb f893 	bl	8004574 <HAL_GPIO_WritePin>
    return data[1];
 800944e:	7b7b      	ldrb	r3, [r7, #13]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	40020800 	.word	0x40020800
 800945c:	20000274 	.word	0x20000274

08009460 <imu660ra_read_registers>:
//      void
//      imu660ra_read_registers(IMU660RA_ACC_ADDRESS, dat, 6);
//      
//-------------------------------------------------------------------------------------------------------------------
static void imu660ra_read_registers (uint8_t reg, uint8_t *data, uint32_t len)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b088      	sub	sp, #32
 8009464:	af00      	add	r7, sp, #0
 8009466:	4603      	mov	r3, r0
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
 800946c:	73fb      	strb	r3, [r7, #15]
    uint8_t temp_data[8];
    IMU660RA_CS(0);
 800946e:	2200      	movs	r2, #0
 8009470:	2102      	movs	r1, #2
 8009472:	4817      	ldr	r0, [pc, #92]	@ (80094d0 <imu660ra_read_registers+0x70>)
 8009474:	f7fb f87e 	bl	8004574 <HAL_GPIO_WritePin>
    spi_read_8bit_registers(IMU660RA_SPI, reg | IMU660RA_SPI_R, temp_data, len + 1);
 8009478:	7bfb      	ldrb	r3, [r7, #15]
 800947a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800947e:	b2d9      	uxtb	r1, r3
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	b29b      	uxth	r3, r3
 8009484:	3301      	adds	r3, #1
 8009486:	b29b      	uxth	r3, r3
 8009488:	f107 0214 	add.w	r2, r7, #20
 800948c:	4811      	ldr	r0, [pc, #68]	@ (80094d4 <imu660ra_read_registers+0x74>)
 800948e:	f7ff ff66 	bl	800935e <spi_read_8bit_registers>
    IMU660RA_CS(1);
 8009492:	2201      	movs	r2, #1
 8009494:	2102      	movs	r1, #2
 8009496:	480e      	ldr	r0, [pc, #56]	@ (80094d0 <imu660ra_read_registers+0x70>)
 8009498:	f7fb f86c 	bl	8004574 <HAL_GPIO_WritePin>
    for(int i = 0; i < len; i ++)
 800949c:	2300      	movs	r3, #0
 800949e:	61fb      	str	r3, [r7, #28]
 80094a0:	e00c      	b.n	80094bc <imu660ra_read_registers+0x5c>
    {
        *(data ++) = temp_data[i + 1];
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	1c5a      	adds	r2, r3, #1
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	1c59      	adds	r1, r3, #1
 80094aa:	60b9      	str	r1, [r7, #8]
 80094ac:	3220      	adds	r2, #32
 80094ae:	443a      	add	r2, r7
 80094b0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80094b4:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < len; i ++)
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	3301      	adds	r3, #1
 80094ba:	61fb      	str	r3, [r7, #28]
 80094bc:	69fb      	ldr	r3, [r7, #28]
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d8ee      	bhi.n	80094a2 <imu660ra_read_registers+0x42>
    }
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	3720      	adds	r7, #32
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	40020800 	.word	0x40020800
 80094d4:	20000274 	.word	0x20000274

080094d8 <imu660ra_self_check>:
//      uint8           1- 0-
//      imu660ra_self_check();
//      
//-------------------------------------------------------------------------------------------------------------------
static uint8_t imu660ra_self_check (void)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
    uint8_t dat = 0, return_state = 0;
 80094de:	2300      	movs	r3, #0
 80094e0:	70fb      	strb	r3, [r7, #3]
 80094e2:	2300      	movs	r3, #0
 80094e4:	71fb      	strb	r3, [r7, #7]
    uint16_t timeout_count = 0;
 80094e6:	2300      	movs	r3, #0
 80094e8:	80bb      	strh	r3, [r7, #4]
    do
    {
        if(IMU660RA_TIMEOUT_COUNT < timeout_count ++)
 80094ea:	88bb      	ldrh	r3, [r7, #4]
 80094ec:	1c5a      	adds	r2, r3, #1
 80094ee:	80ba      	strh	r2, [r7, #4]
 80094f0:	2bff      	cmp	r3, #255	@ 0xff
 80094f2:	d902      	bls.n	80094fa <imu660ra_self_check+0x22>
        {
            return_state =  1;
 80094f4:	2301      	movs	r3, #1
 80094f6:	71fb      	strb	r3, [r7, #7]
            break;
 80094f8:	e00a      	b.n	8009510 <imu660ra_self_check+0x38>
        }
        dat = imu660ra_read_register(IMU660RA_CHIP_ID);
 80094fa:	2000      	movs	r0, #0
 80094fc:	f7ff ff8e 	bl	800941c <imu660ra_read_register>
 8009500:	4603      	mov	r3, r0
 8009502:	70fb      	strb	r3, [r7, #3]
        system_delay_ms(1);
 8009504:	2001      	movs	r0, #1
 8009506:	f7f9 fabf 	bl	8002a88 <HAL_Delay>
    }while(0x24 != dat);                                                        // ID0X240X24
 800950a:	78fb      	ldrb	r3, [r7, #3]
 800950c:	2b24      	cmp	r3, #36	@ 0x24
 800950e:	d1ec      	bne.n	80094ea <imu660ra_self_check+0x12>
    return return_state;
 8009510:	79fb      	ldrb	r3, [r7, #7]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3708      	adds	r7, #8
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
	...

0800951c <imu660ra_get_acc>:
//      imu660ra_get_acc();                                             // 
//       SPI 69us
//              IIC 126us        
//-------------------------------------------------------------------------------------------------------------------
void imu660ra_get_acc (void)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b082      	sub	sp, #8
 8009520:	af00      	add	r7, sp, #0
    uint8_t dat[6];

    imu660ra_read_registers(IMU660RA_ACC_ADDRESS, dat, 6);
 8009522:	463b      	mov	r3, r7
 8009524:	2206      	movs	r2, #6
 8009526:	4619      	mov	r1, r3
 8009528:	200c      	movs	r0, #12
 800952a:	f7ff ff99 	bl	8009460 <imu660ra_read_registers>
    imu660ra_acc_x = (int16_t)(((uint16_t)dat[1] << 8 | dat[0]));
 800952e:	787b      	ldrb	r3, [r7, #1]
 8009530:	021b      	lsls	r3, r3, #8
 8009532:	b21a      	sxth	r2, r3
 8009534:	783b      	ldrb	r3, [r7, #0]
 8009536:	b21b      	sxth	r3, r3
 8009538:	4313      	orrs	r3, r2
 800953a:	b21a      	sxth	r2, r3
 800953c:	4b0b      	ldr	r3, [pc, #44]	@ (800956c <imu660ra_get_acc+0x50>)
 800953e:	801a      	strh	r2, [r3, #0]
    imu660ra_acc_y = (int16_t)(((uint16_t)dat[3] << 8 | dat[2]));
 8009540:	78fb      	ldrb	r3, [r7, #3]
 8009542:	021b      	lsls	r3, r3, #8
 8009544:	b21a      	sxth	r2, r3
 8009546:	78bb      	ldrb	r3, [r7, #2]
 8009548:	b21b      	sxth	r3, r3
 800954a:	4313      	orrs	r3, r2
 800954c:	b21a      	sxth	r2, r3
 800954e:	4b08      	ldr	r3, [pc, #32]	@ (8009570 <imu660ra_get_acc+0x54>)
 8009550:	801a      	strh	r2, [r3, #0]
    imu660ra_acc_z = (int16_t)(((uint16_t)dat[5] << 8 | dat[4]));
 8009552:	797b      	ldrb	r3, [r7, #5]
 8009554:	021b      	lsls	r3, r3, #8
 8009556:	b21a      	sxth	r2, r3
 8009558:	793b      	ldrb	r3, [r7, #4]
 800955a:	b21b      	sxth	r3, r3
 800955c:	4313      	orrs	r3, r2
 800955e:	b21a      	sxth	r2, r3
 8009560:	4b04      	ldr	r3, [pc, #16]	@ (8009574 <imu660ra_get_acc+0x58>)
 8009562:	801a      	strh	r2, [r3, #0]
}
 8009564:	bf00      	nop
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}
 800956c:	200005e6 	.word	0x200005e6
 8009570:	200005e8 	.word	0x200005e8
 8009574:	200005ea 	.word	0x200005ea

08009578 <imu660ra_get_gyro>:
//      imu660ra_get_gyro();                                            // 
//       SPI 69us
//              IIC 126us
//-------------------------------------------------------------------------------------------------------------------
void imu660ra_get_gyro (void)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
    uint8_t dat[6];

    imu660ra_read_registers(IMU660RA_GYRO_ADDRESS, dat, 6);
 800957e:	463b      	mov	r3, r7
 8009580:	2206      	movs	r2, #6
 8009582:	4619      	mov	r1, r3
 8009584:	2012      	movs	r0, #18
 8009586:	f7ff ff6b 	bl	8009460 <imu660ra_read_registers>
    imu660ra_gyro_x = (int16_t)(((uint16_t)dat[1] << 8 | dat[0]));
 800958a:	787b      	ldrb	r3, [r7, #1]
 800958c:	021b      	lsls	r3, r3, #8
 800958e:	b21a      	sxth	r2, r3
 8009590:	783b      	ldrb	r3, [r7, #0]
 8009592:	b21b      	sxth	r3, r3
 8009594:	4313      	orrs	r3, r2
 8009596:	b21a      	sxth	r2, r3
 8009598:	4b0b      	ldr	r3, [pc, #44]	@ (80095c8 <imu660ra_get_gyro+0x50>)
 800959a:	801a      	strh	r2, [r3, #0]
    imu660ra_gyro_y = (int16_t)(((uint16_t)dat[3] << 8 | dat[2]));
 800959c:	78fb      	ldrb	r3, [r7, #3]
 800959e:	021b      	lsls	r3, r3, #8
 80095a0:	b21a      	sxth	r2, r3
 80095a2:	78bb      	ldrb	r3, [r7, #2]
 80095a4:	b21b      	sxth	r3, r3
 80095a6:	4313      	orrs	r3, r2
 80095a8:	b21a      	sxth	r2, r3
 80095aa:	4b08      	ldr	r3, [pc, #32]	@ (80095cc <imu660ra_get_gyro+0x54>)
 80095ac:	801a      	strh	r2, [r3, #0]
    imu660ra_gyro_z = (int16_t)(((uint16_t)dat[5] << 8 | dat[4]));
 80095ae:	797b      	ldrb	r3, [r7, #5]
 80095b0:	021b      	lsls	r3, r3, #8
 80095b2:	b21a      	sxth	r2, r3
 80095b4:	793b      	ldrb	r3, [r7, #4]
 80095b6:	b21b      	sxth	r3, r3
 80095b8:	4313      	orrs	r3, r2
 80095ba:	b21a      	sxth	r2, r3
 80095bc:	4b04      	ldr	r3, [pc, #16]	@ (80095d0 <imu660ra_get_gyro+0x58>)
 80095be:	801a      	strh	r2, [r3, #0]
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	200005e0 	.word	0x200005e0
 80095cc:	200005e2 	.word	0x200005e2
 80095d0:	200005e4 	.word	0x200005e4

080095d4 <imu660ra_init>:
//      imu660ra_init();
// 
//-------------------------------------------------------------------------------------------------------------------
int imu660ra_state = 0;
uint8_t imu660ra_init (void)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
    uint8_t return_state = 0;
 80095da:	2300      	movs	r3, #0
 80095dc:	71fb      	strb	r3, [r7, #7]
    system_delay_ms(20);                                                        // 
 80095de:	2014      	movs	r0, #20
 80095e0:	f7f9 fa52 	bl	8002a88 <HAL_Delay>
    iic_init(IMU660RA_IIC_INDEX, IMU660RA_DEV_ADDR, IMU660RA_IIC_SPEED, IMU660RA_SCL_PIN, IMU660RA_SDA_PIN);        //  IMU660RA  IIC 
#endif
#else
    //spi_init(IMU660RA_SPI, SPI_MODE0, IMU660RA_SPI_SPEED, IMU660RA_SPC_PIN, IMU660RA_SDI_PIN, IMU660RA_SDO_PIN, SPI_CS_NULL);   //  IMU660RA  SPI 
    //gpio_init(IMU660RA_CS_PIN, GPO, GPIO_HIGH, GPO_PUSH_PULL);                  //  IMU660RA CS
    imu660ra_read_register(IMU660RA_CHIP_ID);                                   // ID SPI
 80095e4:	2000      	movs	r0, #0
 80095e6:	f7ff ff19 	bl	800941c <imu660ra_read_register>
#endif
    do{
        if(imu660ra_self_check())                                               // IMU660RA 
 80095ea:	f7ff ff75 	bl	80094d8 <imu660ra_self_check>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d005      	beq.n	8009600 <imu660ra_init+0x2c>
        {
            //  
            //  IMU660RA 
            //  
            //zf_log(0, "imu660ra self check error.");
            imu660ra_state = 1;
 80095f4:	4b29      	ldr	r3, [pc, #164]	@ (800969c <imu660ra_init+0xc8>)
 80095f6:	2201      	movs	r2, #1
 80095f8:	601a      	str	r2, [r3, #0]
            return_state = 1;
 80095fa:	2301      	movs	r3, #1
 80095fc:	71fb      	strb	r3, [r7, #7]
            break;
 80095fe:	e047      	b.n	8009690 <imu660ra_init+0xbc>
        }
        imu660ra_write_register(IMU660RA_PWR_CONF, 0x00);                       // 
 8009600:	2100      	movs	r1, #0
 8009602:	207c      	movs	r0, #124	@ 0x7c
 8009604:	f7ff feca 	bl	800939c <imu660ra_write_register>
        system_delay_ms(1);
 8009608:	2001      	movs	r0, #1
 800960a:	f7f9 fa3d 	bl	8002a88 <HAL_Delay>
        imu660ra_write_register(IMU660RA_INIT_CTRL, 0x00);                      // 
 800960e:	2100      	movs	r1, #0
 8009610:	2059      	movs	r0, #89	@ 0x59
 8009612:	f7ff fec3 	bl	800939c <imu660ra_write_register>
        imu660ra_write_registers(IMU660RA_INIT_DATA, imu660ra_config_file, sizeof(imu660ra_config_file));   // 
 8009616:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800961a:	4921      	ldr	r1, [pc, #132]	@ (80096a0 <imu660ra_init+0xcc>)
 800961c:	205e      	movs	r0, #94	@ 0x5e
 800961e:	f7ff fedd 	bl	80093dc <imu660ra_write_registers>
        imu660ra_write_register(IMU660RA_INIT_CTRL, 0x01);                      // 
 8009622:	2101      	movs	r1, #1
 8009624:	2059      	movs	r0, #89	@ 0x59
 8009626:	f7ff feb9 	bl	800939c <imu660ra_write_register>
        system_delay_ms(20);
 800962a:	2014      	movs	r0, #20
 800962c:	f7f9 fa2c 	bl	8002a88 <HAL_Delay>
        if(0 == imu660ra_read_register(IMU660RA_INT_STA))                       // 
 8009630:	2021      	movs	r0, #33	@ 0x21
 8009632:	f7ff fef3 	bl	800941c <imu660ra_read_register>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d105      	bne.n	8009648 <imu660ra_init+0x74>
        {
            //  
            //  IMU660RA 
            //  
            //zf_log(0, "imu660ra init error.");
            imu660ra_state = 2;
 800963c:	4b17      	ldr	r3, [pc, #92]	@ (800969c <imu660ra_init+0xc8>)
 800963e:	2202      	movs	r2, #2
 8009640:	601a      	str	r2, [r3, #0]
            return_state = 1;
 8009642:	2301      	movs	r3, #1
 8009644:	71fb      	strb	r3, [r7, #7]
            break;
 8009646:	e023      	b.n	8009690 <imu660ra_init+0xbc>
        }
        imu660ra_write_register(IMU660RA_PWR_CTRL, 0x0E);                       //   
 8009648:	210e      	movs	r1, #14
 800964a:	207d      	movs	r0, #125	@ 0x7d
 800964c:	f7ff fea6 	bl	800939c <imu660ra_write_register>
        imu660ra_write_register(IMU660RA_ACC_CONF, 0xA7);                       //    50Hz  
 8009650:	21a7      	movs	r1, #167	@ 0xa7
 8009652:	2040      	movs	r0, #64	@ 0x40
 8009654:	f7ff fea2 	bl	800939c <imu660ra_write_register>
        imu660ra_write_register(IMU660RA_GYR_CONF, 0xA9);                       //    200Hz 
 8009658:	21a9      	movs	r1, #169	@ 0xa9
 800965a:	2042      	movs	r0, #66	@ 0x42
 800965c:	f7ff fe9e 	bl	800939c <imu660ra_write_register>
                imu660ra_state = 3;
                return_state = 1;
            }break;
            case IMU660RA_ACC_SAMPLE_SGN_2G:
            {
                imu660ra_write_register(IMU660RA_ACC_RANGE, 0x00);
 8009660:	2100      	movs	r1, #0
 8009662:	2041      	movs	r0, #65	@ 0x41
 8009664:	f7ff fe9a 	bl	800939c <imu660ra_write_register>
                imu660ra_transition_factor[0] = 16384;
 8009668:	4b0e      	ldr	r3, [pc, #56]	@ (80096a4 <imu660ra_init+0xd0>)
 800966a:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 800966e:	601a      	str	r2, [r3, #0]
            }break;
 8009670:	bf00      	nop
            {
                imu660ra_write_register(IMU660RA_ACC_RANGE, 0x03);
                imu660ra_transition_factor[0] = 2048;
            }break;
        }
        if(1 == return_state)
 8009672:	79fb      	ldrb	r3, [r7, #7]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d00a      	beq.n	800968e <imu660ra_init+0xba>
                imu660ra_write_register(IMU660RA_GYR_RANGE, 0x01);
                imu660ra_transition_factor[1] = 32.8;
            }break;
            case IMU660RA_GYRO_SAMPLE_SGN_2000DPS:
            {
                imu660ra_write_register(IMU660RA_GYR_RANGE, 0x00);
 8009678:	2100      	movs	r1, #0
 800967a:	2043      	movs	r0, #67	@ 0x43
 800967c:	f7ff fe8e 	bl	800939c <imu660ra_write_register>
                imu660ra_transition_factor[1] = 16.4;
 8009680:	4b08      	ldr	r3, [pc, #32]	@ (80096a4 <imu660ra_init+0xd0>)
 8009682:	4a09      	ldr	r2, [pc, #36]	@ (80096a8 <imu660ra_init+0xd4>)
 8009684:	605a      	str	r2, [r3, #4]
            }break;
 8009686:	bf00      	nop
        }
        if(1 == return_state)
 8009688:	79fb      	ldrb	r3, [r7, #7]
 800968a:	2b01      	cmp	r3, #1
 800968c:	e000      	b.n	8009690 <imu660ra_init+0xbc>
            break;
 800968e:	bf00      	nop
        {
            break;
        }
    }while(0);
    return return_state;
 8009690:	79fb      	ldrb	r3, [r7, #7]
 8009692:	4618      	mov	r0, r3
 8009694:	3708      	adds	r7, #8
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	200005ec 	.word	0x200005ec
 80096a0:	08009f10 	.word	0x08009f10
 80096a4:	2000000c 	.word	0x2000000c
 80096a8:	41833333 	.word	0x41833333

080096ac <_ZN3CCDC1Ev>:
#ifndef CONTROL_CCD_H
#define CONTROL_CCD_H

#include "hal.h"

class CCD {
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	220a      	movs	r2, #10
 80096b8:	601a      	str	r2, [r3, #0]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4618      	mov	r0, r3
 80096d6:	370c      	adds	r7, #12
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <_ZN3IMUC1Ev>:
    IMU_ERR,
    IMU_CALIBRATE
} IMU_state;


class IMU {
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f04f 0200 	mov.w	r2, #0
 80096ee:	61da      	str	r2, [r3, #28]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f04f 0200 	mov.w	r2, #0
 80096f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f04f 0200 	mov.w	r2, #0
 80096fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f04f 0200 	mov.w	r2, #0
 8009706:	631a      	str	r2, [r3, #48]	@ 0x30
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f04f 0200 	mov.w	r2, #0
 800970e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f04f 0200 	mov.w	r2, #0
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f04f 0200 	mov.w	r2, #0
 800971e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f04f 0200 	mov.w	r2, #0
 8009726:	641a      	str	r2, [r3, #64]	@ 0x40
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4618      	mov	r0, r3
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
	...

08009738 <_Z8get_vpwrv>:
PID ccd_controller(0.004,0,0,0.1,0.005,0.1,0.1);

float vpwr = 12, vpwr_th = 9;
int pwr_cnt = 0;

void get_vpwr(){
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 800973e:	481e      	ldr	r0, [pc, #120]	@ (80097b8 <_Z8get_vpwrv+0x80>)
 8009740:	f7f9 fa0a 	bl	8002b58 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 1000);
 8009744:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009748:	481b      	ldr	r0, [pc, #108]	@ (80097b8 <_Z8get_vpwrv+0x80>)
 800974a:	f7f9 fb0a 	bl	8002d62 <HAL_ADC_PollForConversion>
	int val = HAL_ADC_GetValue(&hadc2);
 800974e:	481a      	ldr	r0, [pc, #104]	@ (80097b8 <_Z8get_vpwrv+0x80>)
 8009750:	f7f9 fca2 	bl	8003098 <HAL_ADC_GetValue>
 8009754:	4603      	mov	r3, r0
 8009756:	607b      	str	r3, [r7, #4]
	HAL_ADC_Stop(&hadc2);
 8009758:	4817      	ldr	r0, [pc, #92]	@ (80097b8 <_Z8get_vpwrv+0x80>)
 800975a:	f7f9 facf 	bl	8002cfc <HAL_ADC_Stop>
	vpwr = (float)val / 4096 * 3.3 * 8;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	ee07 3a90 	vmov	s15, r3
 8009764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009768:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80097bc <_Z8get_vpwrv+0x84>
 800976c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009770:	ee16 0a90 	vmov	r0, s13
 8009774:	f7f6 fe8c 	bl	8000490 <__aeabi_f2d>
 8009778:	a30d      	add	r3, pc, #52	@ (adr r3, 80097b0 <_Z8get_vpwrv+0x78>)
 800977a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800977e:	f7f6 fedf 	bl	8000540 <__aeabi_dmul>
 8009782:	4602      	mov	r2, r0
 8009784:	460b      	mov	r3, r1
 8009786:	4610      	mov	r0, r2
 8009788:	4619      	mov	r1, r3
 800978a:	f04f 0200 	mov.w	r2, #0
 800978e:	4b0c      	ldr	r3, [pc, #48]	@ (80097c0 <_Z8get_vpwrv+0x88>)
 8009790:	f7f6 fed6 	bl	8000540 <__aeabi_dmul>
 8009794:	4602      	mov	r2, r0
 8009796:	460b      	mov	r3, r1
 8009798:	4610      	mov	r0, r2
 800979a:	4619      	mov	r1, r3
 800979c:	f7f7 f90a 	bl	80009b4 <__aeabi_d2f>
 80097a0:	4603      	mov	r3, r0
 80097a2:	4a08      	ldr	r2, [pc, #32]	@ (80097c4 <_Z8get_vpwrv+0x8c>)
 80097a4:	6013      	str	r3, [r2, #0]
}
 80097a6:	bf00      	nop
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	66666666 	.word	0x66666666
 80097b4:	400a6666 	.word	0x400a6666
 80097b8:	20000088 	.word	0x20000088
 80097bc:	45800000 	.word	0x45800000
 80097c0:	40200000 	.word	0x40200000
 80097c4:	20000014 	.word	0x20000014

080097c8 <setup>:

void setup(){
 80097c8:	b580      	push	{r7, lr}
 80097ca:	af00      	add	r7, sp, #0

    left_encoder.init();
 80097cc:	480c      	ldr	r0, [pc, #48]	@ (8009800 <setup+0x38>)
 80097ce:	f7ff f8b8 	bl	8008942 <_ZN7Encoder4initEv>
    right_encoder.init();
 80097d2:	480c      	ldr	r0, [pc, #48]	@ (8009804 <setup+0x3c>)
 80097d4:	f7ff f8b5 	bl	8008942 <_ZN7Encoder4initEv>
	left_motor.init();
 80097d8:	480b      	ldr	r0, [pc, #44]	@ (8009808 <setup+0x40>)
 80097da:	f7ff fcfe 	bl	80091da <_ZN9N20_Motor4initEv>
	right_motor.init();
 80097de:	480b      	ldr	r0, [pc, #44]	@ (800980c <setup+0x44>)
 80097e0:	f7ff fcfb 	bl	80091da <_ZN9N20_Motor4initEv>
    ccd.init();
 80097e4:	480a      	ldr	r0, [pc, #40]	@ (8009810 <setup+0x48>)
 80097e6:	f7fe fd2f 	bl	8008248 <_ZN3CCD4initEv>
    imu.init();
 80097ea:	480a      	ldr	r0, [pc, #40]	@ (8009814 <setup+0x4c>)
 80097ec:	f7ff f9ec 	bl	8008bc8 <_ZN3IMU4initEv>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)(uart1_rx_buf), 1);//
 80097f0:	2201      	movs	r2, #1
 80097f2:	4909      	ldr	r1, [pc, #36]	@ (8009818 <setup+0x50>)
 80097f4:	4809      	ldr	r0, [pc, #36]	@ (800981c <setup+0x54>)
 80097f6:	f7fd fd16 	bl	8007226 <HAL_UART_Receive_IT>
}
 80097fa:	bf00      	nop
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	2000065c 	.word	0x2000065c
 8009804:	20000670 	.word	0x20000670
 8009808:	200006b0 	.word	0x200006b0
 800980c:	20000684 	.word	0x20000684
 8009810:	200006dc 	.word	0x200006dc
 8009814:	200008c8 	.word	0x200008c8
 8009818:	200005f0 	.word	0x200005f0
 800981c:	20000510 	.word	0x20000510

08009820 <loop>:

uint8_t start_flag[] = {0xfe, 0xfe};
uint8_t end_flag[] = {0xff, 0xff};
void loop(){
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0
    if(ccd.sample_complete == true){
 8009824:	4b34      	ldr	r3, [pc, #208]	@ (80098f8 <loop+0xd8>)
 8009826:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800982a:	2b01      	cmp	r3, #1
 800982c:	d131      	bne.n	8009892 <loop+0x72>
//		ccd.Binarization();	//
		HAL_UART_Transmit(&huart1, start_flag, 2, 0xffff);
 800982e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009832:	2202      	movs	r2, #2
 8009834:	4931      	ldr	r1, [pc, #196]	@ (80098fc <loop+0xdc>)
 8009836:	4832      	ldr	r0, [pc, #200]	@ (8009900 <loop+0xe0>)
 8009838:	f7fd fc63 	bl	8007102 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)ccd.data, 128 * 2, 0xffff);
 800983c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009840:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009844:	492f      	ldr	r1, [pc, #188]	@ (8009904 <loop+0xe4>)
 8009846:	482e      	ldr	r0, [pc, #184]	@ (8009900 <loop+0xe0>)
 8009848:	f7fd fc5b 	bl	8007102 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, end_flag, 2, 0xffff);
 800984c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009850:	2202      	movs	r2, #2
 8009852:	492d      	ldr	r1, [pc, #180]	@ (8009908 <loop+0xe8>)
 8009854:	482a      	ldr	r0, [pc, #168]	@ (8009900 <loop+0xe0>)
 8009856:	f7fd fc54 	bl	8007102 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart1, (uint8_t *)&chassis.x, 4, 0xffff);
 800985a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800985e:	2204      	movs	r2, #4
 8009860:	492a      	ldr	r1, [pc, #168]	@ (800990c <loop+0xec>)
 8009862:	4827      	ldr	r0, [pc, #156]	@ (8009900 <loop+0xe0>)
 8009864:	f7fd fc4d 	bl	8007102 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)&chassis.y, 4, 0xffff);
 8009868:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800986c:	2204      	movs	r2, #4
 800986e:	4928      	ldr	r1, [pc, #160]	@ (8009910 <loop+0xf0>)
 8009870:	4823      	ldr	r0, [pc, #140]	@ (8009900 <loop+0xe0>)
 8009872:	f7fd fc46 	bl	8007102 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)&chassis.ang, 4, 0xffff);
 8009876:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800987a:	2204      	movs	r2, #4
 800987c:	4925      	ldr	r1, [pc, #148]	@ (8009914 <loop+0xf4>)
 800987e:	4820      	ldr	r0, [pc, #128]	@ (8009900 <loop+0xe0>)
 8009880:	f7fd fc3f 	bl	8007102 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, end_flag, 2, 0xffff);
 8009884:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009888:	2202      	movs	r2, #2
 800988a:	491f      	ldr	r1, [pc, #124]	@ (8009908 <loop+0xe8>)
 800988c:	481c      	ldr	r0, [pc, #112]	@ (8009900 <loop+0xe0>)
 800988e:	f7fd fc38 	bl	8007102 <HAL_UART_Transmit>
//    if(intensity >= 10000) intensity = 0;
//    HAL_Delay(500);
//    printf("%d,%f,%f;\r\n", intensity, chassis.v, chassis.w);


    get_vpwr();
 8009892:	f7ff ff51 	bl	8009738 <_Z8get_vpwrv>
    if(vpwr < vpwr_th && vpwr > 3){
 8009896:	4b20      	ldr	r3, [pc, #128]	@ (8009918 <loop+0xf8>)
 8009898:	ed93 7a00 	vldr	s14, [r3]
 800989c:	4b1f      	ldr	r3, [pc, #124]	@ (800991c <loop+0xfc>)
 800989e:	edd3 7a00 	vldr	s15, [r3]
 80098a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098aa:	d519      	bpl.n	80098e0 <loop+0xc0>
 80098ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009918 <loop+0xf8>)
 80098ae:	edd3 7a00 	vldr	s15, [r3]
 80098b2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80098b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098be:	dd0f      	ble.n	80098e0 <loop+0xc0>
        if(pwr_cnt >= 10){
 80098c0:	4b17      	ldr	r3, [pc, #92]	@ (8009920 <loop+0x100>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	2b09      	cmp	r3, #9
 80098c6:	dd05      	ble.n	80098d4 <loop+0xb4>
            HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_SET);
 80098c8:	2201      	movs	r2, #1
 80098ca:	2104      	movs	r1, #4
 80098cc:	4815      	ldr	r0, [pc, #84]	@ (8009924 <loop+0x104>)
 80098ce:	f7fa fe51 	bl	8004574 <HAL_GPIO_WritePin>
        if(pwr_cnt >= 10){
 80098d2:	e00e      	b.n	80098f2 <loop+0xd2>
        }else pwr_cnt++;
 80098d4:	4b12      	ldr	r3, [pc, #72]	@ (8009920 <loop+0x100>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3301      	adds	r3, #1
 80098da:	4a11      	ldr	r2, [pc, #68]	@ (8009920 <loop+0x100>)
 80098dc:	6013      	str	r3, [r2, #0]
        if(pwr_cnt >= 10){
 80098de:	e008      	b.n	80098f2 <loop+0xd2>
    }
    else{
        HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80098e0:	2200      	movs	r2, #0
 80098e2:	2104      	movs	r1, #4
 80098e4:	480f      	ldr	r0, [pc, #60]	@ (8009924 <loop+0x104>)
 80098e6:	f7fa fe45 	bl	8004574 <HAL_GPIO_WritePin>
        pwr_cnt = 0;
 80098ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009920 <loop+0x100>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	601a      	str	r2, [r3, #0]
    }

}
 80098f0:	bf00      	nop
 80098f2:	bf00      	nop
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	200006dc 	.word	0x200006dc
 80098fc:	2000001c 	.word	0x2000001c
 8009900:	20000510 	.word	0x20000510
 8009904:	200006e0 	.word	0x200006e0
 8009908:	20000020 	.word	0x20000020
 800990c:	20000934 	.word	0x20000934
 8009910:	20000938 	.word	0x20000938
 8009914:	20000928 	.word	0x20000928
 8009918:	20000014 	.word	0x20000014
 800991c:	20000018 	.word	0x20000018
 8009920:	200009c8 	.word	0x200009c8
 8009924:	40021000 	.word	0x40021000

08009928 <task_handler>:


void task_handler(){
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
	left_encoder.Handler();
 800992e:	485c      	ldr	r0, [pc, #368]	@ (8009aa0 <task_handler+0x178>)
 8009930:	f7fe ffc8 	bl	80088c4 <_ZN7Encoder7HandlerEv>
	right_encoder.Handler();
 8009934:	485b      	ldr	r0, [pc, #364]	@ (8009aa4 <task_handler+0x17c>)
 8009936:	f7fe ffc5 	bl	80088c4 <_ZN7Encoder7HandlerEv>
	left_motor.Handler();
 800993a:	485b      	ldr	r0, [pc, #364]	@ (8009aa8 <task_handler+0x180>)
 800993c:	f7ff fa3a 	bl	8008db4 <_ZN9N20_Motor7HandlerEv>
	right_motor.Handler();
 8009940:	485a      	ldr	r0, [pc, #360]	@ (8009aac <task_handler+0x184>)
 8009942:	f7ff fa37 	bl	8008db4 <_ZN9N20_Motor7HandlerEv>
	ccd.Handler();
 8009946:	485a      	ldr	r0, [pc, #360]	@ (8009ab0 <task_handler+0x188>)
 8009948:	f7fe fc4c 	bl	80081e4 <_ZN3CCD7HandlerEv>
	//remote.Handler();
	imu.Handler();
 800994c:	4859      	ldr	r0, [pc, #356]	@ (8009ab4 <task_handler+0x18c>)
 800994e:	f7ff f9ef 	bl	8008d30 <_ZN3IMU7HandlerEv>
	chassis.Handler();
 8009952:	4859      	ldr	r0, [pc, #356]	@ (8009ab8 <task_handler+0x190>)
 8009954:	f7fe fcc8 	bl	80082e8 <_ZN7Chassis7HandlerEv>
	
	if(HAL_GetTick() % 500 == 0) HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8009958:	f7f9 f88a 	bl	8002a70 <HAL_GetTick>
 800995c:	4602      	mov	r2, r0
 800995e:	4b57      	ldr	r3, [pc, #348]	@ (8009abc <task_handler+0x194>)
 8009960:	fba3 1302 	umull	r1, r3, r3, r2
 8009964:	095b      	lsrs	r3, r3, #5
 8009966:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800996a:	fb01 f303 	mul.w	r3, r1, r3
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b00      	cmp	r3, #0
 8009972:	bf0c      	ite	eq
 8009974:	2301      	moveq	r3, #1
 8009976:	2300      	movne	r3, #0
 8009978:	b2db      	uxtb	r3, r3
 800997a:	2b00      	cmp	r3, #0
 800997c:	d004      	beq.n	8009988 <task_handler+0x60>
 800997e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009982:	484f      	ldr	r0, [pc, #316]	@ (8009ac0 <task_handler+0x198>)
 8009984:	f7fa fe0f 	bl	80045a6 <HAL_GPIO_TogglePin>


//	
    switch (remote.mode) {
 8009988:	4b4e      	ldr	r3, [pc, #312]	@ (8009ac4 <task_handler+0x19c>)
 800998a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800998e:	2b02      	cmp	r3, #2
 8009990:	d06f      	beq.n	8009a72 <task_handler+0x14a>
 8009992:	2b02      	cmp	r3, #2
 8009994:	dc77      	bgt.n	8009a86 <task_handler+0x15e>
 8009996:	2b00      	cmp	r3, #0
 8009998:	d002      	beq.n	80099a0 <task_handler+0x78>
 800999a:	2b01      	cmp	r3, #1
 800999c:	d004      	beq.n	80099a8 <task_handler+0x80>
    }

    //
	//controller.Handler();

}
 800999e:	e072      	b.n	8009a86 <task_handler+0x15e>
            chassis.state = CHASSIS_STOP;
 80099a0:	4b45      	ldr	r3, [pc, #276]	@ (8009ab8 <task_handler+0x190>)
 80099a2:	2200      	movs	r2, #0
 80099a4:	701a      	strb	r2, [r3, #0]
        }break;
 80099a6:	e06e      	b.n	8009a86 <task_handler+0x15e>
			float thresh = 0;
 80099a8:	f04f 0300 	mov.w	r3, #0
 80099ac:	607b      	str	r3, [r7, #4]
			if(remote.vertical < thresh && remote.vertical > -thresh){
 80099ae:	4b45      	ldr	r3, [pc, #276]	@ (8009ac4 <task_handler+0x19c>)
 80099b0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80099b4:	ed97 7a01 	vldr	s14, [r7, #4]
 80099b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c0:	dd10      	ble.n	80099e4 <task_handler+0xbc>
 80099c2:	4b40      	ldr	r3, [pc, #256]	@ (8009ac4 <task_handler+0x19c>)
 80099c4:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 80099c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80099cc:	eef1 7a67 	vneg.f32	s15, s15
 80099d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099d8:	dd04      	ble.n	80099e4 <task_handler+0xbc>
				chassis.v_set = 0;
 80099da:	4b37      	ldr	r3, [pc, #220]	@ (8009ab8 <task_handler+0x190>)
 80099dc:	f04f 0200 	mov.w	r2, #0
 80099e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80099e2:	e013      	b.n	8009a0c <task_handler+0xe4>
			}else chassis.v_set = remote.vertical * 0.1;
 80099e4:	4b37      	ldr	r3, [pc, #220]	@ (8009ac4 <task_handler+0x19c>)
 80099e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7f6 fd50 	bl	8000490 <__aeabi_f2d>
 80099f0:	a327      	add	r3, pc, #156	@ (adr r3, 8009a90 <task_handler+0x168>)
 80099f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f6:	f7f6 fda3 	bl	8000540 <__aeabi_dmul>
 80099fa:	4602      	mov	r2, r0
 80099fc:	460b      	mov	r3, r1
 80099fe:	4610      	mov	r0, r2
 8009a00:	4619      	mov	r1, r3
 8009a02:	f7f6 ffd7 	bl	80009b4 <__aeabi_d2f>
 8009a06:	4603      	mov	r3, r0
 8009a08:	4a2b      	ldr	r2, [pc, #172]	@ (8009ab8 <task_handler+0x190>)
 8009a0a:	6313      	str	r3, [r2, #48]	@ 0x30
            if(remote.vertical < thresh && remote.vertical > -thresh){
 8009a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8009ac4 <task_handler+0x19c>)
 8009a0e:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8009a12:	ed97 7a01 	vldr	s14, [r7, #4]
 8009a16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a1e:	dd10      	ble.n	8009a42 <task_handler+0x11a>
 8009a20:	4b28      	ldr	r3, [pc, #160]	@ (8009ac4 <task_handler+0x19c>)
 8009a22:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8009a26:	edd7 7a01 	vldr	s15, [r7, #4]
 8009a2a:	eef1 7a67 	vneg.f32	s15, s15
 8009a2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a36:	dd04      	ble.n	8009a42 <task_handler+0x11a>
				chassis.w_set = 0;
 8009a38:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab8 <task_handler+0x190>)
 8009a3a:	f04f 0200 	mov.w	r2, #0
 8009a3e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009a40:	e013      	b.n	8009a6a <task_handler+0x142>
			}else chassis.w_set = remote.horizontal * (-0.1);
 8009a42:	4b20      	ldr	r3, [pc, #128]	@ (8009ac4 <task_handler+0x19c>)
 8009a44:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7f6 fd21 	bl	8000490 <__aeabi_f2d>
 8009a4e:	a312      	add	r3, pc, #72	@ (adr r3, 8009a98 <task_handler+0x170>)
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	f7f6 fd74 	bl	8000540 <__aeabi_dmul>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	4619      	mov	r1, r3
 8009a60:	f7f6 ffa8 	bl	80009b4 <__aeabi_d2f>
 8009a64:	4603      	mov	r3, r0
 8009a66:	4a14      	ldr	r2, [pc, #80]	@ (8009ab8 <task_handler+0x190>)
 8009a68:	6353      	str	r3, [r2, #52]	@ 0x34
			chassis.state = CHASSIS_RUN;
 8009a6a:	4b13      	ldr	r3, [pc, #76]	@ (8009ab8 <task_handler+0x190>)
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	701a      	strb	r2, [r3, #0]
        }break;
 8009a70:	e009      	b.n	8009a86 <task_handler+0x15e>
            chassis.v_set = 0.05;
 8009a72:	4b11      	ldr	r3, [pc, #68]	@ (8009ab8 <task_handler+0x190>)
 8009a74:	4a14      	ldr	r2, [pc, #80]	@ (8009ac8 <task_handler+0x1a0>)
 8009a76:	631a      	str	r2, [r3, #48]	@ 0x30
			chassis.w_set = 0.05;
 8009a78:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab8 <task_handler+0x190>)
 8009a7a:	4a13      	ldr	r2, [pc, #76]	@ (8009ac8 <task_handler+0x1a0>)
 8009a7c:	635a      	str	r2, [r3, #52]	@ 0x34
            chassis.state = CHASSIS_RUN;
 8009a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8009ab8 <task_handler+0x190>)
 8009a80:	2201      	movs	r2, #1
 8009a82:	701a      	strb	r2, [r3, #0]
        }break;
 8009a84:	bf00      	nop
}
 8009a86:	bf00      	nop
 8009a88:	3708      	adds	r7, #8
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	9999999a 	.word	0x9999999a
 8009a94:	3fb99999 	.word	0x3fb99999
 8009a98:	9999999a 	.word	0x9999999a
 8009a9c:	bfb99999 	.word	0xbfb99999
 8009aa0:	2000065c 	.word	0x2000065c
 8009aa4:	20000670 	.word	0x20000670
 8009aa8:	200006b0 	.word	0x200006b0
 8009aac:	20000684 	.word	0x20000684
 8009ab0:	200006dc 	.word	0x200006dc
 8009ab4:	200008c8 	.word	0x200008c8
 8009ab8:	2000090c 	.word	0x2000090c
 8009abc:	10624dd3 	.word	0x10624dd3
 8009ac0:	40020800 	.word	0x40020800
 8009ac4:	200007ec 	.word	0x200007ec
 8009ac8:	3d4ccccd 	.word	0x3d4ccccd

08009acc <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
    if(htim == &htim2){
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a09      	ldr	r2, [pc, #36]	@ (8009afc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d103      	bne.n	8009ae4 <HAL_TIM_PeriodElapsedCallback+0x18>
        right_encoder.overflow_update();
 8009adc:	4808      	ldr	r0, [pc, #32]	@ (8009b00 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8009ade:	f7fe ff43 	bl	8008968 <_ZN7Encoder15overflow_updateEv>
    }else if(htim == &htim5){
        left_encoder.overflow_update();
    }
}
 8009ae2:	e006      	b.n	8009af2 <HAL_TIM_PeriodElapsedCallback+0x26>
    }else if(htim == &htim5){
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	4a07      	ldr	r2, [pc, #28]	@ (8009b04 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d102      	bne.n	8009af2 <HAL_TIM_PeriodElapsedCallback+0x26>
        left_encoder.overflow_update();
 8009aec:	4806      	ldr	r0, [pc, #24]	@ (8009b08 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8009aee:	f7fe ff3b 	bl	8008968 <_ZN7Encoder15overflow_updateEv>
}
 8009af2:	bf00      	nop
 8009af4:	3708      	adds	r7, #8
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop
 8009afc:	20000318 	.word	0x20000318
 8009b00:	20000670 	.word	0x20000670
 8009b04:	200003f0 	.word	0x200003f0
 8009b08:	2000065c 	.word	0x2000065c

08009b0c <CCD_Handler>:

void CCD_Handler(){ //TIM
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	af00      	add	r7, sp, #0
    ccd.SI_send();
 8009b10:	4802      	ldr	r0, [pc, #8]	@ (8009b1c <CCD_Handler+0x10>)
 8009b12:	f7fe fb21 	bl	8008158 <_ZN3CCD7SI_sendEv>
}
 8009b16:	bf00      	nop
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	200006dc 	.word	0x200006dc

08009b20 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
    if(huart == &huart1){
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8009bd8 <HAL_UART_RxCpltCallback+0xb8>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d14f      	bne.n	8009bd0 <HAL_UART_RxCpltCallback+0xb0>
        uint8_t val = uart1_rx_buf[uart1_rx_len++];
 8009b30:	4b2a      	ldr	r3, [pc, #168]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b32:	881b      	ldrh	r3, [r3, #0]
 8009b34:	1c5a      	adds	r2, r3, #1
 8009b36:	b291      	uxth	r1, r2
 8009b38:	4a28      	ldr	r2, [pc, #160]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b3a:	8011      	strh	r1, [r2, #0]
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	4b28      	ldr	r3, [pc, #160]	@ (8009be0 <HAL_UART_RxCpltCallback+0xc0>)
 8009b40:	5c9b      	ldrb	r3, [r3, r2]
 8009b42:	73fb      	strb	r3, [r7, #15]
        if(uart1_rx_len >= UART1_BUF_LEN) uart1_rx_len = 0;
 8009b44:	4b25      	ldr	r3, [pc, #148]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b46:	881b      	ldrh	r3, [r3, #0]
 8009b48:	2b63      	cmp	r3, #99	@ 0x63
 8009b4a:	d902      	bls.n	8009b52 <HAL_UART_RxCpltCallback+0x32>
 8009b4c:	4b23      	ldr	r3, [pc, #140]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b4e:	2200      	movs	r2, #0
 8009b50:	801a      	strh	r2, [r3, #0]

        if(val == '\r'){
 8009b52:	7bfb      	ldrb	r3, [r7, #15]
 8009b54:	2b0d      	cmp	r3, #13
 8009b56:	d103      	bne.n	8009b60 <HAL_UART_RxCpltCallback+0x40>
            uart1_state = 1;
 8009b58:	4b22      	ldr	r3, [pc, #136]	@ (8009be4 <HAL_UART_RxCpltCallback+0xc4>)
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	601a      	str	r2, [r3, #0]
 8009b5e:	e025      	b.n	8009bac <HAL_UART_RxCpltCallback+0x8c>
        }else if(val == '\n'){
 8009b60:	7bfb      	ldrb	r3, [r7, #15]
 8009b62:	2b0a      	cmp	r3, #10
 8009b64:	d122      	bne.n	8009bac <HAL_UART_RxCpltCallback+0x8c>
            if(uart1_state == 1){
 8009b66:	4b1f      	ldr	r3, [pc, #124]	@ (8009be4 <HAL_UART_RxCpltCallback+0xc4>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d112      	bne.n	8009b94 <HAL_UART_RxCpltCallback+0x74>
				memcpy(remote.data, uart1_rx_buf, uart1_rx_len);
 8009b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	461a      	mov	r2, r3
 8009b74:	491a      	ldr	r1, [pc, #104]	@ (8009be0 <HAL_UART_RxCpltCallback+0xc0>)
 8009b76:	481c      	ldr	r0, [pc, #112]	@ (8009be8 <HAL_UART_RxCpltCallback+0xc8>)
 8009b78:	f000 f9a0 	bl	8009ebc <memcpy>
				remote.len = uart1_rx_len;
 8009b7c:	4b17      	ldr	r3, [pc, #92]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b7e:	881a      	ldrh	r2, [r3, #0]
 8009b80:	4b1a      	ldr	r3, [pc, #104]	@ (8009bec <HAL_UART_RxCpltCallback+0xcc>)
 8009b82:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
				//remote.process_data((uint16_t*)uart1_rx_buf, uart1_rx_len);
                uart1_state = 0;
 8009b86:	4b17      	ldr	r3, [pc, #92]	@ (8009be4 <HAL_UART_RxCpltCallback+0xc4>)
 8009b88:	2200      	movs	r2, #0
 8009b8a:	601a      	str	r2, [r3, #0]
                uart1_rx_len = 0;
 8009b8c:	4b13      	ldr	r3, [pc, #76]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009b8e:	2200      	movs	r2, #0
 8009b90:	801a      	strh	r2, [r3, #0]
 8009b92:	e00b      	b.n	8009bac <HAL_UART_RxCpltCallback+0x8c>
            }else uart1_state = 0;
 8009b94:	4b13      	ldr	r3, [pc, #76]	@ (8009be4 <HAL_UART_RxCpltCallback+0xc4>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	601a      	str	r2, [r3, #0]
        }

		while(HAL_UART_Receive_IT(&huart1, (uint8_t *)(uart1_rx_buf + uart1_rx_len), 1) != HAL_OK){
 8009b9a:	e007      	b.n	8009bac <HAL_UART_RxCpltCallback+0x8c>
			huart1.RxState = HAL_UART_STATE_READY;
 8009b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8009bd8 <HAL_UART_RxCpltCallback+0xb8>)
 8009b9e:	2220      	movs	r2, #32
 8009ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
			__HAL_UNLOCK(&huart1);
 8009ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd8 <HAL_UART_RxCpltCallback+0xb8>)
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		while(HAL_UART_Receive_IT(&huart1, (uint8_t *)(uart1_rx_buf + uart1_rx_len), 1) != HAL_OK){
 8009bac:	4b0b      	ldr	r3, [pc, #44]	@ (8009bdc <HAL_UART_RxCpltCallback+0xbc>)
 8009bae:	881b      	ldrh	r3, [r3, #0]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8009be0 <HAL_UART_RxCpltCallback+0xc0>)
 8009bb4:	4413      	add	r3, r2
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	4619      	mov	r1, r3
 8009bba:	4807      	ldr	r0, [pc, #28]	@ (8009bd8 <HAL_UART_RxCpltCallback+0xb8>)
 8009bbc:	f7fd fb33 	bl	8007226 <HAL_UART_Receive_IT>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bf14      	ite	ne
 8009bc6:	2301      	movne	r3, #1
 8009bc8:	2300      	moveq	r3, #0
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e5      	bne.n	8009b9c <HAL_UART_RxCpltCallback+0x7c>
		}
    }

}
 8009bd0:	bf00      	nop
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}
 8009bd8:	20000510 	.word	0x20000510
 8009bdc:	20000654 	.word	0x20000654
 8009be0:	200005f0 	.word	0x200005f0
 8009be4:	20000658 	.word	0x20000658
 8009be8:	200007ee 	.word	0x200007ee
 8009bec:	200007ec 	.word	0x200007ec

08009bf0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
    if(hadc == &hadc3){
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	4a06      	ldr	r2, [pc, #24]	@ (8009c14 <HAL_ADC_ConvCpltCallback+0x24>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d103      	bne.n	8009c08 <HAL_ADC_ConvCpltCallback+0x18>
        ccd.sample_complete = true;
 8009c00:	4b05      	ldr	r3, [pc, #20]	@ (8009c18 <HAL_ADC_ConvCpltCallback+0x28>)
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    }
}
 8009c08:	bf00      	nop
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr
 8009c14:	200000d0 	.word	0x200000d0
 8009c18:	200006dc 	.word	0x200006dc

08009c1c <_Z41__static_initialization_and_destruction_0ii>:
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b084      	sub	sp, #16
 8009c20:	af02      	add	r7, sp, #8
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d14f      	bne.n	8009ccc <_Z41__static_initialization_and_destruction_0ii+0xb0>
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d14a      	bne.n	8009ccc <_Z41__static_initialization_and_destruction_0ii+0xb0>
Encoder left_encoder(&htim5);
 8009c36:	4927      	ldr	r1, [pc, #156]	@ (8009cd4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009c38:	4827      	ldr	r0, [pc, #156]	@ (8009cd8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009c3a:	f7fe fe67 	bl	800890c <_ZN7EncoderC1EP17TIM_HandleTypeDef>
Encoder right_encoder(&htim2);
 8009c3e:	4927      	ldr	r1, [pc, #156]	@ (8009cdc <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009c40:	4827      	ldr	r0, [pc, #156]	@ (8009ce0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009c42:	f7fe fe63 	bl	800890c <_ZN7EncoderC1EP17TIM_HandleTypeDef>
                     );
 8009c46:	4b24      	ldr	r3, [pc, #144]	@ (8009cd8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	ed9f 1a26 	vldr	s2, [pc, #152]	@ 8009ce4 <_Z41__static_initialization_and_destruction_0ii+0xc8>
 8009c4e:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8009ce8 <_Z41__static_initialization_and_destruction_0ii+0xcc>
 8009c52:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8009cec <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8009c56:	2304      	movs	r3, #4
 8009c58:	2200      	movs	r2, #0
 8009c5a:	4925      	ldr	r1, [pc, #148]	@ (8009cf0 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 8009c5c:	4825      	ldr	r0, [pc, #148]	@ (8009cf4 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 8009c5e:	f7ff fa8e 	bl	800917e <_ZN9N20_MotorC1EP17TIM_HandleTypeDefmmP7Encoderfff>
);
 8009c62:	4b1f      	ldr	r3, [pc, #124]	@ (8009ce0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8009ce4 <_Z41__static_initialization_and_destruction_0ii+0xc8>
 8009c6a:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8009ce8 <_Z41__static_initialization_and_destruction_0ii+0xcc>
 8009c6e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8009cec <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8009c72:	230c      	movs	r3, #12
 8009c74:	2208      	movs	r2, #8
 8009c76:	491e      	ldr	r1, [pc, #120]	@ (8009cf0 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 8009c78:	481f      	ldr	r0, [pc, #124]	@ (8009cf8 <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 8009c7a:	f7ff fa80 	bl	800917e <_ZN9N20_MotorC1EP17TIM_HandleTypeDefmmP7Encoderfff>
CCD ccd;
 8009c7e:	481f      	ldr	r0, [pc, #124]	@ (8009cfc <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 8009c80:	f7ff fd14 	bl	80096ac <_ZN3CCDC1Ev>
Remote remote(&huart1);
 8009c84:	491e      	ldr	r1, [pc, #120]	@ (8009d00 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 8009c86:	481f      	ldr	r0, [pc, #124]	@ (8009d04 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8009c88:	f7ff fb05 	bl	8009296 <_ZN6RemoteC1EP20__UART_HandleTypeDef>
IMU imu;
 8009c8c:	481e      	ldr	r0, [pc, #120]	@ (8009d08 <_Z41__static_initialization_and_destruction_0ii+0xec>)
 8009c8e:	f7ff fd27 	bl	80096e0 <_ZN3IMUC1Ev>
Chassis chassis(&left_motor, &right_motor, &imu, 112.5 / 1000);
 8009c92:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8009d0c <_Z41__static_initialization_and_destruction_0ii+0xf0>
 8009c96:	4b1c      	ldr	r3, [pc, #112]	@ (8009d08 <_Z41__static_initialization_and_destruction_0ii+0xec>)
 8009c98:	4a16      	ldr	r2, [pc, #88]	@ (8009cf4 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 8009c9a:	4917      	ldr	r1, [pc, #92]	@ (8009cf8 <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 8009c9c:	481c      	ldr	r0, [pc, #112]	@ (8009d10 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 8009c9e:	f7fe fae1 	bl	8008264 <_ZN7ChassisC1EP9N20_MotorS1_P3IMUf>
Controller controller(&chassis);
 8009ca2:	491b      	ldr	r1, [pc, #108]	@ (8009d10 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 8009ca4:	481b      	ldr	r0, [pc, #108]	@ (8009d14 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 8009ca6:	f7fe fdd1 	bl	800884c <_ZN10ControllerC1EP7Chassis>
PID ccd_controller(0.004,0,0,0.1,0.005,0.1,0.1);
 8009caa:	ed9f 3a1b 	vldr	s6, [pc, #108]	@ 8009d18 <_Z41__static_initialization_and_destruction_0ii+0xfc>
 8009cae:	eddf 2a1a 	vldr	s5, [pc, #104]	@ 8009d18 <_Z41__static_initialization_and_destruction_0ii+0xfc>
 8009cb2:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 8009d1c <_Z41__static_initialization_and_destruction_0ii+0x100>
 8009cb6:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8009d18 <_Z41__static_initialization_and_destruction_0ii+0xfc>
 8009cba:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8009ce4 <_Z41__static_initialization_and_destruction_0ii+0xc8>
 8009cbe:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8009ce4 <_Z41__static_initialization_and_destruction_0ii+0xc8>
 8009cc2:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8009d20 <_Z41__static_initialization_and_destruction_0ii+0x104>
 8009cc6:	4817      	ldr	r0, [pc, #92]	@ (8009d24 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8009cc8:	f7ff fa9f 	bl	800920a <_ZN3PIDC1Efffffff>
}
 8009ccc:	bf00      	nop
 8009cce:	3708      	adds	r7, #8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	200003f0 	.word	0x200003f0
 8009cd8:	2000065c 	.word	0x2000065c
 8009cdc:	20000318 	.word	0x20000318
 8009ce0:	20000670 	.word	0x20000670
 8009ce4:	00000000 	.word	0x00000000
 8009ce8:	3c87dce8 	.word	0x3c87dce8
 8009cec:	46026000 	.word	0x46026000
 8009cf0:	200002d0 	.word	0x200002d0
 8009cf4:	20000684 	.word	0x20000684
 8009cf8:	200006b0 	.word	0x200006b0
 8009cfc:	200006dc 	.word	0x200006dc
 8009d00:	20000510 	.word	0x20000510
 8009d04:	200007ec 	.word	0x200007ec
 8009d08:	200008c8 	.word	0x200008c8
 8009d0c:	3de66666 	.word	0x3de66666
 8009d10:	2000090c 	.word	0x2000090c
 8009d14:	20000944 	.word	0x20000944
 8009d18:	3dcccccd 	.word	0x3dcccccd
 8009d1c:	3ba3d70a 	.word	0x3ba3d70a
 8009d20:	3b83126f 	.word	0x3b83126f
 8009d24:	20000990 	.word	0x20000990

08009d28 <_GLOBAL__sub_I_uart1_rx_buf>:
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009d30:	2001      	movs	r0, #1
 8009d32:	f7ff ff73 	bl	8009c1c <_Z41__static_initialization_and_destruction_0ii>
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <arm_sin_cos_f32>:
 8009d38:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8009e54 <arm_sin_cos_f32+0x11c>
 8009d3c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8009e58 <arm_sin_cos_f32+0x120>
 8009d40:	4a46      	ldr	r2, [pc, #280]	@ (8009e5c <arm_sin_cos_f32+0x124>)
 8009d42:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8009e60 <arm_sin_cos_f32+0x128>
 8009d46:	ee20 6a06 	vmul.f32	s12, s0, s12
 8009d4a:	b470      	push	{r4, r5, r6}
 8009d4c:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8009d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d54:	bf48      	it	mi
 8009d56:	eeb1 6a46 	vnegmi.f32	s12, s12
 8009d5a:	eefd 4ac6 	vcvt.s32.f32	s9, s12
 8009d5e:	ed2d 8b02 	vpush	{d8}
 8009d62:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8009d66:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8009d6a:	ee36 6a64 	vsub.f32	s12, s12, s9
 8009d6e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009d72:	ee66 4a27 	vmul.f32	s9, s12, s15
 8009d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d7a:	eefc 7ae4 	vcvt.u32.f32	s15, s9
 8009d7e:	ee17 3a90 	vmov	r3, s15
 8009d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d86:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8009d8a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 8009d8e:	f3c4 0408 	ubfx	r4, r4, #0, #9
 8009d92:	ed96 2a00 	vldr	s4, [r6]
 8009d96:	ed96 7a01 	vldr	s14, [r6, #4]
 8009d9a:	eb02 0584 	add.w	r5, r2, r4, lsl #2
 8009d9e:	edd5 1a00 	vldr	s3, [r5]
 8009da2:	ed95 8a01 	vldr	s16, [r5, #4]
 8009da6:	eeb1 6a42 	vneg.f32	s12, s4
 8009daa:	ee78 5a61 	vsub.f32	s11, s16, s3
 8009dae:	ee76 2a47 	vsub.f32	s5, s12, s14
 8009db2:	ee76 0a06 	vadd.f32	s1, s12, s12
 8009db6:	ee07 3a90 	vmov	s15, r3
 8009dba:	ee70 0ac7 	vsub.f32	s1, s1, s14
 8009dbe:	eef8 3a67 	vcvt.f32.u32	s7, s15
 8009dc2:	ee37 7a42 	vsub.f32	s14, s14, s4
 8009dc6:	ee35 5aa5 	vadd.f32	s10, s11, s11
 8009dca:	ee62 2a84 	vmul.f32	s5, s5, s8
 8009dce:	ee31 3a88 	vadd.f32	s6, s3, s16
 8009dd2:	ee31 1aa1 	vadd.f32	s2, s3, s3
 8009dd6:	ee74 7ae3 	vsub.f32	s15, s9, s7
 8009dda:	ee32 5ac5 	vsub.f32	s10, s5, s10
 8009dde:	ee71 3a08 	vadd.f32	s7, s2, s16
 8009de2:	ee60 2a84 	vmul.f32	s5, s1, s8
 8009de6:	ee63 4a04 	vmul.f32	s9, s6, s8
 8009dea:	ee77 0a07 	vadd.f32	s1, s14, s14
 8009dee:	ee65 5aa6 	vmul.f32	s11, s11, s13
 8009df2:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8009df6:	ee67 6a26 	vmul.f32	s13, s14, s13
 8009dfa:	ee23 7a84 	vmul.f32	s14, s7, s8
 8009dfe:	ee25 5a27 	vmul.f32	s10, s10, s15
 8009e02:	ee75 5ae2 	vsub.f32	s11, s11, s5
 8009e06:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8009e0a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009e0e:	ee35 5a85 	vadd.f32	s10, s11, s10
 8009e12:	ee37 7a24 	vadd.f32	s14, s14, s9
 8009e16:	ee25 5a27 	vmul.f32	s10, s10, s15
 8009e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009e1e:	ee66 5a04 	vmul.f32	s11, s12, s8
 8009e22:	ee61 6a84 	vmul.f32	s13, s3, s8
 8009e26:	ee35 6a85 	vadd.f32	s12, s11, s10
 8009e2a:	ee36 7a87 	vadd.f32	s14, s13, s14
 8009e2e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8009e32:	ecbd 8b02 	vpop	{d8}
 8009e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e3a:	ee36 6a21 	vadd.f32	s12, s12, s3
 8009e3e:	ee77 7a82 	vadd.f32	s15, s15, s4
 8009e42:	ed81 6a00 	vstr	s12, [r1]
 8009e46:	bf48      	it	mi
 8009e48:	eef1 7a67 	vnegmi.f32	s15, s15
 8009e4c:	edc0 7a00 	vstr	s15, [r0]
 8009e50:	bc70      	pop	{r4, r5, r6}
 8009e52:	4770      	bx	lr
 8009e54:	3b360b61 	.word	0x3b360b61
 8009e58:	44000000 	.word	0x44000000
 8009e5c:	0800bf10 	.word	0x0800bf10
 8009e60:	3c490fdb 	.word	0x3c490fdb

08009e64 <memset>:
 8009e64:	4402      	add	r2, r0
 8009e66:	4603      	mov	r3, r0
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d100      	bne.n	8009e6e <memset+0xa>
 8009e6c:	4770      	bx	lr
 8009e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8009e72:	e7f9      	b.n	8009e68 <memset+0x4>

08009e74 <__libc_init_array>:
 8009e74:	b570      	push	{r4, r5, r6, lr}
 8009e76:	4d0d      	ldr	r5, [pc, #52]	@ (8009eac <__libc_init_array+0x38>)
 8009e78:	4c0d      	ldr	r4, [pc, #52]	@ (8009eb0 <__libc_init_array+0x3c>)
 8009e7a:	1b64      	subs	r4, r4, r5
 8009e7c:	10a4      	asrs	r4, r4, #2
 8009e7e:	2600      	movs	r6, #0
 8009e80:	42a6      	cmp	r6, r4
 8009e82:	d109      	bne.n	8009e98 <__libc_init_array+0x24>
 8009e84:	4d0b      	ldr	r5, [pc, #44]	@ (8009eb4 <__libc_init_array+0x40>)
 8009e86:	4c0c      	ldr	r4, [pc, #48]	@ (8009eb8 <__libc_init_array+0x44>)
 8009e88:	f000 f826 	bl	8009ed8 <_init>
 8009e8c:	1b64      	subs	r4, r4, r5
 8009e8e:	10a4      	asrs	r4, r4, #2
 8009e90:	2600      	movs	r6, #0
 8009e92:	42a6      	cmp	r6, r4
 8009e94:	d105      	bne.n	8009ea2 <__libc_init_array+0x2e>
 8009e96:	bd70      	pop	{r4, r5, r6, pc}
 8009e98:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e9c:	4798      	blx	r3
 8009e9e:	3601      	adds	r6, #1
 8009ea0:	e7ee      	b.n	8009e80 <__libc_init_array+0xc>
 8009ea2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ea6:	4798      	blx	r3
 8009ea8:	3601      	adds	r6, #1
 8009eaa:	e7f2      	b.n	8009e92 <__libc_init_array+0x1e>
 8009eac:	0800c71c 	.word	0x0800c71c
 8009eb0:	0800c71c 	.word	0x0800c71c
 8009eb4:	0800c71c 	.word	0x0800c71c
 8009eb8:	0800c724 	.word	0x0800c724

08009ebc <memcpy>:
 8009ebc:	440a      	add	r2, r1
 8009ebe:	4291      	cmp	r1, r2
 8009ec0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ec4:	d100      	bne.n	8009ec8 <memcpy+0xc>
 8009ec6:	4770      	bx	lr
 8009ec8:	b510      	push	{r4, lr}
 8009eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ece:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ed2:	4291      	cmp	r1, r2
 8009ed4:	d1f9      	bne.n	8009eca <memcpy+0xe>
 8009ed6:	bd10      	pop	{r4, pc}

08009ed8 <_init>:
 8009ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eda:	bf00      	nop
 8009edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ede:	bc08      	pop	{r3}
 8009ee0:	469e      	mov	lr, r3
 8009ee2:	4770      	bx	lr

08009ee4 <_fini>:
 8009ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee6:	bf00      	nop
 8009ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eea:	bc08      	pop	{r3}
 8009eec:	469e      	mov	lr, r3
 8009eee:	4770      	bx	lr
