
Weather_Station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084ac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  08008650  08008650  00018650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c5c  08008c5c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008c5c  08008c5c  00018c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c64  08008c64  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c64  08008c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c68  08008c68  00018c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008c6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  200001e0  08008e4c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08008e4c  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f27a  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fb9  00000000  00000000  0002f48a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00031448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  00032140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002c46  00000000  00000000  00032d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f816  00000000  00000000  000359ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bc3a  00000000  00000000  000451e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0e1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000470c  00000000  00000000  000d0e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008634 	.word	0x08008634

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08008634 	.word	0x08008634

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <bmp280_read_reg16>:
#define BMP280_RESET_VALUE 0x86

/*
 * TODO: make two functions out of this: one for reading
 */
bool bmp280_read_reg16(BMP280_HandleTypedef* bmp, uint8_t reg_address, uint16_t* reg_contents){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af04      	add	r7, sp, #16
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	607a      	str	r2, [r7, #4]
 8000ec8:	72fb      	strb	r3, [r7, #11]
	uint8_t reg_temp[2];
	if(HAL_I2C_Mem_Read(bmp->i2c_handle_, bmp->address_, reg_address, 1, reg_temp, 2, HAL_MAX_DELAY) == HAL_OK){
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6818      	ldr	r0, [r3, #0]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	791b      	ldrb	r3, [r3, #4]
 8000ed2:	b299      	uxth	r1, r3
 8000ed4:	7afb      	ldrb	r3, [r7, #11]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8000edc:	9302      	str	r3, [sp, #8]
 8000ede:	2302      	movs	r3, #2
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	f002 fcfd 	bl	80038e8 <HAL_I2C_Mem_Read>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10b      	bne.n	8000f0c <bmp280_read_reg16+0x50>
		*reg_contents = (reg_temp[1]<<8) | reg_temp[0];
 8000ef4:	7d7b      	ldrb	r3, [r7, #21]
 8000ef6:	021b      	lsls	r3, r3, #8
 8000ef8:	b21a      	sxth	r2, r3
 8000efa:	7d3b      	ldrb	r3, [r7, #20]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	801a      	strh	r2, [r3, #0]
		return 1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e000      	b.n	8000f0e <bmp280_read_reg16+0x52>
	}
	else{
		return 0;
 8000f0c:	2300      	movs	r3, #0
	}
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <bmp280_read_reg8>:

bool bmp280_read_reg8(BMP280_HandleTypedef* bmp, uint8_t reg_address, uint8_t* reg_contents){
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b08a      	sub	sp, #40	; 0x28
 8000f1a:	af04      	add	r7, sp, #16
 8000f1c:	60f8      	str	r0, [r7, #12]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	607a      	str	r2, [r7, #4]
 8000f22:	72fb      	strb	r3, [r7, #11]
	uint8_t reg_temp;
	if(HAL_I2C_Mem_Read(bmp->i2c_handle_, bmp->address_, reg_address, 1, &reg_temp, 1, HAL_MAX_DELAY) == HAL_OK){
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6818      	ldr	r0, [r3, #0]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	791b      	ldrb	r3, [r3, #4]
 8000f2c:	b299      	uxth	r1, r3
 8000f2e:	7afb      	ldrb	r3, [r7, #11]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	9302      	str	r3, [sp, #8]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	f107 0317 	add.w	r3, r7, #23
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2301      	movs	r3, #1
 8000f44:	f002 fcd0 	bl	80038e8 <HAL_I2C_Mem_Read>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d104      	bne.n	8000f58 <bmp280_read_reg8+0x42>
		*reg_contents = reg_temp;
 8000f4e:	7dfa      	ldrb	r2, [r7, #23]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	701a      	strb	r2, [r3, #0]
		return 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <bmp280_read_reg8+0x44>
	}
	else{
		return 0;
 8000f58:	2300      	movs	r3, #0
	}
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3718      	adds	r7, #24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <bmp280_write_reg8>:

bool bmp280_write_reg8(BMP280_HandleTypedef* bmp, uint8_t reg_address, uint8_t* reg_contents){
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b088      	sub	sp, #32
 8000f66:	af04      	add	r7, sp, #16
 8000f68:	60f8      	str	r0, [r7, #12]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	607a      	str	r2, [r7, #4]
 8000f6e:	72fb      	strb	r3, [r7, #11]
	if(HAL_I2C_Mem_Write(bmp->i2c_handle_, bmp->address_, reg_address, 1, reg_contents, 1, HAL_MAX_DELAY) == HAL_OK){
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	6818      	ldr	r0, [r3, #0]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	791b      	ldrb	r3, [r3, #4]
 8000f78:	b299      	uxth	r1, r3
 8000f7a:	7afb      	ldrb	r3, [r7, #11]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	9302      	str	r3, [sp, #8]
 8000f84:	2301      	movs	r3, #1
 8000f86:	9301      	str	r3, [sp, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	f002 fbb1 	bl	80036f4 <HAL_I2C_Mem_Write>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <bmp280_write_reg8+0x3a>
		return 1;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <bmp280_write_reg8+0x3c>
	}
	else{
		return 0;
 8000f9c:	2300      	movs	r3, #0
	}
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <bmp280_get_compensation_data>:

bool bmp280_get_compensation_data(BMP280_HandleTypedef* bmp){
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
	if(bmp280_read_reg16(bmp, 0x88, &(bmp->compensation_params_.dig_T1)) &&
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3306      	adds	r3, #6
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	2188      	movs	r1, #136	; 0x88
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ff80 	bl	8000ebc <bmp280_read_reg16>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d06f      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x8A, (uint16_t*) &(bmp->compensation_params_.dig_T2)) &&
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	3308      	adds	r3, #8
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	218a      	movs	r1, #138	; 0x8a
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ff76 	bl	8000ebc <bmp280_read_reg16>
 8000fd0:	4603      	mov	r3, r0
	if(bmp280_read_reg16(bmp, 0x88, &(bmp->compensation_params_.dig_T1)) &&
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d065      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x8C, (uint16_t*) &(bmp->compensation_params_.dig_T3)) &&
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	330a      	adds	r3, #10
 8000fda:	461a      	mov	r2, r3
 8000fdc:	218c      	movs	r1, #140	; 0x8c
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ff6c 	bl	8000ebc <bmp280_read_reg16>
 8000fe4:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x8A, (uint16_t*) &(bmp->compensation_params_.dig_T2)) &&
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d05b      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x8E, &(bmp->compensation_params_.dig_P1)) &&
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	330c      	adds	r3, #12
 8000fee:	461a      	mov	r2, r3
 8000ff0:	218e      	movs	r1, #142	; 0x8e
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ff62 	bl	8000ebc <bmp280_read_reg16>
 8000ff8:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x8C, (uint16_t*) &(bmp->compensation_params_.dig_T3)) &&
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d051      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x90, (uint16_t*) &(bmp->compensation_params_.dig_P2)) &&
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	330e      	adds	r3, #14
 8001002:	461a      	mov	r2, r3
 8001004:	2190      	movs	r1, #144	; 0x90
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ff58 	bl	8000ebc <bmp280_read_reg16>
 800100c:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x8E, &(bmp->compensation_params_.dig_P1)) &&
 800100e:	2b00      	cmp	r3, #0
 8001010:	d047      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x92, (uint16_t*) &(bmp->compensation_params_.dig_P3)) &&
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	3310      	adds	r3, #16
 8001016:	461a      	mov	r2, r3
 8001018:	2192      	movs	r1, #146	; 0x92
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff ff4e 	bl	8000ebc <bmp280_read_reg16>
 8001020:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x90, (uint16_t*) &(bmp->compensation_params_.dig_P2)) &&
 8001022:	2b00      	cmp	r3, #0
 8001024:	d03d      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x94, (uint16_t*) &(bmp->compensation_params_.dig_P4)) &&
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3312      	adds	r3, #18
 800102a:	461a      	mov	r2, r3
 800102c:	2194      	movs	r1, #148	; 0x94
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ff44 	bl	8000ebc <bmp280_read_reg16>
 8001034:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x92, (uint16_t*) &(bmp->compensation_params_.dig_P3)) &&
 8001036:	2b00      	cmp	r3, #0
 8001038:	d033      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x96, (uint16_t*) &(bmp->compensation_params_.dig_P5)) &&
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3314      	adds	r3, #20
 800103e:	461a      	mov	r2, r3
 8001040:	2196      	movs	r1, #150	; 0x96
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ff3a 	bl	8000ebc <bmp280_read_reg16>
 8001048:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x94, (uint16_t*) &(bmp->compensation_params_.dig_P4)) &&
 800104a:	2b00      	cmp	r3, #0
 800104c:	d029      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x98, (uint16_t*) &(bmp->compensation_params_.dig_P6)) &&
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3316      	adds	r3, #22
 8001052:	461a      	mov	r2, r3
 8001054:	2198      	movs	r1, #152	; 0x98
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ff30 	bl	8000ebc <bmp280_read_reg16>
 800105c:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x96, (uint16_t*) &(bmp->compensation_params_.dig_P5)) &&
 800105e:	2b00      	cmp	r3, #0
 8001060:	d01f      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x9A, (uint16_t*) &(bmp->compensation_params_.dig_P7)) &&
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3318      	adds	r3, #24
 8001066:	461a      	mov	r2, r3
 8001068:	219a      	movs	r1, #154	; 0x9a
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ff26 	bl	8000ebc <bmp280_read_reg16>
 8001070:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x98, (uint16_t*) &(bmp->compensation_params_.dig_P6)) &&
 8001072:	2b00      	cmp	r3, #0
 8001074:	d015      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x9C, (uint16_t*) &(bmp->compensation_params_.dig_P8)) &&
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	331a      	adds	r3, #26
 800107a:	461a      	mov	r2, r3
 800107c:	219c      	movs	r1, #156	; 0x9c
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff1c 	bl	8000ebc <bmp280_read_reg16>
 8001084:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x9A, (uint16_t*) &(bmp->compensation_params_.dig_P7)) &&
 8001086:	2b00      	cmp	r3, #0
 8001088:	d00b      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
	   bmp280_read_reg16(bmp, 0x9E, (uint16_t*) &(bmp->compensation_params_.dig_P9))){
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	331c      	adds	r3, #28
 800108e:	461a      	mov	r2, r3
 8001090:	219e      	movs	r1, #158	; 0x9e
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ff12 	bl	8000ebc <bmp280_read_reg16>
 8001098:	4603      	mov	r3, r0
	   bmp280_read_reg16(bmp, 0x9C, (uint16_t*) &(bmp->compensation_params_.dig_P8)) &&
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <bmp280_get_compensation_data+0xfc>
		return 1;
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <bmp280_get_compensation_data+0xfe>
	}
	else{
		return 0;
 80010a2:	2300      	movs	r3, #0
	}
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmp280_init_force_mode>:

bool bmp280_init_force_mode(BMP280_HandleTypedef* bmp){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	bmp->address_ = BMP280_ADDRESS_0 << 1;	// SDO connected to ground
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	22ec      	movs	r2, #236	; 0xec
 80010b8:	711a      	strb	r2, [r3, #4]
	bmp->mode_ = BMP280_SLEEP_MODE;     // to read in force mode it needs to be in sleep first
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	715a      	strb	r2, [r3, #5]
	bmp->filter_ = BMP280_FILTER_OFF;	// according to documentation for weather monitoring
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	779a      	strb	r2, [r3, #30]
	bmp->temperature_oversampling_ = BMP280_oversampling_x1;	// according to documentation
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2201      	movs	r2, #1
 80010ca:	77da      	strb	r2, [r3, #31]
	bmp->pressure_oversampling_ = BMP280_oversampling_x1;		// according to documentation
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 2020 	strb.w	r2, [r3, #32]
	bmp->time_standby_ = BMP280_tsb_1000;	/* not relevant in forced mode, but dont want leave
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2205      	movs	r2, #5
 80010d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
											 * uninitialized
											 */

	// soft reset sensor
	if(!bmp280_write_reg8(bmp, BMP280_REG_ADDR_RESET, (uint8_t*) BMP280_RESET_VALUE)){
 80010dc:	2286      	movs	r2, #134	; 0x86
 80010de:	21e0      	movs	r1, #224	; 0xe0
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff3e 	bl	8000f62 <bmp280_write_reg8>
 80010e6:	4603      	mov	r3, r0
 80010e8:	f083 0301 	eor.w	r3, r3, #1
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <bmp280_init_force_mode+0x4a>
		return 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e078      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}

	// wait for NVM data to copy
	while(1){
		uint8_t im_update;
		if(bmp280_read_reg8(bmp, BMP280_REG_ADDR_STATUS, &im_update) && (im_update & 1) == 0){
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	461a      	mov	r2, r3
 80010fc:	21f3      	movs	r1, #243	; 0xf3
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff09 	bl	8000f16 <bmp280_read_reg8>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d0f5      	beq.n	80010f6 <bmp280_init_force_mode+0x4a>
 800110a:	7b3b      	ldrb	r3, [r7, #12]
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f0      	bne.n	80010f6 <bmp280_init_force_mode+0x4a>
			break;
		}
	}

	// check if address is proper
	if(bmp->address_ != BMP280_ADDRESS_0 && bmp->address_ != BMP280_ADDRESS_1){
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	791b      	ldrb	r3, [r3, #4]
 8001118:	2b76      	cmp	r3, #118	; 0x76
 800111a:	d100      	bne.n	800111e <bmp280_init_force_mode+0x72>
 800111c:	e005      	b.n	800112a <bmp280_init_force_mode+0x7e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	791b      	ldrb	r3, [r3, #4]
 8001122:	2b77      	cmp	r3, #119	; 0x77
 8001124:	d001      	beq.n	800112a <bmp280_init_force_mode+0x7e>
		return 0;
 8001126:	2300      	movs	r3, #0
 8001128:	e05e      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}

	// read and check if proper id
	uint8_t read_id = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	73fb      	strb	r3, [r7, #15]
	if(!bmp280_read_reg8(bmp, BMP280_REG_ADDR_ID, &read_id)){
 800112e:	f107 030f 	add.w	r3, r7, #15
 8001132:	461a      	mov	r2, r3
 8001134:	21d0      	movs	r1, #208	; 0xd0
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff feed 	bl	8000f16 <bmp280_read_reg8>
 800113c:	4603      	mov	r3, r0
 800113e:	f083 0301 	eor.w	r3, r3, #1
 8001142:	b2db      	uxtb	r3, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <bmp280_init_force_mode+0xa0>
		return 0;
 8001148:	2300      	movs	r3, #0
 800114a:	e04d      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}
	else if(read_id != BMP280_ID){
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b58      	cmp	r3, #88	; 0x58
 8001150:	d001      	beq.n	8001156 <bmp280_init_force_mode+0xaa>
		return 0;
 8001152:	2300      	movs	r3, #0
 8001154:	e048      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}

	// get compensation data
	if(!bmp280_get_compensation_data(bmp)){
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ff25 	bl	8000fa6 <bmp280_get_compensation_data>
 800115c:	4603      	mov	r3, r0
 800115e:	f083 0301 	eor.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <bmp280_init_force_mode+0xc0>
		return 0;
 8001168:	2300      	movs	r3, #0
 800116a:	e03d      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}

	// set config and control registers and write them
	uint8_t config_reg_settings = (bmp->time_standby_ << 5) | (bmp->filter_ << 2);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001172:	015b      	lsls	r3, r3, #5
 8001174:	b25a      	sxtb	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	7f9b      	ldrb	r3, [r3, #30]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	b25b      	sxtb	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b25b      	sxtb	r3, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	73bb      	strb	r3, [r7, #14]
	if(!bmp280_write_reg8(bmp, BMP280_REG_ADDR_CONFIG, &config_reg_settings)){
 8001186:	f107 030e 	add.w	r3, r7, #14
 800118a:	461a      	mov	r2, r3
 800118c:	21f5      	movs	r1, #245	; 0xf5
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff fee7 	bl	8000f62 <bmp280_write_reg8>
 8001194:	4603      	mov	r3, r0
 8001196:	f083 0301 	eor.w	r3, r3, #1
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <bmp280_init_force_mode+0xf8>
		return 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e021      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}

	uint8_t control_reg_settings = (bmp->temperature_oversampling_ << 5) | (bmp->pressure_oversampling_ << 2) | bmp->mode_;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7fdb      	ldrb	r3, [r3, #31]
 80011a8:	015b      	lsls	r3, r3, #5
 80011aa:	b25a      	sxtb	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	b25b      	sxtb	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b25a      	sxtb	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	795b      	ldrb	r3, [r3, #5]
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	737b      	strb	r3, [r7, #13]
	if(!bmp280_write_reg8(bmp, BMP280_REG_ADDR_CONTROL, &control_reg_settings)){
 80011c8:	f107 030d 	add.w	r3, r7, #13
 80011cc:	461a      	mov	r2, r3
 80011ce:	21f4      	movs	r1, #244	; 0xf4
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff fec6 	bl	8000f62 <bmp280_write_reg8>
 80011d6:	4603      	mov	r3, r0
 80011d8:	f083 0301 	eor.w	r3, r3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <bmp280_init_force_mode+0x13a>
		return 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e000      	b.n	80011e8 <bmp280_init_force_mode+0x13c>
	}
	return 1;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b0a      	cmp	r3, #10
 80011fc:	d102      	bne.n	8001204 <__io_putchar+0x14>
    __io_putchar('\r');
 80011fe:	200d      	movs	r0, #13
 8001200:	f7ff fff6 	bl	80011f0 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001204:	1d39      	adds	r1, r7, #4
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	2201      	movs	r2, #1
 800120c:	4803      	ldr	r0, [pc, #12]	; (800121c <__io_putchar+0x2c>)
 800120e:	f004 f8c8 	bl	80053a2 <HAL_UART_Transmit>

  return 1;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200002fc 	.word	0x200002fc

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b090      	sub	sp, #64	; 0x40
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001226:	f001 fdc3 	bl	8002db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122a:	f000 f8c5 	bl	80013b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122e:	f000 f9eb 	bl	8001608 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001232:	f000 f9bf 	bl	80015b4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001236:	f000 f92b 	bl	8001490 <MX_I2C1_Init>
  MX_I2C3_Init();
 800123a:	f000 f957 	bl	80014ec <MX_I2C3_Init>
  MX_SPI2_Init();
 800123e:	f000 f983 	bl	8001548 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

//  AM2320_HandleTypeDef am2320 = am2320_init(&hi2c1, AM2320_ADDRESS);

  BMP280_HandleTypedef bmp280;
  bmp280.i2c_handle_ = &hi2c3;
 8001242:	4b55      	ldr	r3, [pc, #340]	; (8001398 <main+0x178>)
 8001244:	617b      	str	r3, [r7, #20]
  bmp280_init_force_mode(&bmp280);
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff2e 	bl	80010ac <bmp280_init_force_mode>

  uint8_t status = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	74fb      	strb	r3, [r7, #19]

  // initialize nrf handle
  NRF_HandleTypedef nrf;
  if(!NRF_Init(&nrf)){
 8001254:	f107 0308 	add.w	r3, r7, #8
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fb7d 	bl	8001958 <NRF_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	f083 0301 	eor.w	r3, r3, #1
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <main+0x4e>
	  Error_Handler();
 800126a:	f000 fadb 	bl	8001824 <Error_Handler>
  }
  // pipe configuration
  // address will be clocked from last to first
  // need to clock same address for rx and tx pipe for transmitter
  static uint8_t nrf_addr[] = {0x69, 0x21, 0x37};
  if(!NRF_SET_PipeAddress(RX_PIPE_0, nrf_addr)){
 800126e:	494b      	ldr	r1, [pc, #300]	; (800139c <main+0x17c>)
 8001270:	2000      	movs	r0, #0
 8001272:	f000 fd8a 	bl	8001d8a <NRF_SET_PipeAddress>
 8001276:	4603      	mov	r3, r0
 8001278:	f083 0301 	eor.w	r3, r3, #1
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <main+0x66>
	  return NRF_ERROR;
 8001282:	2300      	movs	r3, #0
 8001284:	e084      	b.n	8001390 <main+0x170>
  }
  if(!NRF_SET_PipeAddress(TX_PIPE, nrf_addr)){
 8001286:	4945      	ldr	r1, [pc, #276]	; (800139c <main+0x17c>)
 8001288:	2006      	movs	r0, #6
 800128a:	f000 fd7e 	bl	8001d8a <NRF_SET_PipeAddress>
 800128e:	4603      	mov	r3, r0
 8001290:	f083 0301 	eor.w	r3, r3, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <main+0x7e>
	  return NRF_ERROR;
 800129a:	2300      	movs	r3, #0
 800129c:	e078      	b.n	8001390 <main+0x170>
  }

  // preapre pipe RX 0 for auto ack
  if(!NRF_SET_PipeRX(RX_PIPE_0, AA_ON, 0)){
 800129e:	2200      	movs	r2, #0
 80012a0:	2101      	movs	r1, #1
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 fdc2 	bl	8001e2c <NRF_SET_PipeRX>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f083 0301 	eor.w	r3, r3, #1
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <main+0x98>
	  return NRF_ERROR;
 80012b4:	2300      	movs	r3, #0
 80012b6:	e06b      	b.n	8001390 <main+0x170>
  }

  // prepare pipe TX
  if(!NRF_SET_PipeTX(RX_PIPE_0, AA_ON)){
 80012b8:	2101      	movs	r1, #1
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 fe46 	bl	8001f4c <NRF_SET_PipeTX>
 80012c0:	4603      	mov	r3, r0
 80012c2:	f083 0301 	eor.w	r3, r3, #1
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <main+0xb0>
	  return NRF_ERROR;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e05f      	b.n	8001390 <main+0x170>
  }

  // set mode to transmitter
  if(!NRF_SET_Mode(TX)){
 80012d0:	2000      	movs	r0, #0
 80012d2:	f000 fc3f 	bl	8001b54 <NRF_SET_Mode>
 80012d6:	4603      	mov	r3, r0
 80012d8:	f083 0301 	eor.w	r3, r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <main+0xc6>
	  return NRF_ERROR;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e054      	b.n	8001390 <main+0x170>
  }

  // turn transmitter on and wait for at least 1.5 ms
  if(!NRF_SET_PowerMode(PWR_UP)){
 80012e6:	2001      	movs	r0, #1
 80012e8:	f000 fc66 	bl	8001bb8 <NRF_SET_PowerMode>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f083 0301 	eor.w	r3, r3, #1
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <main+0xdc>
	  return NRF_ERROR;
 80012f8:	2300      	movs	r3, #0
 80012fa:	e049      	b.n	8001390 <main+0x170>
  }

  HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f001 fdc9 	bl	8002e94 <HAL_Delay>
  NRF_PrintConfig();
 8001302:	f000 ff67 	bl	80021d4 <NRF_PrintConfig>
  // test payload
  uint8_t payload[] = {'S','E','N','D','_','O','K'};
 8001306:	4a26      	ldr	r2, [pc, #152]	; (80013a0 <main+0x180>)
 8001308:	463b      	mov	r3, r7
 800130a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130e:	6018      	str	r0, [r3, #0]
 8001310:	3304      	adds	r3, #4
 8001312:	8019      	strh	r1, [r3, #0]
 8001314:	3302      	adds	r3, #2
 8001316:	0c0a      	lsrs	r2, r1, #16
 8001318:	701a      	strb	r2, [r3, #0]
//	  bmp280_force_measurement(&bmp280);
//	  bmp280_get_measurements(&bmp280, &bmp280_press, &bmp280_temp);
//	  printf("Temperature: %d.%d\nPressure: %.3f\n", (int)(bmp280_temp/100), (int)(bmp280_temp%100),
//			  (float)bmp280_press/25600.);
//	  printf("Read data from register CONFIG: %d\n", data[0]);
	  int timeout = 10000;
 800131a:	f242 7310 	movw	r3, #10000	; 0x2710
 800131e:	63fb      	str	r3, [r7, #60]	; 0x3c
//	  printf("Payload: SEND OK\n");
	  nRF24_TXResult tx_res = NRF_Transmit(payload, (uint8_t)7);
 8001320:	463b      	mov	r3, r7
 8001322:	2107      	movs	r1, #7
 8001324:	4618      	mov	r0, r3
 8001326:	f000 fa1d 	bl	8001764 <NRF_Transmit>
 800132a:	4603      	mov	r3, r0
 800132c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	  switch (tx_res) {
 8001330:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001334:	2b03      	cmp	r3, #3
 8001336:	d00e      	beq.n	8001356 <main+0x136>
 8001338:	2b03      	cmp	r3, #3
 800133a:	dc20      	bgt.n	800137e <main+0x15e>
 800133c:	2b01      	cmp	r3, #1
 800133e:	d002      	beq.n	8001346 <main+0x126>
 8001340:	2b02      	cmp	r3, #2
 8001342:	d004      	beq.n	800134e <main+0x12e>
 8001344:	e01b      	b.n	800137e <main+0x15e>
		  case nRF24_TX_SUCCESS:
			  printf("OK\n");
 8001346:	4817      	ldr	r0, [pc, #92]	; (80013a4 <main+0x184>)
 8001348:	f005 f8c2 	bl	80064d0 <puts>
			  break;
 800134c:	e01b      	b.n	8001386 <main+0x166>
		  case nRF24_TX_TIMEOUT:
			  printf("TIMEOUT\n");
 800134e:	4816      	ldr	r0, [pc, #88]	; (80013a8 <main+0x188>)
 8001350:	f005 f8be 	bl	80064d0 <puts>
			  break;
 8001354:	e017      	b.n	8001386 <main+0x166>
		  case nRF24_TX_MAXRT:
			  printf("MAX RETRANSMIT\n");
 8001356:	4815      	ldr	r0, [pc, #84]	; (80013ac <main+0x18c>)
 8001358:	f005 f8ba 	bl	80064d0 <puts>
			  NRF_ResetPlos();
 800135c:	f000 ff13 	bl	8002186 <NRF_ResetPlos>
			  NRF_FlushTXFifo();
 8001360:	f000 fe8e 	bl	8002080 <NRF_FlushTXFifo>
			  NRF_ReadRegs(NRF_REG_STATUS, &status, 1);
 8001364:	f107 0313 	add.w	r3, r7, #19
 8001368:	2201      	movs	r2, #1
 800136a:	4619      	mov	r1, r3
 800136c:	2007      	movs	r0, #7
 800136e:	f000 fa7b 	bl	8001868 <NRF_ReadRegs>
			  printf("STATUS: %d\n", status);
 8001372:	7cfb      	ldrb	r3, [r7, #19]
 8001374:	4619      	mov	r1, r3
 8001376:	480e      	ldr	r0, [pc, #56]	; (80013b0 <main+0x190>)
 8001378:	f005 f824 	bl	80063c4 <iprintf>
			  break;
 800137c:	e003      	b.n	8001386 <main+0x166>
		  default:
			  printf("ERROR\n");
 800137e:	480d      	ldr	r0, [pc, #52]	; (80013b4 <main+0x194>)
 8001380:	f005 f8a6 	bl	80064d0 <puts>
			  break;
 8001384:	bf00      	nop
	  }
	  HAL_Delay(5000);
 8001386:	f241 3088 	movw	r0, #5000	; 0x1388
 800138a:	f001 fd83 	bl	8002e94 <HAL_Delay>
  {
 800138e:	e7c4      	b.n	800131a <main+0xfa>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001390:	4618      	mov	r0, r3
 8001392:	3740      	adds	r7, #64	; 0x40
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000250 	.word	0x20000250
 800139c:	20000000 	.word	0x20000000
 80013a0:	08008680 	.word	0x08008680
 80013a4:	08008650 	.word	0x08008650
 80013a8:	08008654 	.word	0x08008654
 80013ac:	0800865c 	.word	0x0800865c
 80013b0:	0800866c 	.word	0x0800866c
 80013b4:	08008678 	.word	0x08008678

080013b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b094      	sub	sp, #80	; 0x50
 80013bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013be:	f107 0320 	add.w	r3, r7, #32
 80013c2:	2230      	movs	r2, #48	; 0x30
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f004 fb8a 	bl	8005ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013cc:	f107 030c 	add.w	r3, r7, #12
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <SystemClock_Config+0xd0>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	4a28      	ldr	r2, [pc, #160]	; (8001488 <SystemClock_Config+0xd0>)
 80013e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ea:	6413      	str	r3, [r2, #64]	; 0x40
 80013ec:	4b26      	ldr	r3, [pc, #152]	; (8001488 <SystemClock_Config+0xd0>)
 80013ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013f8:	2300      	movs	r3, #0
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <SystemClock_Config+0xd4>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001404:	4a21      	ldr	r2, [pc, #132]	; (800148c <SystemClock_Config+0xd4>)
 8001406:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b1f      	ldr	r3, [pc, #124]	; (800148c <SystemClock_Config+0xd4>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001418:	2302      	movs	r3, #2
 800141a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800141c:	2301      	movs	r3, #1
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001420:	2310      	movs	r3, #16
 8001422:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001424:	2302      	movs	r3, #2
 8001426:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001428:	2300      	movs	r3, #0
 800142a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800142c:	2310      	movs	r3, #16
 800142e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001430:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001434:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001436:	2304      	movs	r3, #4
 8001438:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800143a:	2307      	movs	r3, #7
 800143c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143e:	f107 0320 	add.w	r3, r7, #32
 8001442:	4618      	mov	r0, r3
 8001444:	f002 ffd2 	bl	80043ec <HAL_RCC_OscConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800144e:	f000 f9e9 	bl	8001824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001452:	230f      	movs	r3, #15
 8001454:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001456:	2302      	movs	r3, #2
 8001458:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800145e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001462:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	2102      	movs	r1, #2
 800146e:	4618      	mov	r0, r3
 8001470:	f003 fa34 	bl	80048dc <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800147a:	f000 f9d3 	bl	8001824 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	3750      	adds	r7, #80	; 0x50
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40007000 	.word	0x40007000

08001490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <MX_I2C1_Init+0x50>)
 8001496:	4a13      	ldr	r2, [pc, #76]	; (80014e4 <MX_I2C1_Init+0x54>)
 8001498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_I2C1_Init+0x50>)
 800149c:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <MX_I2C1_Init+0x58>)
 800149e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014c0:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014cc:	4804      	ldr	r0, [pc, #16]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014ce:	f001 ffcd 	bl	800346c <HAL_I2C_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014d8:	f000 f9a4 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	200001fc 	.word	0x200001fc
 80014e4:	40005400 	.word	0x40005400
 80014e8:	000186a0 	.word	0x000186a0

080014ec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_I2C3_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <MX_I2C3_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_I2C3_Init+0x50>)
 80014f8:	4a12      	ldr	r2, [pc, #72]	; (8001544 <MX_I2C3_Init+0x58>)
 80014fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_I2C3_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <MX_I2C3_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_I2C3_Init+0x50>)
 800150a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800150e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <MX_I2C3_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_I2C3_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <MX_I2C3_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_I2C3_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_I2C3_Init+0x50>)
 800152a:	f001 ff9f 	bl	800346c <HAL_I2C_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001534:	f000 f976 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000250 	.word	0x20000250
 8001540:	40005c00 	.word	0x40005c00
 8001544:	000186a0 	.word	0x000186a0

08001548 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800154c:	4b17      	ldr	r3, [pc, #92]	; (80015ac <MX_SPI2_Init+0x64>)
 800154e:	4a18      	ldr	r2, [pc, #96]	; (80015b0 <MX_SPI2_Init+0x68>)
 8001550:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001552:	4b16      	ldr	r3, [pc, #88]	; (80015ac <MX_SPI2_Init+0x64>)
 8001554:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001558:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800155a:	4b14      	ldr	r3, [pc, #80]	; (80015ac <MX_SPI2_Init+0x64>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001560:	4b12      	ldr	r3, [pc, #72]	; (80015ac <MX_SPI2_Init+0x64>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_SPI2_Init+0x64>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <MX_SPI2_Init+0x64>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <MX_SPI2_Init+0x64>)
 8001574:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001578:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800157a:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <MX_SPI2_Init+0x64>)
 800157c:	2218      	movs	r2, #24
 800157e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001580:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <MX_SPI2_Init+0x64>)
 8001582:	2200      	movs	r2, #0
 8001584:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <MX_SPI2_Init+0x64>)
 8001588:	2200      	movs	r2, #0
 800158a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800158c:	4b07      	ldr	r3, [pc, #28]	; (80015ac <MX_SPI2_Init+0x64>)
 800158e:	2200      	movs	r2, #0
 8001590:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <MX_SPI2_Init+0x64>)
 8001594:	220a      	movs	r2, #10
 8001596:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001598:	4804      	ldr	r0, [pc, #16]	; (80015ac <MX_SPI2_Init+0x64>)
 800159a:	f003 fbbf 	bl	8004d1c <HAL_SPI_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80015a4:	f000 f93e 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200002a4 	.word	0x200002a4
 80015b0:	40003800 	.word	0x40003800

080015b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015ba:	4a12      	ldr	r2, [pc, #72]	; (8001604 <MX_USART2_UART_Init+0x50>)
 80015bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015d2:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015d8:	4b09      	ldr	r3, [pc, #36]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015da:	220c      	movs	r2, #12
 80015dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015de:	4b08      	ldr	r3, [pc, #32]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015ea:	4805      	ldr	r0, [pc, #20]	; (8001600 <MX_USART2_UART_Init+0x4c>)
 80015ec:	f003 fe8c 	bl	8005308 <HAL_UART_Init>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015f6:	f000 f915 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200002fc 	.word	0x200002fc
 8001604:	40004400 	.word	0x40004400

08001608 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	; 0x28
 800160c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
 800161c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b42      	ldr	r3, [pc, #264]	; (800172c <MX_GPIO_Init+0x124>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a41      	ldr	r2, [pc, #260]	; (800172c <MX_GPIO_Init+0x124>)
 8001628:	f043 0304 	orr.w	r3, r3, #4
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b3f      	ldr	r3, [pc, #252]	; (800172c <MX_GPIO_Init+0x124>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <MX_GPIO_Init+0x124>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a3a      	ldr	r2, [pc, #232]	; (800172c <MX_GPIO_Init+0x124>)
 8001644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b38      	ldr	r3, [pc, #224]	; (800172c <MX_GPIO_Init+0x124>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	4b34      	ldr	r3, [pc, #208]	; (800172c <MX_GPIO_Init+0x124>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a33      	ldr	r2, [pc, #204]	; (800172c <MX_GPIO_Init+0x124>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b31      	ldr	r3, [pc, #196]	; (800172c <MX_GPIO_Init+0x124>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b2d      	ldr	r3, [pc, #180]	; (800172c <MX_GPIO_Init+0x124>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a2c      	ldr	r2, [pc, #176]	; (800172c <MX_GPIO_Init+0x124>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b2a      	ldr	r3, [pc, #168]	; (800172c <MX_GPIO_Init+0x124>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF_CE_Pin|SPI2_CSN_Pin, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2103      	movs	r1, #3
 8001692:	4827      	ldr	r0, [pc, #156]	; (8001730 <MX_GPIO_Init+0x128>)
 8001694:	f001 feb8 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	2120      	movs	r1, #32
 800169c:	4825      	ldr	r0, [pc, #148]	; (8001734 <MX_GPIO_Init+0x12c>)
 800169e:	f001 feb3 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016a8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80016ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 0314 	add.w	r3, r7, #20
 80016b6:	4619      	mov	r1, r3
 80016b8:	481d      	ldr	r0, [pc, #116]	; (8001730 <MX_GPIO_Init+0x128>)
 80016ba:	f001 fd21 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CE_Pin SPI2_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|SPI2_CSN_Pin;
 80016be:	2303      	movs	r3, #3
 80016c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c2:	2301      	movs	r3, #1
 80016c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	4816      	ldr	r0, [pc, #88]	; (8001730 <MX_GPIO_Init+0x128>)
 80016d6:	f001 fd13 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016da:	2320      	movs	r3, #32
 80016dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016de:	2301      	movs	r3, #1
 80016e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	4810      	ldr	r0, [pc, #64]	; (8001734 <MX_GPIO_Init+0x12c>)
 80016f2:	f001 fd05 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 80016f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016fc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	480a      	ldr	r0, [pc, #40]	; (8001738 <MX_GPIO_Init+0x130>)
 800170e:	f001 fcf7 	bl	8003100 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2100      	movs	r1, #0
 8001716:	2028      	movs	r0, #40	; 0x28
 8001718:	f001 fcbb 	bl	8003092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800171c:	2028      	movs	r0, #40	; 0x28
 800171e:	f001 fcd4 	bl	80030ca <HAL_NVIC_EnableIRQ>

}
 8001722:	bf00      	nop
 8001724:	3728      	adds	r7, #40	; 0x28
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800
 8001730:	40020800 	.word	0x40020800
 8001734:	40020000 	.word	0x40020000
 8001738:	40020400 	.word	0x40020400

0800173c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF_IRQ_Pin){
 8001746:	88fb      	ldrh	r3, [r7, #6]
 8001748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800174c:	d102      	bne.n	8001754 <HAL_GPIO_EXTI_Callback+0x18>
		// if interrupt comes from IRQ pin, then set flag
		nrfInterrupt = 1;
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <HAL_GPIO_EXTI_Callback+0x24>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
	}
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	20000340 	.word	0x20000340

08001764 <NRF_Transmit>:

static nRF24_TXResult NRF_Transmit(uint8_t* data, uint8_t length){
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	70fb      	strb	r3, [r7, #3]
	uint8_t status = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	72fb      	strb	r3, [r7, #11]
	uint32_t wait = 0xFFFF;
 8001774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001778:	60fb      	str	r3, [r7, #12]
	NRF_CE_SET_LOW;
 800177a:	2200      	movs	r2, #0
 800177c:	2101      	movs	r1, #1
 800177e:	4827      	ldr	r0, [pc, #156]	; (800181c <NRF_Transmit+0xb8>)
 8001780:	f001 fe42 	bl	8003408 <HAL_GPIO_WritePin>

	// write tx payload
	if(!NRF_WriteTxPayload(data, length)){
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	4619      	mov	r1, r3
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f000 fc99 	bl	80020c0 <NRF_WriteTxPayload>
 800178e:	4603      	mov	r3, r0
 8001790:	f083 0301 	eor.w	r3, r3, #1
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <NRF_Transmit+0x3a>
		return NRF_ERROR;
 800179a:	2300      	movs	r3, #0
 800179c:	e039      	b.n	8001812 <NRF_Transmit+0xae>
	}

	NRF_CE_SET_HIGH;
 800179e:	2201      	movs	r2, #1
 80017a0:	2101      	movs	r1, #1
 80017a2:	481e      	ldr	r0, [pc, #120]	; (800181c <NRF_Transmit+0xb8>)
 80017a4:	f001 fe30 	bl	8003408 <HAL_GPIO_WritePin>

	do{
		NRF_ReadRegs(NRF_REG_STATUS, &status, 1);
 80017a8:	f107 030b 	add.w	r3, r7, #11
 80017ac:	2201      	movs	r2, #1
 80017ae:	4619      	mov	r1, r3
 80017b0:	2007      	movs	r0, #7
 80017b2:	f000 f859 	bl	8001868 <NRF_ReadRegs>
		if (status & (NRF_MASK_TX_DS | NRF_MASK_MAX_RT)) {
 80017b6:	7afb      	ldrb	r3, [r7, #11]
 80017b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d105      	bne.n	80017cc <NRF_Transmit+0x68>
			break;
		}
	}while(wait--);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1e5a      	subs	r2, r3, #1
 80017c4:	60fa      	str	r2, [r7, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1ee      	bne.n	80017a8 <NRF_Transmit+0x44>
 80017ca:	e000      	b.n	80017ce <NRF_Transmit+0x6a>
			break;
 80017cc:	bf00      	nop

	//deassert ce pin
	NRF_CE_SET_LOW;
 80017ce:	2200      	movs	r2, #0
 80017d0:	2101      	movs	r1, #1
 80017d2:	4812      	ldr	r0, [pc, #72]	; (800181c <NRF_Transmit+0xb8>)
 80017d4:	f001 fe18 	bl	8003408 <HAL_GPIO_WritePin>

	if(!wait){
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <NRF_Transmit+0x7e>
		//timeout
		return NRF_ERROR;
 80017de:	2300      	movs	r3, #0
 80017e0:	e017      	b.n	8001812 <NRF_Transmit+0xae>
	}

	printf("Status inside of transmit function: %d\n", status);
 80017e2:	7afb      	ldrb	r3, [r7, #11]
 80017e4:	4619      	mov	r1, r3
 80017e6:	480e      	ldr	r0, [pc, #56]	; (8001820 <NRF_Transmit+0xbc>)
 80017e8:	f004 fdec 	bl	80063c4 <iprintf>

	// Clear pending IRQ flags
	NRF_ClearIRQFlags();
 80017ec:	f000 fca2 	bl	8002134 <NRF_ClearIRQFlags>

	if (status & NRF_MASK_MAX_RT) {
 80017f0:	7afb      	ldrb	r3, [r7, #11]
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <NRF_Transmit+0x9a>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e009      	b.n	8001812 <NRF_Transmit+0xae>
	}

	if (status & NRF_MASK_TX_DS) {
 80017fe:	7afb      	ldrb	r3, [r7, #11]
 8001800:	f003 0320 	and.w	r3, r3, #32
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <NRF_Transmit+0xa8>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8001808:	2301      	movs	r3, #1
 800180a:	e002      	b.n	8001812 <NRF_Transmit+0xae>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	NRF_FlushTXFifo();
 800180c:	f000 fc38 	bl	8002080 <NRF_FlushTXFifo>

	return nRF24_TX_ERROR;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40020800 	.word	0x40020800
 8001820:	08008688 	.word	0x08008688

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182c:	e7fe      	b.n	800182c <Error_Handler+0x8>
	...

08001830 <NRF_SPI_RW>:
 */


#include "nrf/nrf.h"

uint8_t NRF_SPI_RW(uint8_t transmit_buff, uint8_t* receive_buff){
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af02      	add	r7, sp, #8
 8001836:	4603      	mov	r3, r0
 8001838:	6039      	str	r1, [r7, #0]
 800183a:	71fb      	strb	r3, [r7, #7]
	if(HAL_SPI_TransmitReceive(&hspi2, &transmit_buff, receive_buff, 1, 1000) != HAL_OK){
 800183c:	1df9      	adds	r1, r7, #7
 800183e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	4806      	ldr	r0, [pc, #24]	; (8001864 <NRF_SPI_RW+0x34>)
 800184a:	f003 faf0 	bl	8004e2e <HAL_SPI_TransmitReceive>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <NRF_SPI_RW+0x28>
		return NRF_ERROR;
 8001854:	2300      	movs	r3, #0
 8001856:	e000      	b.n	800185a <NRF_SPI_RW+0x2a>
	}
	return NRF_OK;
 8001858:	2301      	movs	r3, #1
}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002a4 	.word	0x200002a4

08001868 <NRF_ReadRegs>:
 * @param[in] length : how many bytes read from register
 *
 * @return data from given register
 * @retval 1 in case of successful read , 0 in case of failure
 */
bool NRF_ReadRegs(uint8_t address, uint8_t* data, uint8_t length){
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	6039      	str	r1, [r7, #0]
 8001872:	71fb      	strb	r3, [r7, #7]
 8001874:	4613      	mov	r3, r2
 8001876:	71bb      	strb	r3, [r7, #6]
	// buffer for receiving
	uint8_t address_rx = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	73fb      	strb	r3, [r7, #15]
	// set csn low to initiate spi transmission
	NRF_CSN_SET_LOW;
 800187c:	2200      	movs	r2, #0
 800187e:	2102      	movs	r1, #2
 8001880:	4814      	ldr	r0, [pc, #80]	; (80018d4 <NRF_ReadRegs+0x6c>)
 8001882:	f001 fdc1 	bl	8003408 <HAL_GPIO_WritePin>
	// send read command
	if(!NRF_SPI_RW(NRF_CMD_R_REGISTER | address, &address_rx)){
 8001886:	f107 020f 	add.w	r2, r7, #15
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	4611      	mov	r1, r2
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff ffce 	bl	8001830 <NRF_SPI_RW>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d10d      	bne.n	80018b6 <NRF_ReadRegs+0x4e>
		return NRF_ERROR;
 800189a:	2300      	movs	r3, #0
 800189c:	e016      	b.n	80018cc <NRF_ReadRegs+0x64>
	}
	// command is locked by csn, so it will read bytes until length is 0
	while(length--){
		// passing NOP to not write anything
		if(!NRF_SPI_RW(NRF_CMD_NOP, data)){
 800189e:	6839      	ldr	r1, [r7, #0]
 80018a0:	20ff      	movs	r0, #255	; 0xff
 80018a2:	f7ff ffc5 	bl	8001830 <NRF_SPI_RW>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d101      	bne.n	80018b0 <NRF_ReadRegs+0x48>
			return NRF_ERROR;
 80018ac:	2300      	movs	r3, #0
 80018ae:	e00d      	b.n	80018cc <NRF_ReadRegs+0x64>
		}
		++data;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	3301      	adds	r3, #1
 80018b4:	603b      	str	r3, [r7, #0]
	while(length--){
 80018b6:	79bb      	ldrb	r3, [r7, #6]
 80018b8:	1e5a      	subs	r2, r3, #1
 80018ba:	71ba      	strb	r2, [r7, #6]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1ee      	bne.n	800189e <NRF_ReadRegs+0x36>
	}
	// release spi
	NRF_CSN_SET_HIGH;
 80018c0:	2201      	movs	r2, #1
 80018c2:	2102      	movs	r1, #2
 80018c4:	4803      	ldr	r0, [pc, #12]	; (80018d4 <NRF_ReadRegs+0x6c>)
 80018c6:	f001 fd9f 	bl	8003408 <HAL_GPIO_WritePin>
	return NRF_OK;
 80018ca:	2301      	movs	r3, #1

}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40020800 	.word	0x40020800

080018d8 <NRF_WriteRegs>:
 * @param[in] length : how many bytes read from register
 *
 * @return None
 * @retval 1 in case of successful write, 0 in case of failure
 */
bool NRF_WriteRegs(uint8_t address, uint8_t* data, uint8_t length){
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	6039      	str	r1, [r7, #0]
 80018e2:	71fb      	strb	r3, [r7, #7]
 80018e4:	4613      	mov	r3, r2
 80018e6:	71bb      	strb	r3, [r7, #6]
	// buffer for receiving
	uint8_t address_rx = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	73fb      	strb	r3, [r7, #15]
	// set csn low to initiate spi transmission
	NRF_CSN_SET_LOW;
 80018ec:	2200      	movs	r2, #0
 80018ee:	2102      	movs	r1, #2
 80018f0:	4818      	ldr	r0, [pc, #96]	; (8001954 <NRF_WriteRegs+0x7c>)
 80018f2:	f001 fd89 	bl	8003408 <HAL_GPIO_WritePin>
	// send write command
	if(!NRF_SPI_RW(NRF_CMD_W_REGISTER | address, &address_rx)){
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	f043 0320 	orr.w	r3, r3, #32
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	f107 020f 	add.w	r2, r7, #15
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff93 	bl	8001830 <NRF_SPI_RW>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d111      	bne.n	8001934 <NRF_WriteRegs+0x5c>
		return NRF_ERROR;
 8001910:	2300      	movs	r3, #0
 8001912:	e01a      	b.n	800194a <NRF_WriteRegs+0x72>
	}
	// command is locked by csn, so it will write bytes until length is 0
	while(length--){
		if(!NRF_SPI_RW(*data, &address_rx)){
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	f107 020f 	add.w	r2, r7, #15
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff86 	bl	8001830 <NRF_SPI_RW>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <NRF_WriteRegs+0x56>
			return NRF_ERROR;
 800192a:	2300      	movs	r3, #0
 800192c:	e00d      	b.n	800194a <NRF_WriteRegs+0x72>
		}
		++data;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	603b      	str	r3, [r7, #0]
	while(length--){
 8001934:	79bb      	ldrb	r3, [r7, #6]
 8001936:	1e5a      	subs	r2, r3, #1
 8001938:	71ba      	strb	r2, [r7, #6]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1ea      	bne.n	8001914 <NRF_WriteRegs+0x3c>
	}
	// release spi
	NRF_CSN_SET_HIGH;
 800193e:	2201      	movs	r2, #1
 8001940:	2102      	movs	r1, #2
 8001942:	4804      	ldr	r0, [pc, #16]	; (8001954 <NRF_WriteRegs+0x7c>)
 8001944:	f001 fd60 	bl	8003408 <HAL_GPIO_WritePin>
	return NRF_OK;
 8001948:	2301      	movs	r3, #1
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40020800 	.word	0x40020800

08001958 <NRF_Init>:
 * @brief Init function. Defines basic configuration:
 * - only one pipe, enabled enhanced shockburst, up to 5 retransmits
 * - rest of parameters defined in function body
 * @param[in] nrf : pointer to transciever handler
 */
bool NRF_Init(NRF_HandleTypedef* nrf){
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	// below parameters are configurable, wanted to keep them in one place
	nrf->rate_ = RATE_1Mbps;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]
	nrf->frequency_ = (uint8_t)10;	// channel frequency 2410MHz
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	220a      	movs	r2, #10
 800196a:	705a      	strb	r2, [r3, #1]
	nrf->power_amp_ = dBm_0; 	// max power, TX only
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2203      	movs	r2, #3
 8001970:	709a      	strb	r2, [r3, #2]
	nrf->lna_ = LNA_HIGH;	// rx only
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	70da      	strb	r2, [r3, #3]
	nrf->dpl_ = DPL_OFF;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	715a      	strb	r2, [r3, #5]
	nrf->crc_ = CRC_ENABLE;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	719a      	strb	r2, [r3, #6]
	nrf->crc_bytes_ = CRCB_ONE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	71da      	strb	r2, [r3, #7]
	nrf->address_width_ = ADR_THREE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2201      	movs	r2, #1
 800198e:	721a      	strb	r2, [r3, #8]
	nrf->retransmissions_ = ARC_TEN;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	220a      	movs	r2, #10
 8001994:	725a      	strb	r2, [r3, #9]
	nrf->ret_delay_ = DELAY_2000uS;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2207      	movs	r2, #7
 800199a:	729a      	strb	r2, [r3, #10]

	if(!NRF_SET_RadioParams(nrf->rate_, nrf->power_amp_, nrf->lna_)){
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	7818      	ldrb	r0, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	7899      	ldrb	r1, [r3, #2]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	78db      	ldrb	r3, [r3, #3]
 80019a8:	461a      	mov	r2, r3
 80019aa:	f000 f872 	bl	8001a92 <NRF_SET_RadioParams>
 80019ae:	4603      	mov	r3, r0
 80019b0:	f083 0301 	eor.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <NRF_Init+0x66>
		return NRF_ERROR;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e065      	b.n	8001a8a <NRF_Init+0x132>
	}
	if(!NRF_SET_Frequency(nrf->frequency_)){
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	785b      	ldrb	r3, [r3, #1]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f8a8 	bl	8001b18 <NRF_SET_Frequency>
 80019c8:	4603      	mov	r3, r0
 80019ca:	f083 0301 	eor.w	r3, r3, #1
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <NRF_Init+0x80>
		return NRF_ERROR;
 80019d4:	2300      	movs	r3, #0
 80019d6:	e058      	b.n	8001a8a <NRF_Init+0x132>
	}
	if(!NRF_SET_DynamicPayload(nrf->dpl_)){
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	795b      	ldrb	r3, [r3, #5]
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 f921 	bl	8001c24 <NRF_SET_DynamicPayload>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f083 0301 	eor.w	r3, r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <NRF_Init+0x9a>
		return NRF_ERROR;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e04b      	b.n	8001a8a <NRF_Init+0x132>
	}
	if(!NRF_SET_CRC(nrf->crc_, nrf->crc_bytes_)){
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	799a      	ldrb	r2, [r3, #6]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	79db      	ldrb	r3, [r3, #7]
 80019fa:	4619      	mov	r1, r3
 80019fc:	4610      	mov	r0, r2
 80019fe:	f000 f943 	bl	8001c88 <NRF_SET_CRC>
 8001a02:	4603      	mov	r3, r0
 8001a04:	f083 0301 	eor.w	r3, r3, #1
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <NRF_Init+0xba>
		return NRF_ERROR;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e03b      	b.n	8001a8a <NRF_Init+0x132>
//	uint8_t reg=0;
//		NRF_ReadRegs(NRF_REG_RF_SETUP, &reg, 1);
//		printf("RF_SETUP: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
//				(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	if(!NRF_SET_PipeAddressWidth(nrf->address_width_)){
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7a1b      	ldrb	r3, [r3, #8]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f974 	bl	8001d04 <NRF_SET_PipeAddressWidth>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	f083 0301 	eor.w	r3, r3, #1
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <NRF_Init+0xd4>
		return NRF_ERROR;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	e02e      	b.n	8001a8a <NRF_Init+0x132>
	}
	if(!NRF_SET_Retransmission(nrf->ret_delay_,  nrf->retransmissions_)){
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	7a9a      	ldrb	r2, [r3, #10]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7a5b      	ldrb	r3, [r3, #9]
 8001a34:	4619      	mov	r1, r3
 8001a36:	4610      	mov	r0, r2
 8001a38:	f000 f982 	bl	8001d40 <NRF_SET_Retransmission>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	f083 0301 	eor.w	r3, r3, #1
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <NRF_Init+0xf4>
		return NRF_ERROR;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	e01e      	b.n	8001a8a <NRF_Init+0x132>
	}
	// flush fifos
	if(!NRF_FlushTXFifo()){
 8001a4c:	f000 fb18 	bl	8002080 <NRF_FlushTXFifo>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f083 0301 	eor.w	r3, r3, #1
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <NRF_Init+0x108>
		return NRF_ERROR;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	e014      	b.n	8001a8a <NRF_Init+0x132>
	}
	if(!NRF_FlushRXFifo()){
 8001a60:	f000 faee 	bl	8002040 <NRF_FlushRXFifo>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f083 0301 	eor.w	r3, r3, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <NRF_Init+0x11c>
		return NRF_ERROR;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e00a      	b.n	8001a8a <NRF_Init+0x132>
	}

	// clear irq flags
	if(!NRF_ClearIRQFlags()){
 8001a74:	f000 fb5e 	bl	8002134 <NRF_ClearIRQFlags>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f083 0301 	eor.w	r3, r3, #1
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <NRF_Init+0x130>
		return NRF_ERROR;
 8001a84:	2300      	movs	r3, #0
 8001a86:	e000      	b.n	8001a8a <NRF_Init+0x132>
	}
	return NRF_OK;
 8001a88:	2301      	movs	r3, #1
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <NRF_SET_RadioParams>:
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */

bool NRF_SET_RadioParams(NRF_AirDataRate rate, NRF_PowerAmplifier amp, NRF_LNAsetup lna){
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4603      	mov	r3, r0
 8001a9a:	71fb      	strb	r3, [r7, #7]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	71bb      	strb	r3, [r7, #6]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	717b      	strb	r3, [r7, #5]
	uint8_t reg;
	if(!NRF_ReadRegs(NRF_REG_RF_SETUP, &reg, 1)){
 8001aa4:	f107 030f 	add.w	r3, r7, #15
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4619      	mov	r1, r3
 8001aac:	2006      	movs	r0, #6
 8001aae:	f7ff fedb 	bl	8001868 <NRF_ReadRegs>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f083 0301 	eor.w	r3, r3, #1
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <NRF_SET_RadioParams+0x30>
		return NRF_ERROR;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e026      	b.n	8001b10 <NRF_SET_RadioParams+0x7e>
	}
	reg &= ~(NRF_MASK_RF_DR  | NRF_MASK_RF_PWR | NRF_MASK_LNA);		// sets bits to 0
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	f023 030f 	bic.w	r3, r3, #15
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	73fb      	strb	r3, [r7, #15]
	reg |= ((rate << 3) | (amp << 1) | lna);
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	b25a      	sxtb	r2, r3
 8001ad2:	79bb      	ldrb	r3, [r7, #6]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	b25b      	sxtb	r3, r3
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	b25a      	sxtb	r2, r3
 8001adc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	b25a      	sxtb	r2, r3
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	b25b      	sxtb	r3, r3
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	b25b      	sxtb	r3, r3
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_RF_SETUP, &reg, 1)){
 8001af0:	f107 030f 	add.w	r3, r7, #15
 8001af4:	2201      	movs	r2, #1
 8001af6:	4619      	mov	r1, r3
 8001af8:	2006      	movs	r0, #6
 8001afa:	f7ff feed 	bl	80018d8 <NRF_WriteRegs>
 8001afe:	4603      	mov	r3, r0
 8001b00:	f083 0301 	eor.w	r3, r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <NRF_SET_RadioParams+0x7c>
		return NRF_ERROR;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e000      	b.n	8001b10 <NRF_SET_RadioParams+0x7e>
	}
	return NRF_OK;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <NRF_SET_Frequency>:
 * @param[in] rate : uint8_t, range 0-125
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_Frequency(NRF_Frequency freq){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
	uint8_t safe_freq = freq & NRF_MASK_RF_CH;
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_RF_CH, &safe_freq, 1)){
 8001b2c:	f107 030f 	add.w	r3, r7, #15
 8001b30:	2201      	movs	r2, #1
 8001b32:	4619      	mov	r1, r3
 8001b34:	2005      	movs	r0, #5
 8001b36:	f7ff fecf 	bl	80018d8 <NRF_WriteRegs>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f083 0301 	eor.w	r3, r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <NRF_SET_Frequency+0x32>
		return NRF_ERROR;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e000      	b.n	8001b4c <NRF_SET_Frequency+0x34>
	}
	return NRF_OK;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <NRF_SET_Mode>:
 * @param[in] mode : some enum
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_Mode(NRF_Mode mode){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	if(!NRF_ReadRegs(NRF_REG_CONFIG, &reg, 1)){
 8001b5e:	f107 030f 	add.w	r3, r7, #15
 8001b62:	2201      	movs	r2, #1
 8001b64:	4619      	mov	r1, r3
 8001b66:	2000      	movs	r0, #0
 8001b68:	f7ff fe7e 	bl	8001868 <NRF_ReadRegs>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f083 0301 	eor.w	r3, r3, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <NRF_SET_Mode+0x28>
		return NRF_ERROR;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e019      	b.n	8001bb0 <NRF_SET_Mode+0x5c>
	}
	reg &= ~NRF_MASK_MODE;		// sets bit to 0
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	f023 0301 	bic.w	r3, r3, #1
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	73fb      	strb	r3, [r7, #15]
	reg |= mode;
 8001b86:	7bfa      	ldrb	r2, [r7, #15]
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_CONFIG, &reg, 1)){
 8001b90:	f107 030f 	add.w	r3, r7, #15
 8001b94:	2201      	movs	r2, #1
 8001b96:	4619      	mov	r1, r3
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f7ff fe9d 	bl	80018d8 <NRF_WriteRegs>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	f083 0301 	eor.w	r3, r3, #1
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <NRF_SET_Mode+0x5a>
		return NRF_ERROR;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e000      	b.n	8001bb0 <NRF_SET_Mode+0x5c>
	}
	return NRF_OK;
 8001bae:	2301      	movs	r3, #1
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <NRF_SET_PowerMode>:
 * @param[in] mode : some enum
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_PowerMode(NRF_PowerMode pwr){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	if(!NRF_ReadRegs(NRF_REG_CONFIG, &reg, 1)){
 8001bc2:	f107 030f 	add.w	r3, r7, #15
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	4619      	mov	r1, r3
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fe4c 	bl	8001868 <NRF_ReadRegs>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f083 0301 	eor.w	r3, r3, #1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <NRF_SET_PowerMode+0x28>
		return NRF_ERROR;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	e01d      	b.n	8001c1c <NRF_SET_PowerMode+0x64>
	}
	reg &= ~NRF_MASK_PWR_MODE;		// sets bit to 0
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	f023 0302 	bic.w	r3, r3, #2
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	73fb      	strb	r3, [r7, #15]
	reg |= pwr << 1;
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	b25a      	sxtb	r2, r3
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	b25b      	sxtb	r3, r3
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	b25b      	sxtb	r3, r3
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_CONFIG, &reg, 1)){
 8001bfc:	f107 030f 	add.w	r3, r7, #15
 8001c00:	2201      	movs	r2, #1
 8001c02:	4619      	mov	r1, r3
 8001c04:	2000      	movs	r0, #0
 8001c06:	f7ff fe67 	bl	80018d8 <NRF_WriteRegs>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	f083 0301 	eor.w	r3, r3, #1
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <NRF_SET_PowerMode+0x62>
		return NRF_ERROR;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e000      	b.n	8001c1c <NRF_SET_PowerMode+0x64>
	}
	return NRF_OK;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <NRF_SET_DynamicPayload>:
 * @param[in] mode : some enum
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_DynamicPayload(NRF_DynamicPayload dpl){
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	if(!NRF_ReadRegs(NRF_REG_FEATURE, &reg, 1)){
 8001c2e:	f107 030f 	add.w	r3, r7, #15
 8001c32:	2201      	movs	r2, #1
 8001c34:	4619      	mov	r1, r3
 8001c36:	201d      	movs	r0, #29
 8001c38:	f7ff fe16 	bl	8001868 <NRF_ReadRegs>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f083 0301 	eor.w	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <NRF_SET_DynamicPayload+0x28>
		return NRF_ERROR;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e019      	b.n	8001c80 <NRF_SET_DynamicPayload+0x5c>
	}
	reg &= ~NRF_MASK_EN_DPL;		// sets bit to 0
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	f023 0304 	bic.w	r3, r3, #4
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	73fb      	strb	r3, [r7, #15]
	reg |= dpl;
 8001c56:	7bfa      	ldrb	r2, [r7, #15]
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_FEATURE, &reg, 1)){
 8001c60:	f107 030f 	add.w	r3, r7, #15
 8001c64:	2201      	movs	r2, #1
 8001c66:	4619      	mov	r1, r3
 8001c68:	201d      	movs	r0, #29
 8001c6a:	f7ff fe35 	bl	80018d8 <NRF_WriteRegs>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f083 0301 	eor.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <NRF_SET_DynamicPayload+0x5a>
		return NRF_ERROR;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e000      	b.n	8001c80 <NRF_SET_DynamicPayload+0x5c>
	}
	return NRF_OK;
 8001c7e:	2301      	movs	r3, #1
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3710      	adds	r7, #16
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <NRF_SET_CRC>:
 * @param[in] bytes: number of crc bytes
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_CRC(NRF_CRC crc, NRF_CRCbytes bytes){
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	460a      	mov	r2, r1
 8001c92:	71fb      	strb	r3, [r7, #7]
 8001c94:	4613      	mov	r3, r2
 8001c96:	71bb      	strb	r3, [r7, #6]
	uint8_t reg;
	if(!NRF_ReadRegs(NRF_REG_CONFIG, &reg, 1)){
 8001c98:	f107 030f 	add.w	r3, r7, #15
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff fde1 	bl	8001868 <NRF_ReadRegs>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f083 0301 	eor.w	r3, r3, #1
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <NRF_SET_CRC+0x2e>
		return NRF_ERROR;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e022      	b.n	8001cfc <NRF_SET_CRC+0x74>
	}
	reg &= ~NRF_MASK_CRC;		// sets bits to 0
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	f023 030c 	bic.w	r3, r3, #12
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	73fb      	strb	r3, [r7, #15]
	reg |= ((crc << 3) | (bytes << 2));
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	b25a      	sxtb	r2, r3
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	b25b      	sxtb	r3, r3
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	b25a      	sxtb	r2, r3
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	b25b      	sxtb	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_CONFIG, &reg, 1)){
 8001cdc:	f107 030f 	add.w	r3, r7, #15
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	f7ff fdf7 	bl	80018d8 <NRF_WriteRegs>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f083 0301 	eor.w	r3, r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <NRF_SET_CRC+0x72>
		return NRF_ERROR;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e000      	b.n	8001cfc <NRF_SET_CRC+0x74>
	}
	return NRF_OK;
 8001cfa:	2301      	movs	r3, #1
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <NRF_SET_PipeAddressWidth>:
 * @param[in] bytes: number of crc bytes
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_PipeAddressWidth(NRF_AddressWidth width){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
	uint8_t safe_width = width & NRF_MASK_AW;
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 0303 	and.w	r3, r3, #3
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_SETUP_AW, &safe_width, 1)){
 8001d18:	f107 030f 	add.w	r3, r7, #15
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	4619      	mov	r1, r3
 8001d20:	2003      	movs	r0, #3
 8001d22:	f7ff fdd9 	bl	80018d8 <NRF_WriteRegs>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f083 0301 	eor.w	r3, r3, #1
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <NRF_SET_PipeAddressWidth+0x32>
		return NRF_ERROR;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e000      	b.n	8001d38 <NRF_SET_PipeAddressWidth+0x34>
	}
	return NRF_OK;
 8001d36:	2301      	movs	r3, #1
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <NRF_SET_Retransmission>:
 * @param[in] arc : how many retransmissions allowed
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_Retransmission(NRF_RetransmitDelay ard, NRF_RetransmitCount arc){
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	460a      	mov	r2, r1
 8001d4a:	71fb      	strb	r3, [r7, #7]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	71bb      	strb	r3, [r7, #6]
	uint8_t retransmit_data = (ard << 4) | arc;
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	011b      	lsls	r3, r3, #4
 8001d54:	b25a      	sxtb	r2, r3
 8001d56:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	b25b      	sxtb	r3, r3
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_SETUP_RETR, &retransmit_data, 1)){
 8001d62:	f107 030f 	add.w	r3, r7, #15
 8001d66:	2201      	movs	r2, #1
 8001d68:	4619      	mov	r1, r3
 8001d6a:	2004      	movs	r0, #4
 8001d6c:	f7ff fdb4 	bl	80018d8 <NRF_WriteRegs>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f083 0301 	eor.w	r3, r3, #1
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <NRF_SET_Retransmission+0x40>
		return NRF_ERROR;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	e000      	b.n	8001d82 <NRF_SET_Retransmission+0x42>
	}
	return NRF_OK;
 8001d80:	2301      	movs	r3, #1
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <NRF_SET_PipeAddress>:
 * @param[in] address : pointer to array with address (LSB first, its pretty crucial)
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_PipeAddress(NRF_Pipe pipe, uint8_t* address){
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b084      	sub	sp, #16
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	4603      	mov	r3, r0
 8001d92:	6039      	str	r1, [r7, #0]
 8001d94:	71fb      	strb	r3, [r7, #7]
	uint8_t address_width;
	if(!NRF_ReadRegs(NRF_REG_SETUP_AW, &address_width, 1)){
 8001d96:	f107 030f 	add.w	r3, r7, #15
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	2003      	movs	r0, #3
 8001da0:	f7ff fd62 	bl	8001868 <NRF_ReadRegs>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f083 0301 	eor.w	r3, r3, #1
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <NRF_SET_PipeAddress+0x2a>
		return NRF_ERROR;
 8001db0:	2300      	movs	r3, #0
 8001db2:	e037      	b.n	8001e24 <NRF_SET_PipeAddress+0x9a>
	}

	switch(pipe){
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d00a      	beq.n	8001dd0 <NRF_SET_PipeAddress+0x46>
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	dc2c      	bgt.n	8001e18 <NRF_SET_PipeAddress+0x8e>
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	dc02      	bgt.n	8001dc8 <NRF_SET_PipeAddress+0x3e>
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	da04      	bge.n	8001dd0 <NRF_SET_PipeAddress+0x46>
 8001dc6:	e027      	b.n	8001e18 <NRF_SET_PipeAddress+0x8e>
 8001dc8:	3b02      	subs	r3, #2
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d824      	bhi.n	8001e18 <NRF_SET_PipeAddress+0x8e>
 8001dce:	e013      	b.n	8001df8 <NRF_SET_PipeAddress+0x6e>
		case RX_PIPE_0:
		case RX_PIPE_1:
		case TX_PIPE:
			address_width += 2;
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	3302      	adds	r3, #2
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	73fb      	strb	r3, [r7, #15]
			// for pipe 0-1 send all three bytes
			if(!NRF_WriteRegs(NRF_REG_RX_ADDR_BASE + pipe, address, address_width)){
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	330a      	adds	r3, #10
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	7bfa      	ldrb	r2, [r7, #15]
 8001de0:	6839      	ldr	r1, [r7, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fd78 	bl	80018d8 <NRF_WriteRegs>
 8001de8:	4603      	mov	r3, r0
 8001dea:	f083 0301 	eor.w	r3, r3, #1
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d013      	beq.n	8001e1c <NRF_SET_PipeAddress+0x92>
				return NRF_ERROR;
 8001df4:	2300      	movs	r3, #0
 8001df6:	e015      	b.n	8001e24 <NRF_SET_PipeAddress+0x9a>
		case RX_PIPE_2:
		case RX_PIPE_3:
		case RX_PIPE_4:
		case RX_PIPE_5:
			// for pipe 2-5 and tx send only LSB
			if(!NRF_WriteRegs(NRF_REG_RX_ADDR_BASE + pipe, address, 1)){
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	330a      	adds	r3, #10
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2201      	movs	r2, #1
 8001e00:	6839      	ldr	r1, [r7, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fd68 	bl	80018d8 <NRF_WriteRegs>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f083 0301 	eor.w	r3, r3, #1
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <NRF_SET_PipeAddress+0x96>
				return NRF_ERROR;
 8001e14:	2300      	movs	r3, #0
 8001e16:	e005      	b.n	8001e24 <NRF_SET_PipeAddress+0x9a>
			}
			break;
		default:
			// some different value, return error
			return NRF_ERROR;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e003      	b.n	8001e24 <NRF_SET_PipeAddress+0x9a>
			break;
 8001e1c:	bf00      	nop
 8001e1e:	e000      	b.n	8001e22 <NRF_SET_PipeAddress+0x98>
			break;
 8001e20:	bf00      	nop
	}
	return NRF_OK;
 8001e22:	2301      	movs	r3, #1
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <NRF_SET_PipeRX>:
 * @param[in]] payload_length : length (in bytes) of data packets send through pipe
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_PipeRX(NRF_Pipe pipe, NRF_AutoAcknowledge auto_ack, uint8_t payload_length){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
 8001e36:	460b      	mov	r3, r1
 8001e38:	71bb      	strb	r3, [r7, #6]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	717b      	strb	r3, [r7, #5]
	// enable pipe
	uint8_t pipe_en;
	if(!NRF_ReadRegs(NRF_REG_EN_RXADDR, &pipe_en, 1)){
 8001e3e:	f107 030f 	add.w	r3, r7, #15
 8001e42:	2201      	movs	r2, #1
 8001e44:	4619      	mov	r1, r3
 8001e46:	2002      	movs	r0, #2
 8001e48:	f7ff fd0e 	bl	8001868 <NRF_ReadRegs>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	f083 0301 	eor.w	r3, r3, #1
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <NRF_SET_PipeRX+0x30>
		return NRF_ERROR;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	e073      	b.n	8001f44 <NRF_SET_PipeRX+0x118>
	}
	pipe_en &= ~(NRF_MASK_EN_BASE << pipe);
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	b25b      	sxtb	r3, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	b25a      	sxtb	r2, r3
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	b25b      	sxtb	r3, r3
 8001e6e:	4013      	ands	r3, r2
 8001e70:	b25b      	sxtb	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	73fb      	strb	r3, [r7, #15]
	pipe_en |= 1 << pipe;
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	b25a      	sxtb	r2, r3
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	b25b      	sxtb	r3, r3
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b25b      	sxtb	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	73fb      	strb	r3, [r7, #15]
	if(!NRF_WriteRegs(NRF_REG_EN_RXADDR, &pipe_en, 1)){
 8001e8c:	f107 030f 	add.w	r3, r7, #15
 8001e90:	2201      	movs	r2, #1
 8001e92:	4619      	mov	r1, r3
 8001e94:	2002      	movs	r0, #2
 8001e96:	f7ff fd1f 	bl	80018d8 <NRF_WriteRegs>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	f083 0301 	eor.w	r3, r3, #1
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <NRF_SET_PipeRX+0x7e>
		return NRF_ERROR;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e04c      	b.n	8001f44 <NRF_SET_PipeRX+0x118>
	}


	// set auto acknowledge
	uint8_t aa_en;
	if(!NRF_ReadRegs(NRF_REG_EN_AA, &aa_en, 1)){
 8001eaa:	f107 030e 	add.w	r3, r7, #14
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f7ff fcd8 	bl	8001868 <NRF_ReadRegs>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	f083 0301 	eor.w	r3, r3, #1
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <NRF_SET_PipeRX+0x9c>
		return NRF_ERROR;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e03d      	b.n	8001f44 <NRF_SET_PipeRX+0x118>
	}
	aa_en &= ~(NRF_MASK_EN_BASE << pipe);
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	b25b      	sxtb	r3, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	b25a      	sxtb	r2, r3
 8001ed6:	7bbb      	ldrb	r3, [r7, #14]
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	4013      	ands	r3, r2
 8001edc:	b25b      	sxtb	r3, r3
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	73bb      	strb	r3, [r7, #14]
	aa_en |= 1 << pipe;
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	b25a      	sxtb	r2, r3
 8001eec:	7bbb      	ldrb	r3, [r7, #14]
 8001eee:	b25b      	sxtb	r3, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	b25b      	sxtb	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	73bb      	strb	r3, [r7, #14]
	if(!NRF_WriteRegs(NRF_REG_EN_AA, &aa_en, 1)){
 8001ef8:	f107 030e 	add.w	r3, r7, #14
 8001efc:	2201      	movs	r2, #1
 8001efe:	4619      	mov	r1, r3
 8001f00:	2001      	movs	r0, #1
 8001f02:	f7ff fce9 	bl	80018d8 <NRF_WriteRegs>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f083 0301 	eor.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <NRF_SET_PipeRX+0xea>
		return NRF_ERROR;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e016      	b.n	8001f44 <NRF_SET_PipeRX+0x118>
	}

	// set payload length (used when dpl is disabled)
	uint8_t safe_pl_len = NRF_MASK_RX_PW_P & payload_length;
 8001f16:	797b      	ldrb	r3, [r7, #5]
 8001f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	737b      	strb	r3, [r7, #13]
	if(!NRF_WriteRegs(NRF_REG_RX_PW_BASE+pipe, &safe_pl_len, 1)){
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	3311      	adds	r3, #17
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f107 010d 	add.w	r1, r7, #13
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fcd3 	bl	80018d8 <NRF_WriteRegs>
 8001f32:	4603      	mov	r3, r0
 8001f34:	f083 0301 	eor.w	r3, r3, #1
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <NRF_SET_PipeRX+0x116>
		return NRF_ERROR;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e000      	b.n	8001f44 <NRF_SET_PipeRX+0x118>
	}

	// if everything passed return ok
	return NRF_OK;
 8001f42:	2301      	movs	r3, #1
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <NRF_SET_PipeTX>:
 * @param[in] auto_ack : enable enhanced shockburst for given pipe
 *
 * @return nothing
 * @retval 1 if successfully set, 0 if something went wrong
 */
bool NRF_SET_PipeTX(NRF_Pipe pipe, NRF_AutoAcknowledge auto_ack){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	460a      	mov	r2, r1
 8001f56:	71fb      	strb	r3, [r7, #7]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	71bb      	strb	r3, [r7, #6]
//	if(!NRF_WriteRegs(NRF_REG_EN_RXADDR, &pipe_en, 1)){
//		return NRF_ERROR;
//	}
	// enable pipe
		uint8_t pipe_en;
		if(!NRF_ReadRegs(NRF_REG_EN_RXADDR, &pipe_en, 1)){
 8001f5c:	f107 030f 	add.w	r3, r7, #15
 8001f60:	2201      	movs	r2, #1
 8001f62:	4619      	mov	r1, r3
 8001f64:	2002      	movs	r0, #2
 8001f66:	f7ff fc7f 	bl	8001868 <NRF_ReadRegs>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f083 0301 	eor.w	r3, r3, #1
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <NRF_SET_PipeTX+0x2e>
			return NRF_ERROR;
 8001f76:	2300      	movs	r3, #0
 8001f78:	e05d      	b.n	8002036 <NRF_SET_PipeTX+0xea>
		}
		pipe_en &= ~(NRF_MASK_EN_BASE << pipe);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	b25a      	sxtb	r2, r3
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	b25b      	sxtb	r3, r3
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	b25b      	sxtb	r3, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	73fb      	strb	r3, [r7, #15]
		pipe_en |= 1 << pipe;
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	2201      	movs	r2, #1
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	b25a      	sxtb	r2, r3
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
 8001fa0:	b25b      	sxtb	r3, r3
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	b25b      	sxtb	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	73fb      	strb	r3, [r7, #15]
		if(!NRF_WriteRegs(NRF_REG_EN_RXADDR, &pipe_en, 1)){
 8001faa:	f107 030f 	add.w	r3, r7, #15
 8001fae:	2201      	movs	r2, #1
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	2002      	movs	r0, #2
 8001fb4:	f7ff fc90 	bl	80018d8 <NRF_WriteRegs>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f083 0301 	eor.w	r3, r3, #1
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <NRF_SET_PipeTX+0x7c>
			return NRF_ERROR;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e036      	b.n	8002036 <NRF_SET_PipeTX+0xea>
		}

	// set auto acknowledge
	uint8_t aa_en;
	if(!NRF_ReadRegs(NRF_REG_EN_AA, &aa_en, 1)){
 8001fc8:	f107 030e 	add.w	r3, r7, #14
 8001fcc:	2201      	movs	r2, #1
 8001fce:	4619      	mov	r1, r3
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f7ff fc49 	bl	8001868 <NRF_ReadRegs>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f083 0301 	eor.w	r3, r3, #1
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <NRF_SET_PipeTX+0x9a>
		return NRF_ERROR;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e027      	b.n	8002036 <NRF_SET_PipeTX+0xea>
	}
	aa_en &= ~(NRF_MASK_EN_BASE << pipe);
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	b25b      	sxtb	r3, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	b25a      	sxtb	r2, r3
 8001ff4:	7bbb      	ldrb	r3, [r7, #14]
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	b25b      	sxtb	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	73bb      	strb	r3, [r7, #14]
	aa_en |= 1 << pipe;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	2201      	movs	r2, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	b25a      	sxtb	r2, r3
 800200a:	7bbb      	ldrb	r3, [r7, #14]
 800200c:	b25b      	sxtb	r3, r3
 800200e:	4313      	orrs	r3, r2
 8002010:	b25b      	sxtb	r3, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	73bb      	strb	r3, [r7, #14]
	if(!NRF_WriteRegs(NRF_REG_EN_AA, &aa_en, 1)){
 8002016:	f107 030e 	add.w	r3, r7, #14
 800201a:	2201      	movs	r2, #1
 800201c:	4619      	mov	r1, r3
 800201e:	2001      	movs	r0, #1
 8002020:	f7ff fc5a 	bl	80018d8 <NRF_WriteRegs>
 8002024:	4603      	mov	r3, r0
 8002026:	f083 0301 	eor.w	r3, r3, #1
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <NRF_SET_PipeTX+0xe8>
		return NRF_ERROR;
 8002030:	2300      	movs	r3, #0
 8002032:	e000      	b.n	8002036 <NRF_SET_PipeTX+0xea>
	}

	// if everything passed return ok
	return NRF_OK;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <NRF_FlushRXFifo>:
 * @brief flush rx fifo
 *
 * @return nothing
 * @retval 1 if successfully flushed, 0 if something went wrong
 */
bool NRF_FlushRXFifo(void){
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
	uint8_t rx_buff = 0;
 8002046:	2300      	movs	r3, #0
 8002048:	71fb      	strb	r3, [r7, #7]
	NRF_CSN_SET_LOW;
 800204a:	2200      	movs	r2, #0
 800204c:	2102      	movs	r1, #2
 800204e:	480b      	ldr	r0, [pc, #44]	; (800207c <NRF_FlushRXFifo+0x3c>)
 8002050:	f001 f9da 	bl	8003408 <HAL_GPIO_WritePin>
	if(!NRF_SPI_RW(NRF_CMD_FLUSH_RX, &rx_buff)){
 8002054:	1dfb      	adds	r3, r7, #7
 8002056:	4619      	mov	r1, r3
 8002058:	20e2      	movs	r0, #226	; 0xe2
 800205a:	f7ff fbe9 	bl	8001830 <NRF_SPI_RW>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <NRF_FlushRXFifo+0x28>
		return NRF_ERROR;
 8002064:	2300      	movs	r3, #0
 8002066:	e005      	b.n	8002074 <NRF_FlushRXFifo+0x34>
	}
	NRF_CSN_SET_HIGH;
 8002068:	2201      	movs	r2, #1
 800206a:	2102      	movs	r1, #2
 800206c:	4803      	ldr	r0, [pc, #12]	; (800207c <NRF_FlushRXFifo+0x3c>)
 800206e:	f001 f9cb 	bl	8003408 <HAL_GPIO_WritePin>
	return NRF_OK;
 8002072:	2301      	movs	r3, #1
}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40020800 	.word	0x40020800

08002080 <NRF_FlushTXFifo>:
 * @brief flush tx fifo
 *
 * @return nothing
 * @retval 1 if successfully flushed, 0 if something went wrong
 */
bool NRF_FlushTXFifo(void){
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
	uint8_t rx_buff = 0;
 8002086:	2300      	movs	r3, #0
 8002088:	71fb      	strb	r3, [r7, #7]
	NRF_CSN_SET_LOW;
 800208a:	2200      	movs	r2, #0
 800208c:	2102      	movs	r1, #2
 800208e:	480b      	ldr	r0, [pc, #44]	; (80020bc <NRF_FlushTXFifo+0x3c>)
 8002090:	f001 f9ba 	bl	8003408 <HAL_GPIO_WritePin>
	if(!NRF_SPI_RW(NRF_CMD_FLUSH_TX, &rx_buff)){
 8002094:	1dfb      	adds	r3, r7, #7
 8002096:	4619      	mov	r1, r3
 8002098:	20e1      	movs	r0, #225	; 0xe1
 800209a:	f7ff fbc9 	bl	8001830 <NRF_SPI_RW>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <NRF_FlushTXFifo+0x28>
		return NRF_ERROR;
 80020a4:	2300      	movs	r3, #0
 80020a6:	e005      	b.n	80020b4 <NRF_FlushTXFifo+0x34>
	}
	NRF_CSN_SET_HIGH;
 80020a8:	2201      	movs	r2, #1
 80020aa:	2102      	movs	r1, #2
 80020ac:	4803      	ldr	r0, [pc, #12]	; (80020bc <NRF_FlushTXFifo+0x3c>)
 80020ae:	f001 f9ab 	bl	8003408 <HAL_GPIO_WritePin>
	return NRF_OK;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40020800 	.word	0x40020800

080020c0 <NRF_WriteTxPayload>:
 * @param[in] length : data length
 *
 * @return nothing
 * @retval 1 if successfully written, 0 if something went wrong
 */
bool NRF_WriteTxPayload(uint8_t* data, uint8_t length){
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	460b      	mov	r3, r1
 80020ca:	70fb      	strb	r3, [r7, #3]
	uint8_t rx_buff = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]
	NRF_CSN_SET_LOW;
 80020d0:	2200      	movs	r2, #0
 80020d2:	2102      	movs	r1, #2
 80020d4:	4816      	ldr	r0, [pc, #88]	; (8002130 <NRF_WriteTxPayload+0x70>)
 80020d6:	f001 f997 	bl	8003408 <HAL_GPIO_WritePin>
	if(!NRF_SPI_RW(NRF_CMD_W_TX_PAYLOAD, &rx_buff)){
 80020da:	f107 030f 	add.w	r3, r7, #15
 80020de:	4619      	mov	r1, r3
 80020e0:	20a0      	movs	r0, #160	; 0xa0
 80020e2:	f7ff fba5 	bl	8001830 <NRF_SPI_RW>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d111      	bne.n	8002110 <NRF_WriteTxPayload+0x50>
		return NRF_ERROR;
 80020ec:	2300      	movs	r3, #0
 80020ee:	e01a      	b.n	8002126 <NRF_WriteTxPayload+0x66>
	}
	while(length--){
		if(!NRF_SPI_RW(*data, &rx_buff)){
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	f107 020f 	add.w	r2, r7, #15
 80020f8:	4611      	mov	r1, r2
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fb98 	bl	8001830 <NRF_SPI_RW>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <NRF_WriteTxPayload+0x4a>
			return NRF_ERROR;
 8002106:	2300      	movs	r3, #0
 8002108:	e00d      	b.n	8002126 <NRF_WriteTxPayload+0x66>
		}
		data++;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3301      	adds	r3, #1
 800210e:	607b      	str	r3, [r7, #4]
	while(length--){
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	1e5a      	subs	r2, r3, #1
 8002114:	70fa      	strb	r2, [r7, #3]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1ea      	bne.n	80020f0 <NRF_WriteTxPayload+0x30>
	}
	NRF_CSN_SET_HIGH;
 800211a:	2201      	movs	r2, #1
 800211c:	2102      	movs	r1, #2
 800211e:	4804      	ldr	r0, [pc, #16]	; (8002130 <NRF_WriteTxPayload+0x70>)
 8002120:	f001 f972 	bl	8003408 <HAL_GPIO_WritePin>
	return NRF_OK;
 8002124:	2301      	movs	r3, #1
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40020800 	.word	0x40020800

08002134 <NRF_ClearIRQFlags>:
 * @brief clear irq bits in status register
 *
 * @return nothing
 * @retval 1 if successfully cleared, 0 if something went wrong
 */
bool NRF_ClearIRQFlags(void){
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
	uint8_t status_reg;
	if(!NRF_ReadRegs(NRF_REG_STATUS, &status_reg, 1)){
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	2201      	movs	r2, #1
 800213e:	4619      	mov	r1, r3
 8002140:	2007      	movs	r0, #7
 8002142:	f7ff fb91 	bl	8001868 <NRF_ReadRegs>
 8002146:	4603      	mov	r3, r0
 8002148:	f083 0301 	eor.w	r3, r3, #1
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <NRF_ClearIRQFlags+0x22>
		return NRF_ERROR;
 8002152:	2300      	movs	r3, #0
 8002154:	e013      	b.n	800217e <NRF_ClearIRQFlags+0x4a>
	}

	// write 1 to clear bits
	status_reg |= (NRF_MASK_RX_DR | NRF_MASK_TX_DS | NRF_MASK_MAX_RT);
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800215c:	b2db      	uxtb	r3, r3
 800215e:	71fb      	strb	r3, [r7, #7]
	if(!NRF_WriteRegs(NRF_REG_STATUS, &status_reg, 1)){
 8002160:	1dfb      	adds	r3, r7, #7
 8002162:	2201      	movs	r2, #1
 8002164:	4619      	mov	r1, r3
 8002166:	2007      	movs	r0, #7
 8002168:	f7ff fbb6 	bl	80018d8 <NRF_WriteRegs>
 800216c:	4603      	mov	r3, r0
 800216e:	f083 0301 	eor.w	r3, r3, #1
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <NRF_ClearIRQFlags+0x48>
		return NRF_ERROR;
 8002178:	2300      	movs	r3, #0
 800217a:	e000      	b.n	800217e <NRF_ClearIRQFlags+0x4a>
	}
	return NRF_OK;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <NRF_ResetPlos>:
}

/*
 * comment properly
 */
bool NRF_ResetPlos(){
 8002186:	b580      	push	{r7, lr}
 8002188:	b082      	sub	sp, #8
 800218a:	af00      	add	r7, sp, #0
	uint8_t rf_ch_reg = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	71fb      	strb	r3, [r7, #7]
	if(!NRF_ReadRegs(NRF_REG_RF_CH, &rf_ch_reg, 1)){
 8002190:	1dfb      	adds	r3, r7, #7
 8002192:	2201      	movs	r2, #1
 8002194:	4619      	mov	r1, r3
 8002196:	2005      	movs	r0, #5
 8002198:	f7ff fb66 	bl	8001868 <NRF_ReadRegs>
 800219c:	4603      	mov	r3, r0
 800219e:	f083 0301 	eor.w	r3, r3, #1
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <NRF_ResetPlos+0x26>
		return NRF_ERROR;
 80021a8:	2300      	movs	r3, #0
 80021aa:	e00e      	b.n	80021ca <NRF_ResetPlos+0x44>
	}
	if(!NRF_WriteRegs(NRF_REG_RF_CH, &rf_ch_reg, 1)){
 80021ac:	1dfb      	adds	r3, r7, #7
 80021ae:	2201      	movs	r2, #1
 80021b0:	4619      	mov	r1, r3
 80021b2:	2005      	movs	r0, #5
 80021b4:	f7ff fb90 	bl	80018d8 <NRF_WriteRegs>
 80021b8:	4603      	mov	r3, r0
 80021ba:	f083 0301 	eor.w	r3, r3, #1
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <NRF_ResetPlos+0x42>
		return NRF_ERROR;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <NRF_ResetPlos+0x44>
	}
	return NRF_OK;
 80021c8:	2301      	movs	r3, #1
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <NRF_PrintConfig>:

/*
 * debug dump fuction, prints registers in readable format
 */

void NRF_PrintConfig(){
 80021d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d6:	b08b      	sub	sp, #44	; 0x2c
 80021d8:	af06      	add	r7, sp, #24
	uint8_t reg = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	71fb      	strb	r3, [r7, #7]
	NRF_ReadRegs(NRF_REG_CONFIG, &reg, 1);
 80021de:	1dfb      	adds	r3, r7, #7
 80021e0:	2201      	movs	r2, #1
 80021e2:	4619      	mov	r1, r3
 80021e4:	2000      	movs	r0, #0
 80021e6:	f7ff fb3f 	bl	8001868 <NRF_ReadRegs>
	printf("CONFIG: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	09db      	lsrs	r3, r3, #7
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	f003 0501 	and.w	r5, r3, #1
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	099b      	lsrs	r3, r3, #6
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	f003 0601 	and.w	r6, r3, #1
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	095b      	lsrs	r3, r3, #5
 8002202:	b2db      	uxtb	r3, r3
 8002204:	f003 0c01 	and.w	ip, r3, #1
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	b2db      	uxtb	r3, r3
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	79fa      	ldrb	r2, [r7, #7]
 8002214:	08d2      	lsrs	r2, r2, #3
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	f002 0201 	and.w	r2, r2, #1
 800221c:	79f9      	ldrb	r1, [r7, #7]
 800221e:	0889      	lsrs	r1, r1, #2
 8002220:	b2c9      	uxtb	r1, r1
 8002222:	f001 0101 	and.w	r1, r1, #1
 8002226:	79f8      	ldrb	r0, [r7, #7]
 8002228:	0840      	lsrs	r0, r0, #1
 800222a:	b2c0      	uxtb	r0, r0
 800222c:	f000 0001 	and.w	r0, r0, #1
 8002230:	79fc      	ldrb	r4, [r7, #7]
 8002232:	f004 0401 	and.w	r4, r4, #1
 8002236:	9404      	str	r4, [sp, #16]
 8002238:	9003      	str	r0, [sp, #12]
 800223a:	9102      	str	r1, [sp, #8]
 800223c:	9201      	str	r2, [sp, #4]
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	4663      	mov	r3, ip
 8002242:	4632      	mov	r2, r6
 8002244:	4629      	mov	r1, r5
 8002246:	48b9      	ldr	r0, [pc, #740]	; (800252c <NRF_PrintConfig+0x358>)
 8002248:	f004 f8bc 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_EN_AA, &reg, 1);
 800224c:	1dfb      	adds	r3, r7, #7
 800224e:	2201      	movs	r2, #1
 8002250:	4619      	mov	r1, r3
 8002252:	2001      	movs	r0, #1
 8002254:	f7ff fb08 	bl	8001868 <NRF_ReadRegs>
	printf("EN_AA: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	09db      	lsrs	r3, r3, #7
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f003 0501 	and.w	r5, r3, #1
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	b2db      	uxtb	r3, r3
 8002268:	f003 0601 	and.w	r6, r3, #1
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f003 0c01 	and.w	ip, r3, #1
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	091b      	lsrs	r3, r3, #4
 800227a:	b2db      	uxtb	r3, r3
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	79fa      	ldrb	r2, [r7, #7]
 8002282:	08d2      	lsrs	r2, r2, #3
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	f002 0201 	and.w	r2, r2, #1
 800228a:	79f9      	ldrb	r1, [r7, #7]
 800228c:	0889      	lsrs	r1, r1, #2
 800228e:	b2c9      	uxtb	r1, r1
 8002290:	f001 0101 	and.w	r1, r1, #1
 8002294:	79f8      	ldrb	r0, [r7, #7]
 8002296:	0840      	lsrs	r0, r0, #1
 8002298:	b2c0      	uxtb	r0, r0
 800229a:	f000 0001 	and.w	r0, r0, #1
 800229e:	79fc      	ldrb	r4, [r7, #7]
 80022a0:	f004 0401 	and.w	r4, r4, #1
 80022a4:	9404      	str	r4, [sp, #16]
 80022a6:	9003      	str	r0, [sp, #12]
 80022a8:	9102      	str	r1, [sp, #8]
 80022aa:	9201      	str	r2, [sp, #4]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	4663      	mov	r3, ip
 80022b0:	4632      	mov	r2, r6
 80022b2:	4629      	mov	r1, r5
 80022b4:	489e      	ldr	r0, [pc, #632]	; (8002530 <NRF_PrintConfig+0x35c>)
 80022b6:	f004 f885 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_EN_RXADDR, &reg, 1);
 80022ba:	1dfb      	adds	r3, r7, #7
 80022bc:	2201      	movs	r2, #1
 80022be:	4619      	mov	r1, r3
 80022c0:	2002      	movs	r0, #2
 80022c2:	f7ff fad1 	bl	8001868 <NRF_ReadRegs>
	printf("EN_RXADDR: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	09db      	lsrs	r3, r3, #7
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f003 0501 	and.w	r5, r3, #1
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	099b      	lsrs	r3, r3, #6
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	f003 0601 	and.w	r6, r3, #1
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f003 0c01 	and.w	ip, r3, #1
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	091b      	lsrs	r3, r3, #4
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	79fa      	ldrb	r2, [r7, #7]
 80022f0:	08d2      	lsrs	r2, r2, #3
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	f002 0201 	and.w	r2, r2, #1
 80022f8:	79f9      	ldrb	r1, [r7, #7]
 80022fa:	0889      	lsrs	r1, r1, #2
 80022fc:	b2c9      	uxtb	r1, r1
 80022fe:	f001 0101 	and.w	r1, r1, #1
 8002302:	79f8      	ldrb	r0, [r7, #7]
 8002304:	0840      	lsrs	r0, r0, #1
 8002306:	b2c0      	uxtb	r0, r0
 8002308:	f000 0001 	and.w	r0, r0, #1
 800230c:	79fc      	ldrb	r4, [r7, #7]
 800230e:	f004 0401 	and.w	r4, r4, #1
 8002312:	9404      	str	r4, [sp, #16]
 8002314:	9003      	str	r0, [sp, #12]
 8002316:	9102      	str	r1, [sp, #8]
 8002318:	9201      	str	r2, [sp, #4]
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	4663      	mov	r3, ip
 800231e:	4632      	mov	r2, r6
 8002320:	4629      	mov	r1, r5
 8002322:	4884      	ldr	r0, [pc, #528]	; (8002534 <NRF_PrintConfig+0x360>)
 8002324:	f004 f84e 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_SETUP_AW, &reg, 1);
 8002328:	1dfb      	adds	r3, r7, #7
 800232a:	2201      	movs	r2, #1
 800232c:	4619      	mov	r1, r3
 800232e:	2003      	movs	r0, #3
 8002330:	f7ff fa9a 	bl	8001868 <NRF_ReadRegs>
	printf("SETUP_AW: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	09db      	lsrs	r3, r3, #7
 8002338:	b2db      	uxtb	r3, r3
 800233a:	f003 0501 	and.w	r5, r3, #1
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	099b      	lsrs	r3, r3, #6
 8002342:	b2db      	uxtb	r3, r3
 8002344:	f003 0601 	and.w	r6, r3, #1
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	b2db      	uxtb	r3, r3
 800234e:	f003 0c01 	and.w	ip, r3, #1
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	091b      	lsrs	r3, r3, #4
 8002356:	b2db      	uxtb	r3, r3
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	79fa      	ldrb	r2, [r7, #7]
 800235e:	08d2      	lsrs	r2, r2, #3
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	f002 0201 	and.w	r2, r2, #1
 8002366:	79f9      	ldrb	r1, [r7, #7]
 8002368:	0889      	lsrs	r1, r1, #2
 800236a:	b2c9      	uxtb	r1, r1
 800236c:	f001 0101 	and.w	r1, r1, #1
 8002370:	79f8      	ldrb	r0, [r7, #7]
 8002372:	0840      	lsrs	r0, r0, #1
 8002374:	b2c0      	uxtb	r0, r0
 8002376:	f000 0001 	and.w	r0, r0, #1
 800237a:	79fc      	ldrb	r4, [r7, #7]
 800237c:	f004 0401 	and.w	r4, r4, #1
 8002380:	9404      	str	r4, [sp, #16]
 8002382:	9003      	str	r0, [sp, #12]
 8002384:	9102      	str	r1, [sp, #8]
 8002386:	9201      	str	r2, [sp, #4]
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	4663      	mov	r3, ip
 800238c:	4632      	mov	r2, r6
 800238e:	4629      	mov	r1, r5
 8002390:	4869      	ldr	r0, [pc, #420]	; (8002538 <NRF_PrintConfig+0x364>)
 8002392:	f004 f817 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_SETUP_RETR, &reg, 1);
 8002396:	1dfb      	adds	r3, r7, #7
 8002398:	2201      	movs	r2, #1
 800239a:	4619      	mov	r1, r3
 800239c:	2004      	movs	r0, #4
 800239e:	f7ff fa63 	bl	8001868 <NRF_ReadRegs>
	printf("SETUP_RETR: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	09db      	lsrs	r3, r3, #7
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	f003 0501 	and.w	r5, r3, #1
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	099b      	lsrs	r3, r3, #6
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	f003 0601 	and.w	r6, r3, #1
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	095b      	lsrs	r3, r3, #5
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f003 0c01 	and.w	ip, r3, #1
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	79fa      	ldrb	r2, [r7, #7]
 80023cc:	08d2      	lsrs	r2, r2, #3
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	f002 0201 	and.w	r2, r2, #1
 80023d4:	79f9      	ldrb	r1, [r7, #7]
 80023d6:	0889      	lsrs	r1, r1, #2
 80023d8:	b2c9      	uxtb	r1, r1
 80023da:	f001 0101 	and.w	r1, r1, #1
 80023de:	79f8      	ldrb	r0, [r7, #7]
 80023e0:	0840      	lsrs	r0, r0, #1
 80023e2:	b2c0      	uxtb	r0, r0
 80023e4:	f000 0001 	and.w	r0, r0, #1
 80023e8:	79fc      	ldrb	r4, [r7, #7]
 80023ea:	f004 0401 	and.w	r4, r4, #1
 80023ee:	9404      	str	r4, [sp, #16]
 80023f0:	9003      	str	r0, [sp, #12]
 80023f2:	9102      	str	r1, [sp, #8]
 80023f4:	9201      	str	r2, [sp, #4]
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	4663      	mov	r3, ip
 80023fa:	4632      	mov	r2, r6
 80023fc:	4629      	mov	r1, r5
 80023fe:	484f      	ldr	r0, [pc, #316]	; (800253c <NRF_PrintConfig+0x368>)
 8002400:	f003 ffe0 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_RF_CH, &reg, 1);
 8002404:	1dfb      	adds	r3, r7, #7
 8002406:	2201      	movs	r2, #1
 8002408:	4619      	mov	r1, r3
 800240a:	2005      	movs	r0, #5
 800240c:	f7ff fa2c 	bl	8001868 <NRF_ReadRegs>
	printf("RF_CH: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	09db      	lsrs	r3, r3, #7
 8002414:	b2db      	uxtb	r3, r3
 8002416:	f003 0501 	and.w	r5, r3, #1
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	099b      	lsrs	r3, r3, #6
 800241e:	b2db      	uxtb	r3, r3
 8002420:	f003 0601 	and.w	r6, r3, #1
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f003 0c01 	and.w	ip, r3, #1
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	b2db      	uxtb	r3, r3
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	79fa      	ldrb	r2, [r7, #7]
 800243a:	08d2      	lsrs	r2, r2, #3
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	f002 0201 	and.w	r2, r2, #1
 8002442:	79f9      	ldrb	r1, [r7, #7]
 8002444:	0889      	lsrs	r1, r1, #2
 8002446:	b2c9      	uxtb	r1, r1
 8002448:	f001 0101 	and.w	r1, r1, #1
 800244c:	79f8      	ldrb	r0, [r7, #7]
 800244e:	0840      	lsrs	r0, r0, #1
 8002450:	b2c0      	uxtb	r0, r0
 8002452:	f000 0001 	and.w	r0, r0, #1
 8002456:	79fc      	ldrb	r4, [r7, #7]
 8002458:	f004 0401 	and.w	r4, r4, #1
 800245c:	9404      	str	r4, [sp, #16]
 800245e:	9003      	str	r0, [sp, #12]
 8002460:	9102      	str	r1, [sp, #8]
 8002462:	9201      	str	r2, [sp, #4]
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	4663      	mov	r3, ip
 8002468:	4632      	mov	r2, r6
 800246a:	4629      	mov	r1, r5
 800246c:	4834      	ldr	r0, [pc, #208]	; (8002540 <NRF_PrintConfig+0x36c>)
 800246e:	f003 ffa9 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_RF_SETUP, &reg, 1);
 8002472:	1dfb      	adds	r3, r7, #7
 8002474:	2201      	movs	r2, #1
 8002476:	4619      	mov	r1, r3
 8002478:	2006      	movs	r0, #6
 800247a:	f7ff f9f5 	bl	8001868 <NRF_ReadRegs>
	printf("RF_SETUP: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	09db      	lsrs	r3, r3, #7
 8002482:	b2db      	uxtb	r3, r3
 8002484:	f003 0501 	and.w	r5, r3, #1
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	099b      	lsrs	r3, r3, #6
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f003 0601 	and.w	r6, r3, #1
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	095b      	lsrs	r3, r3, #5
 8002496:	b2db      	uxtb	r3, r3
 8002498:	f003 0c01 	and.w	ip, r3, #1
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	091b      	lsrs	r3, r3, #4
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	79fa      	ldrb	r2, [r7, #7]
 80024a8:	08d2      	lsrs	r2, r2, #3
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	f002 0201 	and.w	r2, r2, #1
 80024b0:	79f9      	ldrb	r1, [r7, #7]
 80024b2:	0889      	lsrs	r1, r1, #2
 80024b4:	b2c9      	uxtb	r1, r1
 80024b6:	f001 0101 	and.w	r1, r1, #1
 80024ba:	79f8      	ldrb	r0, [r7, #7]
 80024bc:	0840      	lsrs	r0, r0, #1
 80024be:	b2c0      	uxtb	r0, r0
 80024c0:	f000 0001 	and.w	r0, r0, #1
 80024c4:	79fc      	ldrb	r4, [r7, #7]
 80024c6:	f004 0401 	and.w	r4, r4, #1
 80024ca:	9404      	str	r4, [sp, #16]
 80024cc:	9003      	str	r0, [sp, #12]
 80024ce:	9102      	str	r1, [sp, #8]
 80024d0:	9201      	str	r2, [sp, #4]
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	4663      	mov	r3, ip
 80024d6:	4632      	mov	r2, r6
 80024d8:	4629      	mov	r1, r5
 80024da:	481a      	ldr	r0, [pc, #104]	; (8002544 <NRF_PrintConfig+0x370>)
 80024dc:	f003 ff72 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_STATUS, &reg, 1);
 80024e0:	1dfb      	adds	r3, r7, #7
 80024e2:	2201      	movs	r2, #1
 80024e4:	4619      	mov	r1, r3
 80024e6:	2007      	movs	r0, #7
 80024e8:	f7ff f9be 	bl	8001868 <NRF_ReadRegs>
	printf("STATUS: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	09db      	lsrs	r3, r3, #7
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f003 0501 	and.w	r5, r3, #1
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	099b      	lsrs	r3, r3, #6
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	f003 0601 	and.w	r6, r3, #1
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	b2db      	uxtb	r3, r3
 8002506:	f003 0c01 	and.w	ip, r3, #1
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	b2db      	uxtb	r3, r3
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	79fa      	ldrb	r2, [r7, #7]
 8002516:	08d2      	lsrs	r2, r2, #3
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	f002 0201 	and.w	r2, r2, #1
 800251e:	79f9      	ldrb	r1, [r7, #7]
 8002520:	0889      	lsrs	r1, r1, #2
 8002522:	b2c9      	uxtb	r1, r1
 8002524:	f001 0101 	and.w	r1, r1, #1
 8002528:	e00e      	b.n	8002548 <NRF_PrintConfig+0x374>
 800252a:	bf00      	nop
 800252c:	080086b0 	.word	0x080086b0
 8002530:	080086cc 	.word	0x080086cc
 8002534:	080086e8 	.word	0x080086e8
 8002538:	08008708 	.word	0x08008708
 800253c:	08008724 	.word	0x08008724
 8002540:	08008744 	.word	0x08008744
 8002544:	08008760 	.word	0x08008760
 8002548:	79f8      	ldrb	r0, [r7, #7]
 800254a:	0840      	lsrs	r0, r0, #1
 800254c:	b2c0      	uxtb	r0, r0
 800254e:	f000 0001 	and.w	r0, r0, #1
 8002552:	79fc      	ldrb	r4, [r7, #7]
 8002554:	f004 0401 	and.w	r4, r4, #1
 8002558:	9404      	str	r4, [sp, #16]
 800255a:	9003      	str	r0, [sp, #12]
 800255c:	9102      	str	r1, [sp, #8]
 800255e:	9201      	str	r2, [sp, #4]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	4663      	mov	r3, ip
 8002564:	4632      	mov	r2, r6
 8002566:	4629      	mov	r1, r5
 8002568:	48b1      	ldr	r0, [pc, #708]	; (8002830 <NRF_PrintConfig+0x65c>)
 800256a:	f003 ff2b 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_OBSERVE_TX, &reg, 1);
 800256e:	1dfb      	adds	r3, r7, #7
 8002570:	2201      	movs	r2, #1
 8002572:	4619      	mov	r1, r3
 8002574:	2008      	movs	r0, #8
 8002576:	f7ff f977 	bl	8001868 <NRF_ReadRegs>
	printf("OBSERVE_TX: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	09db      	lsrs	r3, r3, #7
 800257e:	b2db      	uxtb	r3, r3
 8002580:	f003 0501 	and.w	r5, r3, #1
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	099b      	lsrs	r3, r3, #6
 8002588:	b2db      	uxtb	r3, r3
 800258a:	f003 0601 	and.w	r6, r3, #1
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	095b      	lsrs	r3, r3, #5
 8002592:	b2db      	uxtb	r3, r3
 8002594:	f003 0c01 	and.w	ip, r3, #1
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	091b      	lsrs	r3, r3, #4
 800259c:	b2db      	uxtb	r3, r3
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	79fa      	ldrb	r2, [r7, #7]
 80025a4:	08d2      	lsrs	r2, r2, #3
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	f002 0201 	and.w	r2, r2, #1
 80025ac:	79f9      	ldrb	r1, [r7, #7]
 80025ae:	0889      	lsrs	r1, r1, #2
 80025b0:	b2c9      	uxtb	r1, r1
 80025b2:	f001 0101 	and.w	r1, r1, #1
 80025b6:	79f8      	ldrb	r0, [r7, #7]
 80025b8:	0840      	lsrs	r0, r0, #1
 80025ba:	b2c0      	uxtb	r0, r0
 80025bc:	f000 0001 	and.w	r0, r0, #1
 80025c0:	79fc      	ldrb	r4, [r7, #7]
 80025c2:	f004 0401 	and.w	r4, r4, #1
 80025c6:	9404      	str	r4, [sp, #16]
 80025c8:	9003      	str	r0, [sp, #12]
 80025ca:	9102      	str	r1, [sp, #8]
 80025cc:	9201      	str	r2, [sp, #4]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	4663      	mov	r3, ip
 80025d2:	4632      	mov	r2, r6
 80025d4:	4629      	mov	r1, r5
 80025d6:	4897      	ldr	r0, [pc, #604]	; (8002834 <NRF_PrintConfig+0x660>)
 80025d8:	f003 fef4 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	uint8_t address[6];
	for(int i=0; i<6; i++){
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	e01d      	b.n	800261e <NRF_PrintConfig+0x44a>
		NRF_ReadRegs(NRF_REG_RX_ADDR_BASE+i, address, 6);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	330a      	adds	r3, #10
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	4639      	mov	r1, r7
 80025ec:	2206      	movs	r2, #6
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff f93a 	bl	8001868 <NRF_ReadRegs>
		printf("RX_ADDR_P%d: 0x%X%X%X%X%X%X\n", i, address[0], address[1], address[2], address[3], address[4], address[5]);
 80025f4:	783b      	ldrb	r3, [r7, #0]
 80025f6:	461c      	mov	r4, r3
 80025f8:	787b      	ldrb	r3, [r7, #1]
 80025fa:	461d      	mov	r5, r3
 80025fc:	78bb      	ldrb	r3, [r7, #2]
 80025fe:	78fa      	ldrb	r2, [r7, #3]
 8002600:	7939      	ldrb	r1, [r7, #4]
 8002602:	7978      	ldrb	r0, [r7, #5]
 8002604:	9003      	str	r0, [sp, #12]
 8002606:	9102      	str	r1, [sp, #8]
 8002608:	9201      	str	r2, [sp, #4]
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	462b      	mov	r3, r5
 800260e:	4622      	mov	r2, r4
 8002610:	68f9      	ldr	r1, [r7, #12]
 8002612:	4889      	ldr	r0, [pc, #548]	; (8002838 <NRF_PrintConfig+0x664>)
 8002614:	f003 fed6 	bl	80063c4 <iprintf>
	for(int i=0; i<6; i++){
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	3301      	adds	r3, #1
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b05      	cmp	r3, #5
 8002622:	ddde      	ble.n	80025e2 <NRF_PrintConfig+0x40e>
	}
	NRF_ReadRegs(NRF_REG_TX_ADDR, address, 6);
 8002624:	463b      	mov	r3, r7
 8002626:	2206      	movs	r2, #6
 8002628:	4619      	mov	r1, r3
 800262a:	2010      	movs	r0, #16
 800262c:	f7ff f91c 	bl	8001868 <NRF_ReadRegs>
	printf("RX_ADDR_TX: 0x%X%X%X%X%X%X\n", address[0], address[1], address[2], address[3], address[4], address[5]);
 8002630:	783b      	ldrb	r3, [r7, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	787b      	ldrb	r3, [r7, #1]
 8002636:	461c      	mov	r4, r3
 8002638:	78bb      	ldrb	r3, [r7, #2]
 800263a:	461d      	mov	r5, r3
 800263c:	78fb      	ldrb	r3, [r7, #3]
 800263e:	793a      	ldrb	r2, [r7, #4]
 8002640:	7979      	ldrb	r1, [r7, #5]
 8002642:	9102      	str	r1, [sp, #8]
 8002644:	9201      	str	r2, [sp, #4]
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	462b      	mov	r3, r5
 800264a:	4622      	mov	r2, r4
 800264c:	4601      	mov	r1, r0
 800264e:	487b      	ldr	r0, [pc, #492]	; (800283c <NRF_PrintConfig+0x668>)
 8002650:	f003 feb8 	bl	80063c4 <iprintf>

	for(int i=0; i<6; i++){
 8002654:	2300      	movs	r3, #0
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	e03d      	b.n	80026d6 <NRF_PrintConfig+0x502>
		NRF_ReadRegs(NRF_REG_RX_PW_BASE+i, &reg, 1);
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	3311      	adds	r3, #17
 8002660:	b2db      	uxtb	r3, r3
 8002662:	1df9      	adds	r1, r7, #7
 8002664:	2201      	movs	r2, #1
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff f8fe 	bl	8001868 <NRF_ReadRegs>
		printf("RX_PW_P%d: %d%d%d%d%d%d%d%d\n",i, (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	09db      	lsrs	r3, r3, #7
 8002670:	b2db      	uxtb	r3, r3
 8002672:	f003 0601 	and.w	r6, r3, #1
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	099b      	lsrs	r3, r3, #6
 800267a:	b2db      	uxtb	r3, r3
 800267c:	f003 0c01 	and.w	ip, r3, #1
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	095b      	lsrs	r3, r3, #5
 8002684:	b2db      	uxtb	r3, r3
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	79fa      	ldrb	r2, [r7, #7]
 800268c:	0912      	lsrs	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	f002 0201 	and.w	r2, r2, #1
 8002694:	79f9      	ldrb	r1, [r7, #7]
 8002696:	08c9      	lsrs	r1, r1, #3
 8002698:	b2c9      	uxtb	r1, r1
 800269a:	f001 0101 	and.w	r1, r1, #1
 800269e:	79f8      	ldrb	r0, [r7, #7]
 80026a0:	0880      	lsrs	r0, r0, #2
 80026a2:	b2c0      	uxtb	r0, r0
 80026a4:	f000 0001 	and.w	r0, r0, #1
 80026a8:	79fc      	ldrb	r4, [r7, #7]
 80026aa:	0864      	lsrs	r4, r4, #1
 80026ac:	b2e4      	uxtb	r4, r4
 80026ae:	f004 0401 	and.w	r4, r4, #1
 80026b2:	79fd      	ldrb	r5, [r7, #7]
 80026b4:	f005 0501 	and.w	r5, r5, #1
 80026b8:	9505      	str	r5, [sp, #20]
 80026ba:	9404      	str	r4, [sp, #16]
 80026bc:	9003      	str	r0, [sp, #12]
 80026be:	9102      	str	r1, [sp, #8]
 80026c0:	9201      	str	r2, [sp, #4]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	4663      	mov	r3, ip
 80026c6:	4632      	mov	r2, r6
 80026c8:	68b9      	ldr	r1, [r7, #8]
 80026ca:	485d      	ldr	r0, [pc, #372]	; (8002840 <NRF_PrintConfig+0x66c>)
 80026cc:	f003 fe7a 	bl	80063c4 <iprintf>
	for(int i=0; i<6; i++){
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	3301      	adds	r3, #1
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b05      	cmp	r3, #5
 80026da:	ddbe      	ble.n	800265a <NRF_PrintConfig+0x486>
				(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);
	}
	NRF_ReadRegs(NRF_REG_FIFO_STATUS, &reg, 1);
 80026dc:	1dfb      	adds	r3, r7, #7
 80026de:	2201      	movs	r2, #1
 80026e0:	4619      	mov	r1, r3
 80026e2:	2017      	movs	r0, #23
 80026e4:	f7ff f8c0 	bl	8001868 <NRF_ReadRegs>
	printf("FIFO_STATUS: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	09db      	lsrs	r3, r3, #7
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	f003 0501 	and.w	r5, r3, #1
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	099b      	lsrs	r3, r3, #6
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f003 0601 	and.w	r6, r3, #1
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	095b      	lsrs	r3, r3, #5
 8002700:	b2db      	uxtb	r3, r3
 8002702:	f003 0c01 	and.w	ip, r3, #1
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	b2db      	uxtb	r3, r3
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	79fa      	ldrb	r2, [r7, #7]
 8002712:	08d2      	lsrs	r2, r2, #3
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	f002 0201 	and.w	r2, r2, #1
 800271a:	79f9      	ldrb	r1, [r7, #7]
 800271c:	0889      	lsrs	r1, r1, #2
 800271e:	b2c9      	uxtb	r1, r1
 8002720:	f001 0101 	and.w	r1, r1, #1
 8002724:	79f8      	ldrb	r0, [r7, #7]
 8002726:	0840      	lsrs	r0, r0, #1
 8002728:	b2c0      	uxtb	r0, r0
 800272a:	f000 0001 	and.w	r0, r0, #1
 800272e:	79fc      	ldrb	r4, [r7, #7]
 8002730:	f004 0401 	and.w	r4, r4, #1
 8002734:	9404      	str	r4, [sp, #16]
 8002736:	9003      	str	r0, [sp, #12]
 8002738:	9102      	str	r1, [sp, #8]
 800273a:	9201      	str	r2, [sp, #4]
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	4663      	mov	r3, ip
 8002740:	4632      	mov	r2, r6
 8002742:	4629      	mov	r1, r5
 8002744:	483f      	ldr	r0, [pc, #252]	; (8002844 <NRF_PrintConfig+0x670>)
 8002746:	f003 fe3d 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_DYNPD, &reg, 1);
 800274a:	1dfb      	adds	r3, r7, #7
 800274c:	2201      	movs	r2, #1
 800274e:	4619      	mov	r1, r3
 8002750:	201c      	movs	r0, #28
 8002752:	f7ff f889 	bl	8001868 <NRF_ReadRegs>
	printf("DYNPD: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	09db      	lsrs	r3, r3, #7
 800275a:	b2db      	uxtb	r3, r3
 800275c:	f003 0501 	and.w	r5, r3, #1
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	099b      	lsrs	r3, r3, #6
 8002764:	b2db      	uxtb	r3, r3
 8002766:	f003 0601 	and.w	r6, r3, #1
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	b2db      	uxtb	r3, r3
 8002770:	f003 0c01 	and.w	ip, r3, #1
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	091b      	lsrs	r3, r3, #4
 8002778:	b2db      	uxtb	r3, r3
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	79fa      	ldrb	r2, [r7, #7]
 8002780:	08d2      	lsrs	r2, r2, #3
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	f002 0201 	and.w	r2, r2, #1
 8002788:	79f9      	ldrb	r1, [r7, #7]
 800278a:	0889      	lsrs	r1, r1, #2
 800278c:	b2c9      	uxtb	r1, r1
 800278e:	f001 0101 	and.w	r1, r1, #1
 8002792:	79f8      	ldrb	r0, [r7, #7]
 8002794:	0840      	lsrs	r0, r0, #1
 8002796:	b2c0      	uxtb	r0, r0
 8002798:	f000 0001 	and.w	r0, r0, #1
 800279c:	79fc      	ldrb	r4, [r7, #7]
 800279e:	f004 0401 	and.w	r4, r4, #1
 80027a2:	9404      	str	r4, [sp, #16]
 80027a4:	9003      	str	r0, [sp, #12]
 80027a6:	9102      	str	r1, [sp, #8]
 80027a8:	9201      	str	r2, [sp, #4]
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	4663      	mov	r3, ip
 80027ae:	4632      	mov	r2, r6
 80027b0:	4629      	mov	r1, r5
 80027b2:	4825      	ldr	r0, [pc, #148]	; (8002848 <NRF_PrintConfig+0x674>)
 80027b4:	f003 fe06 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);

	NRF_ReadRegs(NRF_REG_FEATURE, &reg, 1);
 80027b8:	1dfb      	adds	r3, r7, #7
 80027ba:	2201      	movs	r2, #1
 80027bc:	4619      	mov	r1, r3
 80027be:	201d      	movs	r0, #29
 80027c0:	f7ff f852 	bl	8001868 <NRF_ReadRegs>
	printf("FEATURE: %d%d%d%d%d%d%d%d\n", (reg >> 7) & 1,(reg >> 6) & 1,(reg >> 5) & 1,
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	09db      	lsrs	r3, r3, #7
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f003 0501 	and.w	r5, r3, #1
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	099b      	lsrs	r3, r3, #6
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	f003 0601 	and.w	r6, r3, #1
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	095b      	lsrs	r3, r3, #5
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f003 0c01 	and.w	ip, r3, #1
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	091b      	lsrs	r3, r3, #4
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	79fa      	ldrb	r2, [r7, #7]
 80027ee:	08d2      	lsrs	r2, r2, #3
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	f002 0201 	and.w	r2, r2, #1
 80027f6:	79f9      	ldrb	r1, [r7, #7]
 80027f8:	0889      	lsrs	r1, r1, #2
 80027fa:	b2c9      	uxtb	r1, r1
 80027fc:	f001 0101 	and.w	r1, r1, #1
 8002800:	79f8      	ldrb	r0, [r7, #7]
 8002802:	0840      	lsrs	r0, r0, #1
 8002804:	b2c0      	uxtb	r0, r0
 8002806:	f000 0001 	and.w	r0, r0, #1
 800280a:	79fc      	ldrb	r4, [r7, #7]
 800280c:	f004 0401 	and.w	r4, r4, #1
 8002810:	9404      	str	r4, [sp, #16]
 8002812:	9003      	str	r0, [sp, #12]
 8002814:	9102      	str	r1, [sp, #8]
 8002816:	9201      	str	r2, [sp, #4]
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	4663      	mov	r3, ip
 800281c:	4632      	mov	r2, r6
 800281e:	4629      	mov	r1, r5
 8002820:	480a      	ldr	r0, [pc, #40]	; (800284c <NRF_PrintConfig+0x678>)
 8002822:	f003 fdcf 	bl	80063c4 <iprintf>
			(reg >> 4) & 1,(reg >> 3) & 1,(reg >> 2) & 1,(reg >> 1) & 1, reg & 1);
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800282e:	bf00      	nop
 8002830:	0800877c 	.word	0x0800877c
 8002834:	08008798 	.word	0x08008798
 8002838:	080087b8 	.word	0x080087b8
 800283c:	080087d8 	.word	0x080087d8
 8002840:	080087f4 	.word	0x080087f4
 8002844:	08008814 	.word	0x08008814
 8002848:	08008834 	.word	0x08008834
 800284c:	08008850 	.word	0x08008850

08002850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	4b10      	ldr	r3, [pc, #64]	; (800289c <HAL_MspInit+0x4c>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	4a0f      	ldr	r2, [pc, #60]	; (800289c <HAL_MspInit+0x4c>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002864:	6453      	str	r3, [r2, #68]	; 0x44
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <HAL_MspInit+0x4c>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286e:	607b      	str	r3, [r7, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	603b      	str	r3, [r7, #0]
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_MspInit+0x4c>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <HAL_MspInit+0x4c>)
 800287c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002880:	6413      	str	r3, [r2, #64]	; 0x40
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_MspInit+0x4c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800288e:	2007      	movs	r0, #7
 8002890:	f000 fbf4 	bl	800307c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40023800 	.word	0x40023800

080028a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08c      	sub	sp, #48	; 0x30
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a42      	ldr	r2, [pc, #264]	; (80029c8 <HAL_I2C_MspInit+0x128>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d12c      	bne.n	800291c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	4b41      	ldr	r3, [pc, #260]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	4a40      	ldr	r2, [pc, #256]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	6313      	str	r3, [r2, #48]	; 0x30
 80028d2:	4b3e      	ldr	r3, [pc, #248]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AM2320_SCL_Pin|AM2320_SDA_Pin;
 80028de:	23c0      	movs	r3, #192	; 0xc0
 80028e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028e2:	2312      	movs	r3, #18
 80028e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ea:	2303      	movs	r3, #3
 80028ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028ee:	2304      	movs	r3, #4
 80028f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f2:	f107 031c 	add.w	r3, r7, #28
 80028f6:	4619      	mov	r1, r3
 80028f8:	4835      	ldr	r0, [pc, #212]	; (80029d0 <HAL_I2C_MspInit+0x130>)
 80028fa:	f000 fc01 	bl	8003100 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	4b32      	ldr	r3, [pc, #200]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	4a31      	ldr	r2, [pc, #196]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002908:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800290c:	6413      	str	r3, [r2, #64]	; 0x40
 800290e:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800291a:	e050      	b.n	80029be <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a2c      	ldr	r2, [pc, #176]	; (80029d4 <HAL_I2C_MspInit+0x134>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d14b      	bne.n	80029be <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	4b28      	ldr	r3, [pc, #160]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	4a27      	ldr	r2, [pc, #156]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002930:	f043 0304 	orr.w	r3, r3, #4
 8002934:	6313      	str	r3, [r2, #48]	; 0x30
 8002936:	4b25      	ldr	r3, [pc, #148]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	f003 0304 	and.w	r3, r3, #4
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	4b21      	ldr	r3, [pc, #132]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	4a20      	ldr	r2, [pc, #128]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	6313      	str	r3, [r2, #48]	; 0x30
 8002952:	4b1e      	ldr	r3, [pc, #120]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800295e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002964:	2312      	movs	r3, #18
 8002966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296c:	2303      	movs	r3, #3
 800296e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002970:	2304      	movs	r3, #4
 8002972:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002974:	f107 031c 	add.w	r3, r7, #28
 8002978:	4619      	mov	r1, r3
 800297a:	4817      	ldr	r0, [pc, #92]	; (80029d8 <HAL_I2C_MspInit+0x138>)
 800297c:	f000 fbc0 	bl	8003100 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002986:	2312      	movs	r3, #18
 8002988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002992:	2304      	movs	r3, #4
 8002994:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	480f      	ldr	r0, [pc, #60]	; (80029dc <HAL_I2C_MspInit+0x13c>)
 800299e:	f000 fbaf 	bl	8003100 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	4a08      	ldr	r2, [pc, #32]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80029ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029b0:	6413      	str	r3, [r2, #64]	; 0x40
 80029b2:	4b06      	ldr	r3, [pc, #24]	; (80029cc <HAL_I2C_MspInit+0x12c>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	68bb      	ldr	r3, [r7, #8]
}
 80029be:	bf00      	nop
 80029c0:	3730      	adds	r7, #48	; 0x30
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40005400 	.word	0x40005400
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40020400 	.word	0x40020400
 80029d4:	40005c00 	.word	0x40005c00
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40020000 	.word	0x40020000

080029e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	; 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a28      	ldr	r2, [pc, #160]	; (8002aa0 <HAL_SPI_MspInit+0xc0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d14a      	bne.n	8002a98 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	4b27      	ldr	r3, [pc, #156]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	4a26      	ldr	r2, [pc, #152]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a10:	6413      	str	r3, [r2, #64]	; 0x40
 8002a12:	4b24      	ldr	r3, [pc, #144]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	4b20      	ldr	r3, [pc, #128]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	4a1f      	ldr	r2, [pc, #124]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a28:	f043 0304 	orr.w	r3, r3, #4
 8002a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2e:	4b1d      	ldr	r3, [pc, #116]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	4a18      	ldr	r2, [pc, #96]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a44:	f043 0302 	orr.w	r3, r3, #2
 8002a48:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <HAL_SPI_MspInit+0xc4>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a56:	230c      	movs	r3, #12
 8002a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a62:	2303      	movs	r3, #3
 8002a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a66:	2305      	movs	r3, #5
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	4619      	mov	r1, r3
 8002a70:	480d      	ldr	r0, [pc, #52]	; (8002aa8 <HAL_SPI_MspInit+0xc8>)
 8002a72:	f000 fb45 	bl	8003100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a84:	2303      	movs	r3, #3
 8002a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a88:	2305      	movs	r3, #5
 8002a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8c:	f107 0314 	add.w	r3, r7, #20
 8002a90:	4619      	mov	r1, r3
 8002a92:	4806      	ldr	r0, [pc, #24]	; (8002aac <HAL_SPI_MspInit+0xcc>)
 8002a94:	f000 fb34 	bl	8003100 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a98:	bf00      	nop
 8002a9a:	3728      	adds	r7, #40	; 0x28
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40003800 	.word	0x40003800
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40020800 	.word	0x40020800
 8002aac:	40020400 	.word	0x40020400

08002ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08a      	sub	sp, #40	; 0x28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 0314 	add.w	r3, r7, #20
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a19      	ldr	r2, [pc, #100]	; (8002b34 <HAL_UART_MspInit+0x84>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d12b      	bne.n	8002b2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]
 8002ad6:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	4a17      	ldr	r2, [pc, #92]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae2:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	4b11      	ldr	r3, [pc, #68]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	4a10      	ldr	r2, [pc, #64]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6313      	str	r3, [r2, #48]	; 0x30
 8002afe:	4b0e      	ldr	r3, [pc, #56]	; (8002b38 <HAL_UART_MspInit+0x88>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b0a:	230c      	movs	r3, #12
 8002b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b16:	2300      	movs	r3, #0
 8002b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b1a:	2307      	movs	r3, #7
 8002b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1e:	f107 0314 	add.w	r3, r7, #20
 8002b22:	4619      	mov	r1, r3
 8002b24:	4805      	ldr	r0, [pc, #20]	; (8002b3c <HAL_UART_MspInit+0x8c>)
 8002b26:	f000 faeb 	bl	8003100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b2a:	bf00      	nop
 8002b2c:	3728      	adds	r7, #40	; 0x28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40004400 	.word	0x40004400
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	40020000 	.word	0x40020000

08002b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b44:	e7fe      	b.n	8002b44 <NMI_Handler+0x4>

08002b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b4a:	e7fe      	b.n	8002b4a <HardFault_Handler+0x4>

08002b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b50:	e7fe      	b.n	8002b50 <MemManage_Handler+0x4>

08002b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b56:	e7fe      	b.n	8002b56 <BusFault_Handler+0x4>

08002b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b5c:	e7fe      	b.n	8002b5c <UsageFault_Handler+0x4>

08002b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b8c:	f000 f962 	bl	8002e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b90:	bf00      	nop
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002b98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b9c:	f000 fc4e 	bl	800343c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NRF_IRQ_Pin);
 8002ba0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002ba4:	f000 fc4a 	bl	800343c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	bd80      	pop	{r7, pc}

08002bac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
	return 1;
 8002bb0:	2301      	movs	r3, #1
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <_kill>:

int _kill(int pid, int sig)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bc6:	f002 ff61 	bl	8005a8c <__errno>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2216      	movs	r2, #22
 8002bce:	601a      	str	r2, [r3, #0]
	return -1;
 8002bd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <_exit>:

void _exit (int status)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002be4:	f04f 31ff 	mov.w	r1, #4294967295
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ffe7 	bl	8002bbc <_kill>
	while (1) {}		/* Make sure we hang here */
 8002bee:	e7fe      	b.n	8002bee <_exit+0x12>

08002bf0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	e00a      	b.n	8002c18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c02:	f3af 8000 	nop.w
 8002c06:	4601      	mov	r1, r0
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	60ba      	str	r2, [r7, #8]
 8002c0e:	b2ca      	uxtb	r2, r1
 8002c10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	3301      	adds	r3, #1
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	dbf0      	blt.n	8002c02 <_read+0x12>
	}

return len;
 8002c20:	687b      	ldr	r3, [r7, #4]
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
 8002c3a:	e009      	b.n	8002c50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	1c5a      	adds	r2, r3, #1
 8002c40:	60ba      	str	r2, [r7, #8]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe fad3 	bl	80011f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	dbf1      	blt.n	8002c3c <_write+0x12>
	}
	return len;
 8002c58:	687b      	ldr	r3, [r7, #4]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <_close>:

int _close(int file)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
	return -1;
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
 8002c82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c8a:	605a      	str	r2, [r3, #4]
	return 0;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <_isatty>:

int _isatty(int file)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
	return 1;
 8002ca2:	2301      	movs	r3, #1
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
	return 0;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cd4:	4a14      	ldr	r2, [pc, #80]	; (8002d28 <_sbrk+0x5c>)
 8002cd6:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <_sbrk+0x60>)
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ce0:	4b13      	ldr	r3, [pc, #76]	; (8002d30 <_sbrk+0x64>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d102      	bne.n	8002cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ce8:	4b11      	ldr	r3, [pc, #68]	; (8002d30 <_sbrk+0x64>)
 8002cea:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <_sbrk+0x68>)
 8002cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cee:	4b10      	ldr	r3, [pc, #64]	; (8002d30 <_sbrk+0x64>)
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d207      	bcs.n	8002d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cfc:	f002 fec6 	bl	8005a8c <__errno>
 8002d00:	4603      	mov	r3, r0
 8002d02:	220c      	movs	r2, #12
 8002d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d06:	f04f 33ff 	mov.w	r3, #4294967295
 8002d0a:	e009      	b.n	8002d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d0c:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <_sbrk+0x64>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d12:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <_sbrk+0x64>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <_sbrk+0x64>)
 8002d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	20018000 	.word	0x20018000
 8002d2c:	00000400 	.word	0x00000400
 8002d30:	20000344 	.word	0x20000344
 8002d34:	20000360 	.word	0x20000360

08002d38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <SystemInit+0x20>)
 8002d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d42:	4a05      	ldr	r2, [pc, #20]	; (8002d58 <SystemInit+0x20>)
 8002d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <Reset_Handler>:
 8002d5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d94 <LoopFillZerobss+0x12>
 8002d60:	480d      	ldr	r0, [pc, #52]	; (8002d98 <LoopFillZerobss+0x16>)
 8002d62:	490e      	ldr	r1, [pc, #56]	; (8002d9c <LoopFillZerobss+0x1a>)
 8002d64:	4a0e      	ldr	r2, [pc, #56]	; (8002da0 <LoopFillZerobss+0x1e>)
 8002d66:	2300      	movs	r3, #0
 8002d68:	e002      	b.n	8002d70 <LoopCopyDataInit>

08002d6a <CopyDataInit>:
 8002d6a:	58d4      	ldr	r4, [r2, r3]
 8002d6c:	50c4      	str	r4, [r0, r3]
 8002d6e:	3304      	adds	r3, #4

08002d70 <LoopCopyDataInit>:
 8002d70:	18c4      	adds	r4, r0, r3
 8002d72:	428c      	cmp	r4, r1
 8002d74:	d3f9      	bcc.n	8002d6a <CopyDataInit>
 8002d76:	4a0b      	ldr	r2, [pc, #44]	; (8002da4 <LoopFillZerobss+0x22>)
 8002d78:	4c0b      	ldr	r4, [pc, #44]	; (8002da8 <LoopFillZerobss+0x26>)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e001      	b.n	8002d82 <LoopFillZerobss>

08002d7e <FillZerobss>:
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	3204      	adds	r2, #4

08002d82 <LoopFillZerobss>:
 8002d82:	42a2      	cmp	r2, r4
 8002d84:	d3fb      	bcc.n	8002d7e <FillZerobss>
 8002d86:	f7ff ffd7 	bl	8002d38 <SystemInit>
 8002d8a:	f002 fe85 	bl	8005a98 <__libc_init_array>
 8002d8e:	f7fe fa47 	bl	8001220 <main>
 8002d92:	4770      	bx	lr
 8002d94:	20018000 	.word	0x20018000
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	200001e0 	.word	0x200001e0
 8002da0:	08008c6c 	.word	0x08008c6c
 8002da4:	200001e0 	.word	0x200001e0
 8002da8:	2000035c 	.word	0x2000035c

08002dac <ADC_IRQHandler>:
 8002dac:	e7fe      	b.n	8002dac <ADC_IRQHandler>
	...

08002db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002db4:	4b0e      	ldr	r3, [pc, #56]	; (8002df0 <HAL_Init+0x40>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a0d      	ldr	r2, [pc, #52]	; (8002df0 <HAL_Init+0x40>)
 8002dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_Init+0x40>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0a      	ldr	r2, [pc, #40]	; (8002df0 <HAL_Init+0x40>)
 8002dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dcc:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <HAL_Init+0x40>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a07      	ldr	r2, [pc, #28]	; (8002df0 <HAL_Init+0x40>)
 8002dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dd8:	2003      	movs	r0, #3
 8002dda:	f000 f94f 	bl	800307c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dde:	2000      	movs	r0, #0
 8002de0:	f000 f808 	bl	8002df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002de4:	f7ff fd34 	bl	8002850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023c00 	.word	0x40023c00

08002df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dfc:	4b12      	ldr	r3, [pc, #72]	; (8002e48 <HAL_InitTick+0x54>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <HAL_InitTick+0x58>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	4619      	mov	r1, r3
 8002e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 f967 	bl	80030e6 <HAL_SYSTICK_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00e      	b.n	8002e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b0f      	cmp	r3, #15
 8002e26:	d80a      	bhi.n	8002e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	f000 f92f 	bl	8003092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <HAL_InitTick+0x5c>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e000      	b.n	8002e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20000004 	.word	0x20000004
 8002e4c:	2000000c 	.word	0x2000000c
 8002e50:	20000008 	.word	0x20000008

08002e54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e58:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <HAL_IncTick+0x20>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <HAL_IncTick+0x24>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4413      	add	r3, r2
 8002e64:	4a04      	ldr	r2, [pc, #16]	; (8002e78 <HAL_IncTick+0x24>)
 8002e66:	6013      	str	r3, [r2, #0]
}
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	2000000c 	.word	0x2000000c
 8002e78:	20000348 	.word	0x20000348

08002e7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e80:	4b03      	ldr	r3, [pc, #12]	; (8002e90 <HAL_GetTick+0x14>)
 8002e82:	681b      	ldr	r3, [r3, #0]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000348 	.word	0x20000348

08002e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e9c:	f7ff ffee 	bl	8002e7c <HAL_GetTick>
 8002ea0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eac:	d005      	beq.n	8002eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eae:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <HAL_Delay+0x44>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eba:	bf00      	nop
 8002ebc:	f7ff ffde 	bl	8002e7c <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d8f7      	bhi.n	8002ebc <HAL_Delay+0x28>
  {
  }
}
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	2000000c 	.word	0x2000000c

08002edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eec:	4b0c      	ldr	r3, [pc, #48]	; (8002f20 <__NVIC_SetPriorityGrouping+0x44>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f0e:	4a04      	ldr	r2, [pc, #16]	; (8002f20 <__NVIC_SetPriorityGrouping+0x44>)
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	60d3      	str	r3, [r2, #12]
}
 8002f14:	bf00      	nop
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	e000ed00 	.word	0xe000ed00

08002f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f28:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <__NVIC_GetPriorityGrouping+0x18>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	0a1b      	lsrs	r3, r3, #8
 8002f2e:	f003 0307 	and.w	r3, r3, #7
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	e000ed00 	.word	0xe000ed00

08002f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	4603      	mov	r3, r0
 8002f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	db0b      	blt.n	8002f6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	f003 021f 	and.w	r2, r3, #31
 8002f58:	4907      	ldr	r1, [pc, #28]	; (8002f78 <__NVIC_EnableIRQ+0x38>)
 8002f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	2001      	movs	r0, #1
 8002f62:	fa00 f202 	lsl.w	r2, r0, r2
 8002f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	e000e100 	.word	0xe000e100

08002f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	6039      	str	r1, [r7, #0]
 8002f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	db0a      	blt.n	8002fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	b2da      	uxtb	r2, r3
 8002f94:	490c      	ldr	r1, [pc, #48]	; (8002fc8 <__NVIC_SetPriority+0x4c>)
 8002f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9a:	0112      	lsls	r2, r2, #4
 8002f9c:	b2d2      	uxtb	r2, r2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa4:	e00a      	b.n	8002fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	4908      	ldr	r1, [pc, #32]	; (8002fcc <__NVIC_SetPriority+0x50>)
 8002fac:	79fb      	ldrb	r3, [r7, #7]
 8002fae:	f003 030f 	and.w	r3, r3, #15
 8002fb2:	3b04      	subs	r3, #4
 8002fb4:	0112      	lsls	r2, r2, #4
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	440b      	add	r3, r1
 8002fba:	761a      	strb	r2, [r3, #24]
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	e000e100 	.word	0xe000e100
 8002fcc:	e000ed00 	.word	0xe000ed00

08002fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b089      	sub	sp, #36	; 0x24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	f1c3 0307 	rsb	r3, r3, #7
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	bf28      	it	cs
 8002fee:	2304      	movcs	r3, #4
 8002ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	2b06      	cmp	r3, #6
 8002ff8:	d902      	bls.n	8003000 <NVIC_EncodePriority+0x30>
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	3b03      	subs	r3, #3
 8002ffe:	e000      	b.n	8003002 <NVIC_EncodePriority+0x32>
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003004:	f04f 32ff 	mov.w	r2, #4294967295
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	43da      	mvns	r2, r3
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	401a      	ands	r2, r3
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003018:	f04f 31ff 	mov.w	r1, #4294967295
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	fa01 f303 	lsl.w	r3, r1, r3
 8003022:	43d9      	mvns	r1, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003028:	4313      	orrs	r3, r2
         );
}
 800302a:	4618      	mov	r0, r3
 800302c:	3724      	adds	r7, #36	; 0x24
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
	...

08003038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003048:	d301      	bcc.n	800304e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800304a:	2301      	movs	r3, #1
 800304c:	e00f      	b.n	800306e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800304e:	4a0a      	ldr	r2, [pc, #40]	; (8003078 <SysTick_Config+0x40>)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3b01      	subs	r3, #1
 8003054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003056:	210f      	movs	r1, #15
 8003058:	f04f 30ff 	mov.w	r0, #4294967295
 800305c:	f7ff ff8e 	bl	8002f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003060:	4b05      	ldr	r3, [pc, #20]	; (8003078 <SysTick_Config+0x40>)
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003066:	4b04      	ldr	r3, [pc, #16]	; (8003078 <SysTick_Config+0x40>)
 8003068:	2207      	movs	r2, #7
 800306a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	e000e010 	.word	0xe000e010

0800307c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7ff ff29 	bl	8002edc <__NVIC_SetPriorityGrouping>
}
 800308a:	bf00      	nop
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003092:	b580      	push	{r7, lr}
 8003094:	b086      	sub	sp, #24
 8003096:	af00      	add	r7, sp, #0
 8003098:	4603      	mov	r3, r0
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	607a      	str	r2, [r7, #4]
 800309e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030a0:	2300      	movs	r3, #0
 80030a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030a4:	f7ff ff3e 	bl	8002f24 <__NVIC_GetPriorityGrouping>
 80030a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68b9      	ldr	r1, [r7, #8]
 80030ae:	6978      	ldr	r0, [r7, #20]
 80030b0:	f7ff ff8e 	bl	8002fd0 <NVIC_EncodePriority>
 80030b4:	4602      	mov	r2, r0
 80030b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ba:	4611      	mov	r1, r2
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff ff5d 	bl	8002f7c <__NVIC_SetPriority>
}
 80030c2:	bf00      	nop
 80030c4:	3718      	adds	r7, #24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	4603      	mov	r3, r0
 80030d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff ff31 	bl	8002f40 <__NVIC_EnableIRQ>
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b082      	sub	sp, #8
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f7ff ffa2 	bl	8003038 <SysTick_Config>
 80030f4:	4603      	mov	r3, r0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
	...

08003100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003100:	b480      	push	{r7}
 8003102:	b089      	sub	sp, #36	; 0x24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003112:	2300      	movs	r3, #0
 8003114:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	e159      	b.n	80033d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800311c:	2201      	movs	r2, #1
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	429a      	cmp	r2, r3
 8003136:	f040 8148 	bne.w	80033ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d005      	beq.n	8003152 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800314e:	2b02      	cmp	r3, #2
 8003150:	d130      	bne.n	80031b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	2203      	movs	r2, #3
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003188:	2201      	movs	r2, #1
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 0201 	and.w	r2, r3, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d017      	beq.n	80031f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	2203      	movs	r2, #3
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d123      	bne.n	8003244 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	08da      	lsrs	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3208      	adds	r2, #8
 8003204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	220f      	movs	r2, #15
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	691a      	ldr	r2, [r3, #16]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	08da      	lsrs	r2, r3, #3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3208      	adds	r2, #8
 800323e:	69b9      	ldr	r1, [r7, #24]
 8003240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	4313      	orrs	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 80a2 	beq.w	80033ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	4b57      	ldr	r3, [pc, #348]	; (80033e8 <HAL_GPIO_Init+0x2e8>)
 800328c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328e:	4a56      	ldr	r2, [pc, #344]	; (80033e8 <HAL_GPIO_Init+0x2e8>)
 8003290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003294:	6453      	str	r3, [r2, #68]	; 0x44
 8003296:	4b54      	ldr	r3, [pc, #336]	; (80033e8 <HAL_GPIO_Init+0x2e8>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a2:	4a52      	ldr	r2, [pc, #328]	; (80033ec <HAL_GPIO_Init+0x2ec>)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3302      	adds	r3, #2
 80032aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	220f      	movs	r2, #15
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4013      	ands	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a49      	ldr	r2, [pc, #292]	; (80033f0 <HAL_GPIO_Init+0x2f0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d019      	beq.n	8003302 <HAL_GPIO_Init+0x202>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a48      	ldr	r2, [pc, #288]	; (80033f4 <HAL_GPIO_Init+0x2f4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d013      	beq.n	80032fe <HAL_GPIO_Init+0x1fe>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a47      	ldr	r2, [pc, #284]	; (80033f8 <HAL_GPIO_Init+0x2f8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d00d      	beq.n	80032fa <HAL_GPIO_Init+0x1fa>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a46      	ldr	r2, [pc, #280]	; (80033fc <HAL_GPIO_Init+0x2fc>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d007      	beq.n	80032f6 <HAL_GPIO_Init+0x1f6>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a45      	ldr	r2, [pc, #276]	; (8003400 <HAL_GPIO_Init+0x300>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d101      	bne.n	80032f2 <HAL_GPIO_Init+0x1f2>
 80032ee:	2304      	movs	r3, #4
 80032f0:	e008      	b.n	8003304 <HAL_GPIO_Init+0x204>
 80032f2:	2307      	movs	r3, #7
 80032f4:	e006      	b.n	8003304 <HAL_GPIO_Init+0x204>
 80032f6:	2303      	movs	r3, #3
 80032f8:	e004      	b.n	8003304 <HAL_GPIO_Init+0x204>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e002      	b.n	8003304 <HAL_GPIO_Init+0x204>
 80032fe:	2301      	movs	r3, #1
 8003300:	e000      	b.n	8003304 <HAL_GPIO_Init+0x204>
 8003302:	2300      	movs	r3, #0
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	f002 0203 	and.w	r2, r2, #3
 800330a:	0092      	lsls	r2, r2, #2
 800330c:	4093      	lsls	r3, r2
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4313      	orrs	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003314:	4935      	ldr	r1, [pc, #212]	; (80033ec <HAL_GPIO_Init+0x2ec>)
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	089b      	lsrs	r3, r3, #2
 800331a:	3302      	adds	r3, #2
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003322:	4b38      	ldr	r3, [pc, #224]	; (8003404 <HAL_GPIO_Init+0x304>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	43db      	mvns	r3, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4013      	ands	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003346:	4a2f      	ldr	r2, [pc, #188]	; (8003404 <HAL_GPIO_Init+0x304>)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <HAL_GPIO_Init+0x304>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	43db      	mvns	r3, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4013      	ands	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d003      	beq.n	8003370 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003370:	4a24      	ldr	r2, [pc, #144]	; (8003404 <HAL_GPIO_Init+0x304>)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003376:	4b23      	ldr	r3, [pc, #140]	; (8003404 <HAL_GPIO_Init+0x304>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800339a:	4a1a      	ldr	r2, [pc, #104]	; (8003404 <HAL_GPIO_Init+0x304>)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033a0:	4b18      	ldr	r3, [pc, #96]	; (8003404 <HAL_GPIO_Init+0x304>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033c4:	4a0f      	ldr	r2, [pc, #60]	; (8003404 <HAL_GPIO_Init+0x304>)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	3301      	adds	r3, #1
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	2b0f      	cmp	r3, #15
 80033d4:	f67f aea2 	bls.w	800311c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033d8:	bf00      	nop
 80033da:	bf00      	nop
 80033dc:	3724      	adds	r7, #36	; 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40023800 	.word	0x40023800
 80033ec:	40013800 	.word	0x40013800
 80033f0:	40020000 	.word	0x40020000
 80033f4:	40020400 	.word	0x40020400
 80033f8:	40020800 	.word	0x40020800
 80033fc:	40020c00 	.word	0x40020c00
 8003400:	40021000 	.word	0x40021000
 8003404:	40013c00 	.word	0x40013c00

08003408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
 8003414:	4613      	mov	r3, r2
 8003416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003418:	787b      	ldrb	r3, [r7, #1]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800341e:	887a      	ldrh	r2, [r7, #2]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003424:	e003      	b.n	800342e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003426:	887b      	ldrh	r3, [r7, #2]
 8003428:	041a      	lsls	r2, r3, #16
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	619a      	str	r2, [r3, #24]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003446:	4b08      	ldr	r3, [pc, #32]	; (8003468 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	88fb      	ldrh	r3, [r7, #6]
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d006      	beq.n	8003460 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003452:	4a05      	ldr	r2, [pc, #20]	; (8003468 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003454:	88fb      	ldrh	r3, [r7, #6]
 8003456:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe f96e 	bl	800173c <HAL_GPIO_EXTI_Callback>
  }
}
 8003460:	bf00      	nop
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40013c00 	.word	0x40013c00

0800346c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e12b      	b.n	80036d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d106      	bne.n	8003498 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff fa04 	bl	80028a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2224      	movs	r2, #36	; 0x24
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0201 	bic.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034d0:	f001 fbfc 	bl	8004ccc <HAL_RCC_GetPCLK1Freq>
 80034d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a81      	ldr	r2, [pc, #516]	; (80036e0 <HAL_I2C_Init+0x274>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d807      	bhi.n	80034f0 <HAL_I2C_Init+0x84>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4a80      	ldr	r2, [pc, #512]	; (80036e4 <HAL_I2C_Init+0x278>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	bf94      	ite	ls
 80034e8:	2301      	movls	r3, #1
 80034ea:	2300      	movhi	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	e006      	b.n	80034fe <HAL_I2C_Init+0x92>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4a7d      	ldr	r2, [pc, #500]	; (80036e8 <HAL_I2C_Init+0x27c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	bf94      	ite	ls
 80034f8:	2301      	movls	r3, #1
 80034fa:	2300      	movhi	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e0e7      	b.n	80036d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4a78      	ldr	r2, [pc, #480]	; (80036ec <HAL_I2C_Init+0x280>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	0c9b      	lsrs	r3, r3, #18
 8003510:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	430a      	orrs	r2, r1
 8003524:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	4a6a      	ldr	r2, [pc, #424]	; (80036e0 <HAL_I2C_Init+0x274>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d802      	bhi.n	8003540 <HAL_I2C_Init+0xd4>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	3301      	adds	r3, #1
 800353e:	e009      	b.n	8003554 <HAL_I2C_Init+0xe8>
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003546:	fb02 f303 	mul.w	r3, r2, r3
 800354a:	4a69      	ldr	r2, [pc, #420]	; (80036f0 <HAL_I2C_Init+0x284>)
 800354c:	fba2 2303 	umull	r2, r3, r2, r3
 8003550:	099b      	lsrs	r3, r3, #6
 8003552:	3301      	adds	r3, #1
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	6812      	ldr	r2, [r2, #0]
 8003558:	430b      	orrs	r3, r1
 800355a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003566:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	495c      	ldr	r1, [pc, #368]	; (80036e0 <HAL_I2C_Init+0x274>)
 8003570:	428b      	cmp	r3, r1
 8003572:	d819      	bhi.n	80035a8 <HAL_I2C_Init+0x13c>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	1e59      	subs	r1, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003582:	1c59      	adds	r1, r3, #1
 8003584:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003588:	400b      	ands	r3, r1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_I2C_Init+0x138>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1e59      	subs	r1, r3, #1
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fbb1 f3f3 	udiv	r3, r1, r3
 800359c:	3301      	adds	r3, #1
 800359e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a2:	e051      	b.n	8003648 <HAL_I2C_Init+0x1dc>
 80035a4:	2304      	movs	r3, #4
 80035a6:	e04f      	b.n	8003648 <HAL_I2C_Init+0x1dc>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d111      	bne.n	80035d4 <HAL_I2C_Init+0x168>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	1e58      	subs	r0, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6859      	ldr	r1, [r3, #4]
 80035b8:	460b      	mov	r3, r1
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	440b      	add	r3, r1
 80035be:	fbb0 f3f3 	udiv	r3, r0, r3
 80035c2:	3301      	adds	r3, #1
 80035c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	e012      	b.n	80035fa <HAL_I2C_Init+0x18e>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e58      	subs	r0, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	0099      	lsls	r1, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ea:	3301      	adds	r3, #1
 80035ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	bf0c      	ite	eq
 80035f4:	2301      	moveq	r3, #1
 80035f6:	2300      	movne	r3, #0
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_I2C_Init+0x196>
 80035fe:	2301      	movs	r3, #1
 8003600:	e022      	b.n	8003648 <HAL_I2C_Init+0x1dc>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10e      	bne.n	8003628 <HAL_I2C_Init+0x1bc>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1e58      	subs	r0, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6859      	ldr	r1, [r3, #4]
 8003612:	460b      	mov	r3, r1
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	440b      	add	r3, r1
 8003618:	fbb0 f3f3 	udiv	r3, r0, r3
 800361c:	3301      	adds	r3, #1
 800361e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003622:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003626:	e00f      	b.n	8003648 <HAL_I2C_Init+0x1dc>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1e58      	subs	r0, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6859      	ldr	r1, [r3, #4]
 8003630:	460b      	mov	r3, r1
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	0099      	lsls	r1, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	fbb0 f3f3 	udiv	r3, r0, r3
 800363e:	3301      	adds	r3, #1
 8003640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003644:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003648:	6879      	ldr	r1, [r7, #4]
 800364a:	6809      	ldr	r1, [r1, #0]
 800364c:	4313      	orrs	r3, r2
 800364e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69da      	ldr	r2, [r3, #28]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003676:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6911      	ldr	r1, [r2, #16]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	68d2      	ldr	r2, [r2, #12]
 8003682:	4311      	orrs	r1, r2
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6812      	ldr	r2, [r2, #0]
 8003688:	430b      	orrs	r3, r1
 800368a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695a      	ldr	r2, [r3, #20]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2220      	movs	r2, #32
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	000186a0 	.word	0x000186a0
 80036e4:	001e847f 	.word	0x001e847f
 80036e8:	003d08ff 	.word	0x003d08ff
 80036ec:	431bde83 	.word	0x431bde83
 80036f0:	10624dd3 	.word	0x10624dd3

080036f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	4608      	mov	r0, r1
 80036fe:	4611      	mov	r1, r2
 8003700:	461a      	mov	r2, r3
 8003702:	4603      	mov	r3, r0
 8003704:	817b      	strh	r3, [r7, #10]
 8003706:	460b      	mov	r3, r1
 8003708:	813b      	strh	r3, [r7, #8]
 800370a:	4613      	mov	r3, r2
 800370c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800370e:	f7ff fbb5 	bl	8002e7c <HAL_GetTick>
 8003712:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b20      	cmp	r3, #32
 800371e:	f040 80d9 	bne.w	80038d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	2319      	movs	r3, #25
 8003728:	2201      	movs	r2, #1
 800372a:	496d      	ldr	r1, [pc, #436]	; (80038e0 <HAL_I2C_Mem_Write+0x1ec>)
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 fc7f 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003738:	2302      	movs	r3, #2
 800373a:	e0cc      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_I2C_Mem_Write+0x56>
 8003746:	2302      	movs	r3, #2
 8003748:	e0c5      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b01      	cmp	r3, #1
 800375e:	d007      	beq.n	8003770 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2221      	movs	r2, #33	; 0x21
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2240      	movs	r2, #64	; 0x40
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a3a      	ldr	r2, [r7, #32]
 800379a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4a4d      	ldr	r2, [pc, #308]	; (80038e4 <HAL_I2C_Mem_Write+0x1f0>)
 80037b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037b2:	88f8      	ldrh	r0, [r7, #6]
 80037b4:	893a      	ldrh	r2, [r7, #8]
 80037b6:	8979      	ldrh	r1, [r7, #10]
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	9301      	str	r3, [sp, #4]
 80037bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	4603      	mov	r3, r0
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fab6 	bl	8003d34 <I2C_RequestMemoryWrite>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d052      	beq.n	8003874 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e081      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037d2:	697a      	ldr	r2, [r7, #20]
 80037d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 fd00 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00d      	beq.n	80037fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d107      	bne.n	80037fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e06b      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003802:	781a      	ldrb	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003818:	3b01      	subs	r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003824:	b29b      	uxth	r3, r3
 8003826:	3b01      	subs	r3, #1
 8003828:	b29a      	uxth	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b04      	cmp	r3, #4
 800383a:	d11b      	bne.n	8003874 <HAL_I2C_Mem_Write+0x180>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003840:	2b00      	cmp	r3, #0
 8003842:	d017      	beq.n	8003874 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003848:	781a      	ldrb	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1aa      	bne.n	80037d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fcec 	bl	800425e <I2C_WaitOnBTFFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00d      	beq.n	80038a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003890:	2b04      	cmp	r3, #4
 8003892:	d107      	bne.n	80038a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e016      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038d0:	2300      	movs	r3, #0
 80038d2:	e000      	b.n	80038d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80038d4:	2302      	movs	r3, #2
  }
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3718      	adds	r7, #24
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	00100002 	.word	0x00100002
 80038e4:	ffff0000 	.word	0xffff0000

080038e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08c      	sub	sp, #48	; 0x30
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	4608      	mov	r0, r1
 80038f2:	4611      	mov	r1, r2
 80038f4:	461a      	mov	r2, r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	817b      	strh	r3, [r7, #10]
 80038fa:	460b      	mov	r3, r1
 80038fc:	813b      	strh	r3, [r7, #8]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003902:	f7ff fabb 	bl	8002e7c <HAL_GetTick>
 8003906:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b20      	cmp	r3, #32
 8003912:	f040 8208 	bne.w	8003d26 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	2319      	movs	r3, #25
 800391c:	2201      	movs	r2, #1
 800391e:	497b      	ldr	r1, [pc, #492]	; (8003b0c <HAL_I2C_Mem_Read+0x224>)
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f000 fb85 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800392c:	2302      	movs	r3, #2
 800392e:	e1fb      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003936:	2b01      	cmp	r3, #1
 8003938:	d101      	bne.n	800393e <HAL_I2C_Mem_Read+0x56>
 800393a:	2302      	movs	r3, #2
 800393c:	e1f4      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b01      	cmp	r3, #1
 8003952:	d007      	beq.n	8003964 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f042 0201 	orr.w	r2, r2, #1
 8003962:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003972:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2222      	movs	r2, #34	; 0x22
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2240      	movs	r2, #64	; 0x40
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800398e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003994:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4a5b      	ldr	r2, [pc, #364]	; (8003b10 <HAL_I2C_Mem_Read+0x228>)
 80039a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039a6:	88f8      	ldrh	r0, [r7, #6]
 80039a8:	893a      	ldrh	r2, [r7, #8]
 80039aa:	8979      	ldrh	r1, [r7, #10]
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	9301      	str	r3, [sp, #4]
 80039b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	4603      	mov	r3, r0
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f000 fa52 	bl	8003e60 <I2C_RequestMemoryRead>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e1b0      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d113      	bne.n	80039f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ce:	2300      	movs	r3, #0
 80039d0:	623b      	str	r3, [r7, #32]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	623b      	str	r3, [r7, #32]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	623b      	str	r3, [r7, #32]
 80039e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	e184      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d11b      	bne.n	8003a36 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	61fb      	str	r3, [r7, #28]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	61fb      	str	r3, [r7, #28]
 8003a22:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	e164      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d11b      	bne.n	8003a76 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5e:	2300      	movs	r3, #0
 8003a60:	61bb      	str	r3, [r7, #24]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	61bb      	str	r3, [r7, #24]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	61bb      	str	r3, [r7, #24]
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	e144      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a76:	2300      	movs	r3, #0
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a8c:	e138      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	f200 80f1 	bhi.w	8003c7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d123      	bne.n	8003ae8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aa2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 fc1b 	bl	80042e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e139      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ae6:	e10b      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d14e      	bne.n	8003b8e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af6:	2200      	movs	r2, #0
 8003af8:	4906      	ldr	r1, [pc, #24]	; (8003b14 <HAL_I2C_Mem_Read+0x22c>)
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fa98 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d008      	beq.n	8003b18 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e10e      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
 8003b0a:	bf00      	nop
 8003b0c:	00100002 	.word	0x00100002
 8003b10:	ffff0000 	.word	0xffff0000
 8003b14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	691a      	ldr	r2, [r3, #16]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b44:	3b01      	subs	r3, #1
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	3b01      	subs	r3, #1
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b8c:	e0b8      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b94:	2200      	movs	r2, #0
 8003b96:	4966      	ldr	r1, [pc, #408]	; (8003d30 <HAL_I2C_Mem_Read+0x448>)
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f000 fa49 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0bf      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	691a      	ldr	r2, [r3, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	494f      	ldr	r1, [pc, #316]	; (8003d30 <HAL_I2C_Mem_Read+0x448>)
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 fa1b 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e091      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c62:	3b01      	subs	r3, #1
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c78:	e042      	b.n	8003d00 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 fb2e 	bl	80042e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e04c      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d118      	bne.n	8003d00 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	b2d2      	uxtb	r2, r2
 8003cda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f47f aec2 	bne.w	8003a8e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e000      	b.n	8003d28 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003d26:	2302      	movs	r3, #2
  }
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3728      	adds	r7, #40	; 0x28
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	00010004 	.word	0x00010004

08003d34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b088      	sub	sp, #32
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	4611      	mov	r1, r2
 8003d40:	461a      	mov	r2, r3
 8003d42:	4603      	mov	r3, r0
 8003d44:	817b      	strh	r3, [r7, #10]
 8003d46:	460b      	mov	r3, r1
 8003d48:	813b      	strh	r3, [r7, #8]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 f960 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00d      	beq.n	8003d92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d84:	d103      	bne.n	8003d8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e05f      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d92:	897b      	ldrh	r3, [r7, #10]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003da0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	6a3a      	ldr	r2, [r7, #32]
 8003da6:	492d      	ldr	r1, [pc, #180]	; (8003e5c <I2C_RequestMemoryWrite+0x128>)
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f998 	bl	80040de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e04c      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd0:	6a39      	ldr	r1, [r7, #32]
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 fa02 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00d      	beq.n	8003dfa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d107      	bne.n	8003df6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e02b      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d105      	bne.n	8003e0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e00:	893b      	ldrh	r3, [r7, #8]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	611a      	str	r2, [r3, #16]
 8003e0a:	e021      	b.n	8003e50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e0c:	893b      	ldrh	r3, [r7, #8]
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e1c:	6a39      	ldr	r1, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f9dc 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d107      	bne.n	8003e42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e005      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e46:	893b      	ldrh	r3, [r7, #8]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	00010002 	.word	0x00010002

08003e60 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af02      	add	r7, sp, #8
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	4608      	mov	r0, r1
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	4603      	mov	r3, r0
 8003e70:	817b      	strh	r3, [r7, #10]
 8003e72:	460b      	mov	r3, r1
 8003e74:	813b      	strh	r3, [r7, #8]
 8003e76:	4613      	mov	r3, r2
 8003e78:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e88:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	6a3b      	ldr	r3, [r7, #32]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f8c2 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00d      	beq.n	8003ece <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ec0:	d103      	bne.n	8003eca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e0aa      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ece:	897b      	ldrh	r3, [r7, #10]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003edc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	6a3a      	ldr	r2, [r7, #32]
 8003ee2:	4952      	ldr	r1, [pc, #328]	; (800402c <I2C_RequestMemoryRead+0x1cc>)
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f8fa 	bl	80040de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e097      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	617b      	str	r3, [r7, #20]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	617b      	str	r3, [r7, #20]
 8003f08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f0c:	6a39      	ldr	r1, [r7, #32]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f964 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00d      	beq.n	8003f36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d107      	bne.n	8003f32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e076      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f36:	88fb      	ldrh	r3, [r7, #6]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d105      	bne.n	8003f48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f3c:	893b      	ldrh	r3, [r7, #8]
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	611a      	str	r2, [r3, #16]
 8003f46:	e021      	b.n	8003f8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f48:	893b      	ldrh	r3, [r7, #8]
 8003f4a:	0a1b      	lsrs	r3, r3, #8
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f58:	6a39      	ldr	r1, [r7, #32]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f93e 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d107      	bne.n	8003f7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e050      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f82:	893b      	ldrh	r3, [r7, #8]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f8e:	6a39      	ldr	r1, [r7, #32]
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 f923 	bl	80041dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00d      	beq.n	8003fb8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d107      	bne.n	8003fb4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e035      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fc6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 f82b 	bl	8004030 <I2C_WaitOnFlagUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00d      	beq.n	8003ffc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fee:	d103      	bne.n	8003ff8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ff6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e013      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ffc:	897b      	ldrh	r3, [r7, #10]
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	b2da      	uxtb	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	6a3a      	ldr	r2, [r7, #32]
 8004010:	4906      	ldr	r1, [pc, #24]	; (800402c <I2C_RequestMemoryRead+0x1cc>)
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f863 	bl	80040de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	00010002 	.word	0x00010002

08004030 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004040:	e025      	b.n	800408e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004048:	d021      	beq.n	800408e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404a:	f7fe ff17 	bl	8002e7c <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d302      	bcc.n	8004060 <I2C_WaitOnFlagUntilTimeout+0x30>
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d116      	bne.n	800408e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2220      	movs	r2, #32
 800406a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f043 0220 	orr.w	r2, r3, #32
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e023      	b.n	80040d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	0c1b      	lsrs	r3, r3, #16
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b01      	cmp	r3, #1
 8004096:	d10d      	bne.n	80040b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	43da      	mvns	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4013      	ands	r3, r2
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	bf0c      	ite	eq
 80040aa:	2301      	moveq	r3, #1
 80040ac:	2300      	movne	r3, #0
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	e00c      	b.n	80040ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	43da      	mvns	r2, r3
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	4013      	ands	r3, r2
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	bf0c      	ite	eq
 80040c6:	2301      	moveq	r3, #1
 80040c8:	2300      	movne	r3, #0
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	461a      	mov	r2, r3
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d0b6      	beq.n	8004042 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b084      	sub	sp, #16
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	60f8      	str	r0, [r7, #12]
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	607a      	str	r2, [r7, #4]
 80040ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ec:	e051      	b.n	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040fc:	d123      	bne.n	8004146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004116:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f043 0204 	orr.w	r2, r3, #4
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e046      	b.n	80041d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d021      	beq.n	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800414e:	f7fe fe95 	bl	8002e7c <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	429a      	cmp	r2, r3
 800415c:	d302      	bcc.n	8004164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d116      	bne.n	8004192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2220      	movs	r2, #32
 800416e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	f043 0220 	orr.w	r2, r3, #32
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e020      	b.n	80041d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	0c1b      	lsrs	r3, r3, #16
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	d10c      	bne.n	80041b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	43da      	mvns	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4013      	ands	r3, r2
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	bf14      	ite	ne
 80041ae:	2301      	movne	r3, #1
 80041b0:	2300      	moveq	r3, #0
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	e00b      	b.n	80041ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	43da      	mvns	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4013      	ands	r3, r2
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bf14      	ite	ne
 80041c8:	2301      	movne	r3, #1
 80041ca:	2300      	moveq	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d18d      	bne.n	80040ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e8:	e02d      	b.n	8004246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 f8ce 	bl	800438c <I2C_IsAcknowledgeFailed>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e02d      	b.n	8004256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d021      	beq.n	8004246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe fe3b 	bl	8002e7c <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d116      	bne.n	8004246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2220      	movs	r2, #32
 8004222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f043 0220 	orr.w	r2, r3, #32
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e007      	b.n	8004256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004250:	2b80      	cmp	r3, #128	; 0x80
 8004252:	d1ca      	bne.n	80041ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800426a:	e02d      	b.n	80042c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 f88d 	bl	800438c <I2C_IsAcknowledgeFailed>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e02d      	b.n	80042d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004282:	d021      	beq.n	80042c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004284:	f7fe fdfa 	bl	8002e7c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	429a      	cmp	r2, r3
 8004292:	d302      	bcc.n	800429a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d116      	bne.n	80042c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b4:	f043 0220 	orr.w	r2, r3, #32
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e007      	b.n	80042d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d1ca      	bne.n	800426c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042ec:	e042      	b.n	8004374 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	f003 0310 	and.w	r3, r3, #16
 80042f8:	2b10      	cmp	r3, #16
 80042fa:	d119      	bne.n	8004330 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f06f 0210 	mvn.w	r2, #16
 8004304:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e029      	b.n	8004384 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004330:	f7fe fda4 	bl	8002e7c <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	429a      	cmp	r2, r3
 800433e:	d302      	bcc.n	8004346 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d116      	bne.n	8004374 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2220      	movs	r2, #32
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e007      	b.n	8004384 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437e:	2b40      	cmp	r3, #64	; 0x40
 8004380:	d1b5      	bne.n	80042ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a2:	d11b      	bne.n	80043dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80043ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2220      	movs	r2, #32
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	f043 0204 	orr.w	r2, r3, #4
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e000      	b.n	80043de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
	...

080043ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e267      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d075      	beq.n	80044f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800440a:	4b88      	ldr	r3, [pc, #544]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b04      	cmp	r3, #4
 8004414:	d00c      	beq.n	8004430 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004416:	4b85      	ldr	r3, [pc, #532]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800441e:	2b08      	cmp	r3, #8
 8004420:	d112      	bne.n	8004448 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004422:	4b82      	ldr	r3, [pc, #520]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800442a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800442e:	d10b      	bne.n	8004448 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004430:	4b7e      	ldr	r3, [pc, #504]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d05b      	beq.n	80044f4 <HAL_RCC_OscConfig+0x108>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d157      	bne.n	80044f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e242      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004450:	d106      	bne.n	8004460 <HAL_RCC_OscConfig+0x74>
 8004452:	4b76      	ldr	r3, [pc, #472]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a75      	ldr	r2, [pc, #468]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	e01d      	b.n	800449c <HAL_RCC_OscConfig+0xb0>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004468:	d10c      	bne.n	8004484 <HAL_RCC_OscConfig+0x98>
 800446a:	4b70      	ldr	r3, [pc, #448]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a6f      	ldr	r2, [pc, #444]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	4b6d      	ldr	r3, [pc, #436]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a6c      	ldr	r2, [pc, #432]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800447c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	e00b      	b.n	800449c <HAL_RCC_OscConfig+0xb0>
 8004484:	4b69      	ldr	r3, [pc, #420]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a68      	ldr	r2, [pc, #416]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800448a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	4b66      	ldr	r3, [pc, #408]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a65      	ldr	r2, [pc, #404]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004496:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800449a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d013      	beq.n	80044cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a4:	f7fe fcea 	bl	8002e7c <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044ac:	f7fe fce6 	bl	8002e7c <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	; 0x64
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e207      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044be:	4b5b      	ldr	r3, [pc, #364]	; (800462c <HAL_RCC_OscConfig+0x240>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0f0      	beq.n	80044ac <HAL_RCC_OscConfig+0xc0>
 80044ca:	e014      	b.n	80044f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f7fe fcd6 	bl	8002e7c <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044d4:	f7fe fcd2 	bl	8002e7c <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	; 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e1f3      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044e6:	4b51      	ldr	r3, [pc, #324]	; (800462c <HAL_RCC_OscConfig+0x240>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1f0      	bne.n	80044d4 <HAL_RCC_OscConfig+0xe8>
 80044f2:	e000      	b.n	80044f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d063      	beq.n	80045ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004502:	4b4a      	ldr	r3, [pc, #296]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f003 030c 	and.w	r3, r3, #12
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00b      	beq.n	8004526 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800450e:	4b47      	ldr	r3, [pc, #284]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004516:	2b08      	cmp	r3, #8
 8004518:	d11c      	bne.n	8004554 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800451a:	4b44      	ldr	r3, [pc, #272]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d116      	bne.n	8004554 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004526:	4b41      	ldr	r3, [pc, #260]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <HAL_RCC_OscConfig+0x152>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d001      	beq.n	800453e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e1c7      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800453e:	4b3b      	ldr	r3, [pc, #236]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	4937      	ldr	r1, [pc, #220]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800454e:	4313      	orrs	r3, r2
 8004550:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004552:	e03a      	b.n	80045ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d020      	beq.n	800459e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800455c:	4b34      	ldr	r3, [pc, #208]	; (8004630 <HAL_RCC_OscConfig+0x244>)
 800455e:	2201      	movs	r2, #1
 8004560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004562:	f7fe fc8b 	bl	8002e7c <HAL_GetTick>
 8004566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004568:	e008      	b.n	800457c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800456a:	f7fe fc87 	bl	8002e7c <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e1a8      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800457c:	4b2b      	ldr	r3, [pc, #172]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0f0      	beq.n	800456a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004588:	4b28      	ldr	r3, [pc, #160]	; (800462c <HAL_RCC_OscConfig+0x240>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	00db      	lsls	r3, r3, #3
 8004596:	4925      	ldr	r1, [pc, #148]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004598:	4313      	orrs	r3, r2
 800459a:	600b      	str	r3, [r1, #0]
 800459c:	e015      	b.n	80045ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800459e:	4b24      	ldr	r3, [pc, #144]	; (8004630 <HAL_RCC_OscConfig+0x244>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fe fc6a 	bl	8002e7c <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045ac:	f7fe fc66 	bl	8002e7c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e187      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045be:	4b1b      	ldr	r3, [pc, #108]	; (800462c <HAL_RCC_OscConfig+0x240>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0308 	and.w	r3, r3, #8
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d036      	beq.n	8004644 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d016      	beq.n	800460c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045de:	4b15      	ldr	r3, [pc, #84]	; (8004634 <HAL_RCC_OscConfig+0x248>)
 80045e0:	2201      	movs	r2, #1
 80045e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e4:	f7fe fc4a 	bl	8002e7c <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045ec:	f7fe fc46 	bl	8002e7c <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e167      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045fe:	4b0b      	ldr	r3, [pc, #44]	; (800462c <HAL_RCC_OscConfig+0x240>)
 8004600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d0f0      	beq.n	80045ec <HAL_RCC_OscConfig+0x200>
 800460a:	e01b      	b.n	8004644 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800460c:	4b09      	ldr	r3, [pc, #36]	; (8004634 <HAL_RCC_OscConfig+0x248>)
 800460e:	2200      	movs	r2, #0
 8004610:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004612:	f7fe fc33 	bl	8002e7c <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004618:	e00e      	b.n	8004638 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800461a:	f7fe fc2f 	bl	8002e7c <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d907      	bls.n	8004638 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e150      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
 800462c:	40023800 	.word	0x40023800
 8004630:	42470000 	.word	0x42470000
 8004634:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004638:	4b88      	ldr	r3, [pc, #544]	; (800485c <HAL_RCC_OscConfig+0x470>)
 800463a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1ea      	bne.n	800461a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0304 	and.w	r3, r3, #4
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 8097 	beq.w	8004780 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004652:	2300      	movs	r3, #0
 8004654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004656:	4b81      	ldr	r3, [pc, #516]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10f      	bne.n	8004682 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004662:	2300      	movs	r3, #0
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	4b7d      	ldr	r3, [pc, #500]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	4a7c      	ldr	r2, [pc, #496]	; (800485c <HAL_RCC_OscConfig+0x470>)
 800466c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004670:	6413      	str	r3, [r2, #64]	; 0x40
 8004672:	4b7a      	ldr	r3, [pc, #488]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800467a:	60bb      	str	r3, [r7, #8]
 800467c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800467e:	2301      	movs	r3, #1
 8004680:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004682:	4b77      	ldr	r3, [pc, #476]	; (8004860 <HAL_RCC_OscConfig+0x474>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468a:	2b00      	cmp	r3, #0
 800468c:	d118      	bne.n	80046c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800468e:	4b74      	ldr	r3, [pc, #464]	; (8004860 <HAL_RCC_OscConfig+0x474>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a73      	ldr	r2, [pc, #460]	; (8004860 <HAL_RCC_OscConfig+0x474>)
 8004694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800469a:	f7fe fbef 	bl	8002e7c <HAL_GetTick>
 800469e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a0:	e008      	b.n	80046b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046a2:	f7fe fbeb 	bl	8002e7c <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e10c      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b4:	4b6a      	ldr	r3, [pc, #424]	; (8004860 <HAL_RCC_OscConfig+0x474>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0f0      	beq.n	80046a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d106      	bne.n	80046d6 <HAL_RCC_OscConfig+0x2ea>
 80046c8:	4b64      	ldr	r3, [pc, #400]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046cc:	4a63      	ldr	r2, [pc, #396]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	6713      	str	r3, [r2, #112]	; 0x70
 80046d4:	e01c      	b.n	8004710 <HAL_RCC_OscConfig+0x324>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	2b05      	cmp	r3, #5
 80046dc:	d10c      	bne.n	80046f8 <HAL_RCC_OscConfig+0x30c>
 80046de:	4b5f      	ldr	r3, [pc, #380]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e2:	4a5e      	ldr	r2, [pc, #376]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046e4:	f043 0304 	orr.w	r3, r3, #4
 80046e8:	6713      	str	r3, [r2, #112]	; 0x70
 80046ea:	4b5c      	ldr	r3, [pc, #368]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ee:	4a5b      	ldr	r2, [pc, #364]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6713      	str	r3, [r2, #112]	; 0x70
 80046f6:	e00b      	b.n	8004710 <HAL_RCC_OscConfig+0x324>
 80046f8:	4b58      	ldr	r3, [pc, #352]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fc:	4a57      	ldr	r2, [pc, #348]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80046fe:	f023 0301 	bic.w	r3, r3, #1
 8004702:	6713      	str	r3, [r2, #112]	; 0x70
 8004704:	4b55      	ldr	r3, [pc, #340]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004708:	4a54      	ldr	r2, [pc, #336]	; (800485c <HAL_RCC_OscConfig+0x470>)
 800470a:	f023 0304 	bic.w	r3, r3, #4
 800470e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d015      	beq.n	8004744 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004718:	f7fe fbb0 	bl	8002e7c <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471e:	e00a      	b.n	8004736 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004720:	f7fe fbac 	bl	8002e7c <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	f241 3288 	movw	r2, #5000	; 0x1388
 800472e:	4293      	cmp	r3, r2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e0cb      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004736:	4b49      	ldr	r3, [pc, #292]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0ee      	beq.n	8004720 <HAL_RCC_OscConfig+0x334>
 8004742:	e014      	b.n	800476e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004744:	f7fe fb9a 	bl	8002e7c <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474a:	e00a      	b.n	8004762 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800474c:	f7fe fb96 	bl	8002e7c <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	f241 3288 	movw	r2, #5000	; 0x1388
 800475a:	4293      	cmp	r3, r2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e0b5      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004762:	4b3e      	ldr	r3, [pc, #248]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1ee      	bne.n	800474c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800476e:	7dfb      	ldrb	r3, [r7, #23]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d105      	bne.n	8004780 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004774:	4b39      	ldr	r3, [pc, #228]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004778:	4a38      	ldr	r2, [pc, #224]	; (800485c <HAL_RCC_OscConfig+0x470>)
 800477a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800477e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80a1 	beq.w	80048cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800478a:	4b34      	ldr	r3, [pc, #208]	; (800485c <HAL_RCC_OscConfig+0x470>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 030c 	and.w	r3, r3, #12
 8004792:	2b08      	cmp	r3, #8
 8004794:	d05c      	beq.n	8004850 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	2b02      	cmp	r3, #2
 800479c:	d141      	bne.n	8004822 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479e:	4b31      	ldr	r3, [pc, #196]	; (8004864 <HAL_RCC_OscConfig+0x478>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fe fb6a 	bl	8002e7c <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ac:	f7fe fb66 	bl	8002e7c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e087      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047be:	4b27      	ldr	r3, [pc, #156]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69da      	ldr	r2, [r3, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	019b      	lsls	r3, r3, #6
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	085b      	lsrs	r3, r3, #1
 80047e2:	3b01      	subs	r3, #1
 80047e4:	041b      	lsls	r3, r3, #16
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	491b      	ldr	r1, [pc, #108]	; (800485c <HAL_RCC_OscConfig+0x470>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047f4:	4b1b      	ldr	r3, [pc, #108]	; (8004864 <HAL_RCC_OscConfig+0x478>)
 80047f6:	2201      	movs	r2, #1
 80047f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fa:	f7fe fb3f 	bl	8002e7c <HAL_GetTick>
 80047fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004800:	e008      	b.n	8004814 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004802:	f7fe fb3b 	bl	8002e7c <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d901      	bls.n	8004814 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e05c      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004814:	4b11      	ldr	r3, [pc, #68]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0f0      	beq.n	8004802 <HAL_RCC_OscConfig+0x416>
 8004820:	e054      	b.n	80048cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004822:	4b10      	ldr	r3, [pc, #64]	; (8004864 <HAL_RCC_OscConfig+0x478>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fe fb28 	bl	8002e7c <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004830:	f7fe fb24 	bl	8002e7c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e045      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004842:	4b06      	ldr	r3, [pc, #24]	; (800485c <HAL_RCC_OscConfig+0x470>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0x444>
 800484e:	e03d      	b.n	80048cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d107      	bne.n	8004868 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e038      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
 800485c:	40023800 	.word	0x40023800
 8004860:	40007000 	.word	0x40007000
 8004864:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004868:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <HAL_RCC_OscConfig+0x4ec>)
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d028      	beq.n	80048c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004880:	429a      	cmp	r2, r3
 8004882:	d121      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d11a      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004898:	4013      	ands	r3, r2
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800489e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d111      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ae:	085b      	lsrs	r3, r3, #1
 80048b0:	3b01      	subs	r3, #1
 80048b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d001      	beq.n	80048cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	40023800 	.word	0x40023800

080048dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0cc      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048f0:	4b68      	ldr	r3, [pc, #416]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d90c      	bls.n	8004918 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fe:	4b65      	ldr	r3, [pc, #404]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004906:	4b63      	ldr	r3, [pc, #396]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	429a      	cmp	r2, r3
 8004912:	d001      	beq.n	8004918 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e0b8      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d020      	beq.n	8004966 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004930:	4b59      	ldr	r3, [pc, #356]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	4a58      	ldr	r2, [pc, #352]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800493a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004948:	4b53      	ldr	r3, [pc, #332]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	4a52      	ldr	r2, [pc, #328]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004952:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004954:	4b50      	ldr	r3, [pc, #320]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	494d      	ldr	r1, [pc, #308]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004962:	4313      	orrs	r3, r2
 8004964:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d044      	beq.n	80049fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d107      	bne.n	800498a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497a:	4b47      	ldr	r3, [pc, #284]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d119      	bne.n	80049ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e07f      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	2b02      	cmp	r3, #2
 8004990:	d003      	beq.n	800499a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004996:	2b03      	cmp	r3, #3
 8004998:	d107      	bne.n	80049aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800499a:	4b3f      	ldr	r3, [pc, #252]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d109      	bne.n	80049ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e06f      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049aa:	4b3b      	ldr	r3, [pc, #236]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e067      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049ba:	4b37      	ldr	r3, [pc, #220]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f023 0203 	bic.w	r2, r3, #3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	4934      	ldr	r1, [pc, #208]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049cc:	f7fe fa56 	bl	8002e7c <HAL_GetTick>
 80049d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d2:	e00a      	b.n	80049ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049d4:	f7fe fa52 	bl	8002e7c <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	f241 3288 	movw	r2, #5000	; 0x1388
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e04f      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ea:	4b2b      	ldr	r3, [pc, #172]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 020c 	and.w	r2, r3, #12
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d1eb      	bne.n	80049d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049fc:	4b25      	ldr	r3, [pc, #148]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d20c      	bcs.n	8004a24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a0a:	4b22      	ldr	r3, [pc, #136]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	b2d2      	uxtb	r2, r2
 8004a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a12:	4b20      	ldr	r3, [pc, #128]	; (8004a94 <HAL_RCC_ClockConfig+0x1b8>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e032      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d008      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4916      	ldr	r1, [pc, #88]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d009      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	490e      	ldr	r1, [pc, #56]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a62:	f000 f821 	bl	8004aa8 <HAL_RCC_GetSysClockFreq>
 8004a66:	4602      	mov	r2, r0
 8004a68:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	091b      	lsrs	r3, r3, #4
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	490a      	ldr	r1, [pc, #40]	; (8004a9c <HAL_RCC_ClockConfig+0x1c0>)
 8004a74:	5ccb      	ldrb	r3, [r1, r3]
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a7e:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fe f9b6 	bl	8002df4 <HAL_InitTick>

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40023c00 	.word	0x40023c00
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	0800886c 	.word	0x0800886c
 8004aa0:	20000004 	.word	0x20000004
 8004aa4:	20000008 	.word	0x20000008

08004aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004aac:	b094      	sub	sp, #80	; 0x50
 8004aae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	647b      	str	r3, [r7, #68]	; 0x44
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ab8:	2300      	movs	r3, #0
 8004aba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ac0:	4b79      	ldr	r3, [pc, #484]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f003 030c 	and.w	r3, r3, #12
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d00d      	beq.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x40>
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	f200 80e1 	bhi.w	8004c94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <HAL_RCC_GetSysClockFreq+0x34>
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d003      	beq.n	8004ae2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004ada:	e0db      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004adc:	4b73      	ldr	r3, [pc, #460]	; (8004cac <HAL_RCC_GetSysClockFreq+0x204>)
 8004ade:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ae0:	e0db      	b.n	8004c9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ae2:	4b73      	ldr	r3, [pc, #460]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ae4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ae6:	e0d8      	b.n	8004c9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ae8:	4b6f      	ldr	r3, [pc, #444]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004af0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004af2:	4b6d      	ldr	r3, [pc, #436]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d063      	beq.n	8004bc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004afe:	4b6a      	ldr	r3, [pc, #424]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	099b      	lsrs	r3, r3, #6
 8004b04:	2200      	movs	r2, #0
 8004b06:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b10:	633b      	str	r3, [r7, #48]	; 0x30
 8004b12:	2300      	movs	r3, #0
 8004b14:	637b      	str	r3, [r7, #52]	; 0x34
 8004b16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b1a:	4622      	mov	r2, r4
 8004b1c:	462b      	mov	r3, r5
 8004b1e:	f04f 0000 	mov.w	r0, #0
 8004b22:	f04f 0100 	mov.w	r1, #0
 8004b26:	0159      	lsls	r1, r3, #5
 8004b28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b2c:	0150      	lsls	r0, r2, #5
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	4621      	mov	r1, r4
 8004b34:	1a51      	subs	r1, r2, r1
 8004b36:	6139      	str	r1, [r7, #16]
 8004b38:	4629      	mov	r1, r5
 8004b3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	f04f 0300 	mov.w	r3, #0
 8004b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b4c:	4659      	mov	r1, fp
 8004b4e:	018b      	lsls	r3, r1, #6
 8004b50:	4651      	mov	r1, sl
 8004b52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b56:	4651      	mov	r1, sl
 8004b58:	018a      	lsls	r2, r1, #6
 8004b5a:	4651      	mov	r1, sl
 8004b5c:	ebb2 0801 	subs.w	r8, r2, r1
 8004b60:	4659      	mov	r1, fp
 8004b62:	eb63 0901 	sbc.w	r9, r3, r1
 8004b66:	f04f 0200 	mov.w	r2, #0
 8004b6a:	f04f 0300 	mov.w	r3, #0
 8004b6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b7a:	4690      	mov	r8, r2
 8004b7c:	4699      	mov	r9, r3
 8004b7e:	4623      	mov	r3, r4
 8004b80:	eb18 0303 	adds.w	r3, r8, r3
 8004b84:	60bb      	str	r3, [r7, #8]
 8004b86:	462b      	mov	r3, r5
 8004b88:	eb49 0303 	adc.w	r3, r9, r3
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	f04f 0200 	mov.w	r2, #0
 8004b92:	f04f 0300 	mov.w	r3, #0
 8004b96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b9a:	4629      	mov	r1, r5
 8004b9c:	024b      	lsls	r3, r1, #9
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ba4:	4621      	mov	r1, r4
 8004ba6:	024a      	lsls	r2, r1, #9
 8004ba8:	4610      	mov	r0, r2
 8004baa:	4619      	mov	r1, r3
 8004bac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bae:	2200      	movs	r2, #0
 8004bb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bb8:	f7fb fffe 	bl	8000bb8 <__aeabi_uldivmod>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bc4:	e058      	b.n	8004c78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bc6:	4b38      	ldr	r3, [pc, #224]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	099b      	lsrs	r3, r3, #6
 8004bcc:	2200      	movs	r2, #0
 8004bce:	4618      	mov	r0, r3
 8004bd0:	4611      	mov	r1, r2
 8004bd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bd6:	623b      	str	r3, [r7, #32]
 8004bd8:	2300      	movs	r3, #0
 8004bda:	627b      	str	r3, [r7, #36]	; 0x24
 8004bdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004be0:	4642      	mov	r2, r8
 8004be2:	464b      	mov	r3, r9
 8004be4:	f04f 0000 	mov.w	r0, #0
 8004be8:	f04f 0100 	mov.w	r1, #0
 8004bec:	0159      	lsls	r1, r3, #5
 8004bee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bf2:	0150      	lsls	r0, r2, #5
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4641      	mov	r1, r8
 8004bfa:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bfe:	4649      	mov	r1, r9
 8004c00:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	f04f 0300 	mov.w	r3, #0
 8004c0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c18:	ebb2 040a 	subs.w	r4, r2, sl
 8004c1c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	00eb      	lsls	r3, r5, #3
 8004c2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c2e:	00e2      	lsls	r2, r4, #3
 8004c30:	4614      	mov	r4, r2
 8004c32:	461d      	mov	r5, r3
 8004c34:	4643      	mov	r3, r8
 8004c36:	18e3      	adds	r3, r4, r3
 8004c38:	603b      	str	r3, [r7, #0]
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	eb45 0303 	adc.w	r3, r5, r3
 8004c40:	607b      	str	r3, [r7, #4]
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c4e:	4629      	mov	r1, r5
 8004c50:	028b      	lsls	r3, r1, #10
 8004c52:	4621      	mov	r1, r4
 8004c54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c58:	4621      	mov	r1, r4
 8004c5a:	028a      	lsls	r2, r1, #10
 8004c5c:	4610      	mov	r0, r2
 8004c5e:	4619      	mov	r1, r3
 8004c60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c62:	2200      	movs	r2, #0
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	61fa      	str	r2, [r7, #28]
 8004c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c6c:	f7fb ffa4 	bl	8000bb8 <__aeabi_uldivmod>
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	4613      	mov	r3, r2
 8004c76:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c78:	4b0b      	ldr	r3, [pc, #44]	; (8004ca8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	0c1b      	lsrs	r3, r3, #16
 8004c7e:	f003 0303 	and.w	r3, r3, #3
 8004c82:	3301      	adds	r3, #1
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004c88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c92:	e002      	b.n	8004c9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c94:	4b05      	ldr	r3, [pc, #20]	; (8004cac <HAL_RCC_GetSysClockFreq+0x204>)
 8004c96:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3750      	adds	r7, #80	; 0x50
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	00f42400 	.word	0x00f42400
 8004cb0:	007a1200 	.word	0x007a1200

08004cb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cb8:	4b03      	ldr	r3, [pc, #12]	; (8004cc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cba:	681b      	ldr	r3, [r3, #0]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	20000004 	.word	0x20000004

08004ccc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cd0:	f7ff fff0 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	4b05      	ldr	r3, [pc, #20]	; (8004cec <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	0a9b      	lsrs	r3, r3, #10
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	4903      	ldr	r1, [pc, #12]	; (8004cf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ce2:	5ccb      	ldrb	r3, [r1, r3]
 8004ce4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	0800887c 	.word	0x0800887c

08004cf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cf8:	f7ff ffdc 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	4b05      	ldr	r3, [pc, #20]	; (8004d14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	0b5b      	lsrs	r3, r3, #13
 8004d04:	f003 0307 	and.w	r3, r3, #7
 8004d08:	4903      	ldr	r1, [pc, #12]	; (8004d18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d0a:	5ccb      	ldrb	r3, [r1, r3]
 8004d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40023800 	.word	0x40023800
 8004d18:	0800887c 	.word	0x0800887c

08004d1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e07b      	b.n	8004e26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d108      	bne.n	8004d48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d3e:	d009      	beq.n	8004d54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	61da      	str	r2, [r3, #28]
 8004d46:	e005      	b.n	8004d54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d106      	bne.n	8004d74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fd fe36 	bl	80029e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	431a      	orrs	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004dce:	431a      	orrs	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd8:	ea42 0103 	orr.w	r1, r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	0c1b      	lsrs	r3, r3, #16
 8004df2:	f003 0104 	and.w	r1, r3, #4
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfa:	f003 0210 	and.w	r2, r3, #16
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b08c      	sub	sp, #48	; 0x30
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
 8004e3a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_SPI_TransmitReceive+0x26>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e18a      	b.n	800516a <HAL_SPI_TransmitReceive+0x33c>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e5c:	f7fe f80e 	bl	8002e7c <HAL_GetTick>
 8004e60:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004e72:	887b      	ldrh	r3, [r7, #2]
 8004e74:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d00f      	beq.n	8004e9e <HAL_SPI_TransmitReceive+0x70>
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e84:	d107      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d103      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x68>
 8004e8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d003      	beq.n	8004e9e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004e96:	2302      	movs	r3, #2
 8004e98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004e9c:	e15b      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d005      	beq.n	8004eb0 <HAL_SPI_TransmitReceive+0x82>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <HAL_SPI_TransmitReceive+0x82>
 8004eaa:	887b      	ldrh	r3, [r7, #2]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d103      	bne.n	8004eb8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004eb6:	e14e      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d003      	beq.n	8004ecc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2205      	movs	r2, #5
 8004ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	887a      	ldrh	r2, [r7, #2]
 8004edc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	887a      	ldrh	r2, [r7, #2]
 8004ee2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	887a      	ldrh	r2, [r7, #2]
 8004eee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	887a      	ldrh	r2, [r7, #2]
 8004ef4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0c:	2b40      	cmp	r3, #64	; 0x40
 8004f0e:	d007      	beq.n	8004f20 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f28:	d178      	bne.n	800501c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <HAL_SPI_TransmitReceive+0x10a>
 8004f32:	8b7b      	ldrh	r3, [r7, #26]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d166      	bne.n	8005006 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	881a      	ldrh	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	1c9a      	adds	r2, r3, #2
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f5c:	e053      	b.n	8005006 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d11b      	bne.n	8004fa4 <HAL_SPI_TransmitReceive+0x176>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d016      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x176>
 8004f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d113      	bne.n	8004fa4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f80:	881a      	ldrh	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8c:	1c9a      	adds	r2, r3, #2
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d119      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x1b8>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d014      	beq.n	8004fe6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc6:	b292      	uxth	r2, r2
 8004fc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fce:	1c9a      	adds	r2, r3, #2
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004fe6:	f7fd ff49 	bl	8002e7c <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d807      	bhi.n	8005006 <HAL_SPI_TransmitReceive+0x1d8>
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ffc:	d003      	beq.n	8005006 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005004:	e0a7      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1a6      	bne.n	8004f5e <HAL_SPI_TransmitReceive+0x130>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005014:	b29b      	uxth	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1a1      	bne.n	8004f5e <HAL_SPI_TransmitReceive+0x130>
 800501a:	e07c      	b.n	8005116 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_SPI_TransmitReceive+0x1fc>
 8005024:	8b7b      	ldrh	r3, [r7, #26]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d16b      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	330c      	adds	r3, #12
 8005034:	7812      	ldrb	r2, [r2, #0]
 8005036:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005050:	e057      	b.n	8005102 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b02      	cmp	r3, #2
 800505e:	d11c      	bne.n	800509a <HAL_SPI_TransmitReceive+0x26c>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d017      	beq.n	800509a <HAL_SPI_TransmitReceive+0x26c>
 800506a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800506c:	2b01      	cmp	r3, #1
 800506e:	d114      	bne.n	800509a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	330c      	adds	r3, #12
 800507a:	7812      	ldrb	r2, [r2, #0]
 800507c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	1c5a      	adds	r2, r3, #1
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005096:	2300      	movs	r3, #0
 8005098:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d119      	bne.n	80050dc <HAL_SPI_TransmitReceive+0x2ae>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d014      	beq.n	80050dc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68da      	ldr	r2, [r3, #12]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050d8:	2301      	movs	r3, #1
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050dc:	f7fd fece 	bl	8002e7c <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d803      	bhi.n	80050f4 <HAL_SPI_TransmitReceive+0x2c6>
 80050ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f2:	d102      	bne.n	80050fa <HAL_SPI_TransmitReceive+0x2cc>
 80050f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d103      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005100:	e029      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1a2      	bne.n	8005052 <HAL_SPI_TransmitReceive+0x224>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d19d      	bne.n	8005052 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005118:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 f8b2 	bl	8005284 <SPI_EndRxTxTransaction>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d006      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005132:	e010      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10b      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800513c:	2300      	movs	r3, #0
 800513e:	617b      	str	r3, [r7, #20]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	617b      	str	r3, [r7, #20]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	e000      	b.n	8005156 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005154:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005166:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800516a:	4618      	mov	r0, r3
 800516c:	3730      	adds	r7, #48	; 0x30
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b088      	sub	sp, #32
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005184:	f7fd fe7a 	bl	8002e7c <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518c:	1a9b      	subs	r3, r3, r2
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	4413      	add	r3, r2
 8005192:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005194:	f7fd fe72 	bl	8002e7c <HAL_GetTick>
 8005198:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800519a:	4b39      	ldr	r3, [pc, #228]	; (8005280 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	015b      	lsls	r3, r3, #5
 80051a0:	0d1b      	lsrs	r3, r3, #20
 80051a2:	69fa      	ldr	r2, [r7, #28]
 80051a4:	fb02 f303 	mul.w	r3, r2, r3
 80051a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051aa:	e054      	b.n	8005256 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b2:	d050      	beq.n	8005256 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051b4:	f7fd fe62 	bl	8002e7c <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	69fa      	ldr	r2, [r7, #28]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d902      	bls.n	80051ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d13d      	bne.n	8005246 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80051d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051e2:	d111      	bne.n	8005208 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ec:	d004      	beq.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051f6:	d107      	bne.n	8005208 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005206:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800520c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005210:	d10f      	bne.n	8005232 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005230:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e017      	b.n	8005276 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d101      	bne.n	8005250 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800524c:	2300      	movs	r3, #0
 800524e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	3b01      	subs	r3, #1
 8005254:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4013      	ands	r3, r2
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	429a      	cmp	r2, r3
 8005264:	bf0c      	ite	eq
 8005266:	2301      	moveq	r3, #1
 8005268:	2300      	movne	r3, #0
 800526a:	b2db      	uxtb	r3, r3
 800526c:	461a      	mov	r2, r3
 800526e:	79fb      	ldrb	r3, [r7, #7]
 8005270:	429a      	cmp	r2, r3
 8005272:	d19b      	bne.n	80051ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20000004 	.word	0x20000004

08005284 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af02      	add	r7, sp, #8
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005290:	4b1b      	ldr	r3, [pc, #108]	; (8005300 <SPI_EndRxTxTransaction+0x7c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1b      	ldr	r2, [pc, #108]	; (8005304 <SPI_EndRxTxTransaction+0x80>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	0d5b      	lsrs	r3, r3, #21
 800529c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052a0:	fb02 f303 	mul.w	r3, r2, r3
 80052a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ae:	d112      	bne.n	80052d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2200      	movs	r2, #0
 80052b8:	2180      	movs	r1, #128	; 0x80
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f7ff ff5a 	bl	8005174 <SPI_WaitFlagStateUntilTimeout>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d016      	beq.n	80052f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ca:	f043 0220 	orr.w	r2, r3, #32
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e00f      	b.n	80052f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00a      	beq.n	80052f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	3b01      	subs	r3, #1
 80052e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ec:	2b80      	cmp	r3, #128	; 0x80
 80052ee:	d0f2      	beq.n	80052d6 <SPI_EndRxTxTransaction+0x52>
 80052f0:	e000      	b.n	80052f4 <SPI_EndRxTxTransaction+0x70>
        break;
 80052f2:	bf00      	nop
  }

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3718      	adds	r7, #24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000004 	.word	0x20000004
 8005304:	165e9f81 	.word	0x165e9f81

08005308 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e03f      	b.n	800539a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7fd fbbe 	bl	8002ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2224      	movs	r2, #36	; 0x24
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68da      	ldr	r2, [r3, #12]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800534a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f929 	bl	80055a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695a      	ldr	r2, [r3, #20]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005370:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005380:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b08a      	sub	sp, #40	; 0x28
 80053a6:	af02      	add	r7, sp, #8
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	603b      	str	r3, [r7, #0]
 80053ae:	4613      	mov	r3, r2
 80053b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053b2:	2300      	movs	r3, #0
 80053b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b20      	cmp	r3, #32
 80053c0:	d17c      	bne.n	80054bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d002      	beq.n	80053ce <HAL_UART_Transmit+0x2c>
 80053c8:	88fb      	ldrh	r3, [r7, #6]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e075      	b.n	80054be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d101      	bne.n	80053e0 <HAL_UART_Transmit+0x3e>
 80053dc:	2302      	movs	r3, #2
 80053de:	e06e      	b.n	80054be <HAL_UART_Transmit+0x11c>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2221      	movs	r2, #33	; 0x21
 80053f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053f6:	f7fd fd41 	bl	8002e7c <HAL_GetTick>
 80053fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	88fa      	ldrh	r2, [r7, #6]
 8005406:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005410:	d108      	bne.n	8005424 <HAL_UART_Transmit+0x82>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d104      	bne.n	8005424 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800541a:	2300      	movs	r3, #0
 800541c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	61bb      	str	r3, [r7, #24]
 8005422:	e003      	b.n	800542c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005428:	2300      	movs	r3, #0
 800542a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005434:	e02a      	b.n	800548c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	2200      	movs	r2, #0
 800543e:	2180      	movs	r1, #128	; 0x80
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 f840 	bl	80054c6 <UART_WaitOnFlagUntilTimeout>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e036      	b.n	80054be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10b      	bne.n	800546e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	881b      	ldrh	r3, [r3, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005464:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	3302      	adds	r3, #2
 800546a:	61bb      	str	r3, [r7, #24]
 800546c:	e007      	b.n	800547e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	781a      	ldrb	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	3301      	adds	r3, #1
 800547c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005490:	b29b      	uxth	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1cf      	bne.n	8005436 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	9300      	str	r3, [sp, #0]
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	2200      	movs	r2, #0
 800549e:	2140      	movs	r1, #64	; 0x40
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f000 f810 	bl	80054c6 <UART_WaitOnFlagUntilTimeout>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e006      	b.n	80054be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e000      	b.n	80054be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80054bc:	2302      	movs	r3, #2
  }
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3720      	adds	r7, #32
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b090      	sub	sp, #64	; 0x40
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	60f8      	str	r0, [r7, #12]
 80054ce:	60b9      	str	r1, [r7, #8]
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	4613      	mov	r3, r2
 80054d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054d6:	e050      	b.n	800557a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054de:	d04c      	beq.n	800557a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d007      	beq.n	80054f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80054e6:	f7fd fcc9 	bl	8002e7c <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d241      	bcs.n	800557a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	330c      	adds	r3, #12
 80054fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005508:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800550c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	330c      	adds	r3, #12
 8005514:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005516:	637a      	str	r2, [r7, #52]	; 0x34
 8005518:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800551c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e5      	bne.n	80054f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	3314      	adds	r3, #20
 8005530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	613b      	str	r3, [r7, #16]
   return(result);
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	63bb      	str	r3, [r7, #56]	; 0x38
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	3314      	adds	r3, #20
 8005548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800554a:	623a      	str	r2, [r7, #32]
 800554c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554e:	69f9      	ldr	r1, [r7, #28]
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	e841 2300 	strex	r3, r2, [r1]
 8005556:	61bb      	str	r3, [r7, #24]
   return(result);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1e5      	bne.n	800552a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e00f      	b.n	800559a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	4013      	ands	r3, r2
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	429a      	cmp	r2, r3
 8005588:	bf0c      	ite	eq
 800558a:	2301      	moveq	r3, #1
 800558c:	2300      	movne	r3, #0
 800558e:	b2db      	uxtb	r3, r3
 8005590:	461a      	mov	r2, r3
 8005592:	79fb      	ldrb	r3, [r7, #7]
 8005594:	429a      	cmp	r2, r3
 8005596:	d09f      	beq.n	80054d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3740      	adds	r7, #64	; 0x40
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055a8:	b0c0      	sub	sp, #256	; 0x100
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c0:	68d9      	ldr	r1, [r3, #12]
 80055c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	ea40 0301 	orr.w	r3, r0, r1
 80055cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	431a      	orrs	r2, r3
 80055dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	431a      	orrs	r2, r3
 80055e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80055f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80055fc:	f021 010c 	bic.w	r1, r1, #12
 8005600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800560a:	430b      	orrs	r3, r1
 800560c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800560e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800561a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800561e:	6999      	ldr	r1, [r3, #24]
 8005620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	ea40 0301 	orr.w	r3, r0, r1
 800562a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800562c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	4b8f      	ldr	r3, [pc, #572]	; (8005870 <UART_SetConfig+0x2cc>)
 8005634:	429a      	cmp	r2, r3
 8005636:	d005      	beq.n	8005644 <UART_SetConfig+0xa0>
 8005638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	4b8d      	ldr	r3, [pc, #564]	; (8005874 <UART_SetConfig+0x2d0>)
 8005640:	429a      	cmp	r2, r3
 8005642:	d104      	bne.n	800564e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005644:	f7ff fb56 	bl	8004cf4 <HAL_RCC_GetPCLK2Freq>
 8005648:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800564c:	e003      	b.n	8005656 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800564e:	f7ff fb3d 	bl	8004ccc <HAL_RCC_GetPCLK1Freq>
 8005652:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005660:	f040 810c 	bne.w	800587c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005668:	2200      	movs	r2, #0
 800566a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800566e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005672:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005676:	4622      	mov	r2, r4
 8005678:	462b      	mov	r3, r5
 800567a:	1891      	adds	r1, r2, r2
 800567c:	65b9      	str	r1, [r7, #88]	; 0x58
 800567e:	415b      	adcs	r3, r3
 8005680:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005682:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005686:	4621      	mov	r1, r4
 8005688:	eb12 0801 	adds.w	r8, r2, r1
 800568c:	4629      	mov	r1, r5
 800568e:	eb43 0901 	adc.w	r9, r3, r1
 8005692:	f04f 0200 	mov.w	r2, #0
 8005696:	f04f 0300 	mov.w	r3, #0
 800569a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800569e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056a6:	4690      	mov	r8, r2
 80056a8:	4699      	mov	r9, r3
 80056aa:	4623      	mov	r3, r4
 80056ac:	eb18 0303 	adds.w	r3, r8, r3
 80056b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80056b4:	462b      	mov	r3, r5
 80056b6:	eb49 0303 	adc.w	r3, r9, r3
 80056ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80056be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80056ca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80056ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80056d2:	460b      	mov	r3, r1
 80056d4:	18db      	adds	r3, r3, r3
 80056d6:	653b      	str	r3, [r7, #80]	; 0x50
 80056d8:	4613      	mov	r3, r2
 80056da:	eb42 0303 	adc.w	r3, r2, r3
 80056de:	657b      	str	r3, [r7, #84]	; 0x54
 80056e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80056e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80056e8:	f7fb fa66 	bl	8000bb8 <__aeabi_uldivmod>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4b61      	ldr	r3, [pc, #388]	; (8005878 <UART_SetConfig+0x2d4>)
 80056f2:	fba3 2302 	umull	r2, r3, r3, r2
 80056f6:	095b      	lsrs	r3, r3, #5
 80056f8:	011c      	lsls	r4, r3, #4
 80056fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056fe:	2200      	movs	r2, #0
 8005700:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005704:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005708:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800570c:	4642      	mov	r2, r8
 800570e:	464b      	mov	r3, r9
 8005710:	1891      	adds	r1, r2, r2
 8005712:	64b9      	str	r1, [r7, #72]	; 0x48
 8005714:	415b      	adcs	r3, r3
 8005716:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005718:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800571c:	4641      	mov	r1, r8
 800571e:	eb12 0a01 	adds.w	sl, r2, r1
 8005722:	4649      	mov	r1, r9
 8005724:	eb43 0b01 	adc.w	fp, r3, r1
 8005728:	f04f 0200 	mov.w	r2, #0
 800572c:	f04f 0300 	mov.w	r3, #0
 8005730:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005734:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005738:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800573c:	4692      	mov	sl, r2
 800573e:	469b      	mov	fp, r3
 8005740:	4643      	mov	r3, r8
 8005742:	eb1a 0303 	adds.w	r3, sl, r3
 8005746:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800574a:	464b      	mov	r3, r9
 800574c:	eb4b 0303 	adc.w	r3, fp, r3
 8005750:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005760:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005764:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005768:	460b      	mov	r3, r1
 800576a:	18db      	adds	r3, r3, r3
 800576c:	643b      	str	r3, [r7, #64]	; 0x40
 800576e:	4613      	mov	r3, r2
 8005770:	eb42 0303 	adc.w	r3, r2, r3
 8005774:	647b      	str	r3, [r7, #68]	; 0x44
 8005776:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800577a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800577e:	f7fb fa1b 	bl	8000bb8 <__aeabi_uldivmod>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4611      	mov	r1, r2
 8005788:	4b3b      	ldr	r3, [pc, #236]	; (8005878 <UART_SetConfig+0x2d4>)
 800578a:	fba3 2301 	umull	r2, r3, r3, r1
 800578e:	095b      	lsrs	r3, r3, #5
 8005790:	2264      	movs	r2, #100	; 0x64
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	1acb      	subs	r3, r1, r3
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800579e:	4b36      	ldr	r3, [pc, #216]	; (8005878 <UART_SetConfig+0x2d4>)
 80057a0:	fba3 2302 	umull	r2, r3, r3, r2
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80057ac:	441c      	add	r4, r3
 80057ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057b2:	2200      	movs	r2, #0
 80057b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057b8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80057bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80057c0:	4642      	mov	r2, r8
 80057c2:	464b      	mov	r3, r9
 80057c4:	1891      	adds	r1, r2, r2
 80057c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80057c8:	415b      	adcs	r3, r3
 80057ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80057d0:	4641      	mov	r1, r8
 80057d2:	1851      	adds	r1, r2, r1
 80057d4:	6339      	str	r1, [r7, #48]	; 0x30
 80057d6:	4649      	mov	r1, r9
 80057d8:	414b      	adcs	r3, r1
 80057da:	637b      	str	r3, [r7, #52]	; 0x34
 80057dc:	f04f 0200 	mov.w	r2, #0
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80057e8:	4659      	mov	r1, fp
 80057ea:	00cb      	lsls	r3, r1, #3
 80057ec:	4651      	mov	r1, sl
 80057ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057f2:	4651      	mov	r1, sl
 80057f4:	00ca      	lsls	r2, r1, #3
 80057f6:	4610      	mov	r0, r2
 80057f8:	4619      	mov	r1, r3
 80057fa:	4603      	mov	r3, r0
 80057fc:	4642      	mov	r2, r8
 80057fe:	189b      	adds	r3, r3, r2
 8005800:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005804:	464b      	mov	r3, r9
 8005806:	460a      	mov	r2, r1
 8005808:	eb42 0303 	adc.w	r3, r2, r3
 800580c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800581c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005820:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005824:	460b      	mov	r3, r1
 8005826:	18db      	adds	r3, r3, r3
 8005828:	62bb      	str	r3, [r7, #40]	; 0x28
 800582a:	4613      	mov	r3, r2
 800582c:	eb42 0303 	adc.w	r3, r2, r3
 8005830:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005832:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005836:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800583a:	f7fb f9bd 	bl	8000bb8 <__aeabi_uldivmod>
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	4b0d      	ldr	r3, [pc, #52]	; (8005878 <UART_SetConfig+0x2d4>)
 8005844:	fba3 1302 	umull	r1, r3, r3, r2
 8005848:	095b      	lsrs	r3, r3, #5
 800584a:	2164      	movs	r1, #100	; 0x64
 800584c:	fb01 f303 	mul.w	r3, r1, r3
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	3332      	adds	r3, #50	; 0x32
 8005856:	4a08      	ldr	r2, [pc, #32]	; (8005878 <UART_SetConfig+0x2d4>)
 8005858:	fba2 2303 	umull	r2, r3, r2, r3
 800585c:	095b      	lsrs	r3, r3, #5
 800585e:	f003 0207 	and.w	r2, r3, #7
 8005862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4422      	add	r2, r4
 800586a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800586c:	e105      	b.n	8005a7a <UART_SetConfig+0x4d6>
 800586e:	bf00      	nop
 8005870:	40011000 	.word	0x40011000
 8005874:	40011400 	.word	0x40011400
 8005878:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800587c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005880:	2200      	movs	r2, #0
 8005882:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005886:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800588a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800588e:	4642      	mov	r2, r8
 8005890:	464b      	mov	r3, r9
 8005892:	1891      	adds	r1, r2, r2
 8005894:	6239      	str	r1, [r7, #32]
 8005896:	415b      	adcs	r3, r3
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
 800589a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800589e:	4641      	mov	r1, r8
 80058a0:	1854      	adds	r4, r2, r1
 80058a2:	4649      	mov	r1, r9
 80058a4:	eb43 0501 	adc.w	r5, r3, r1
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	00eb      	lsls	r3, r5, #3
 80058b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058b6:	00e2      	lsls	r2, r4, #3
 80058b8:	4614      	mov	r4, r2
 80058ba:	461d      	mov	r5, r3
 80058bc:	4643      	mov	r3, r8
 80058be:	18e3      	adds	r3, r4, r3
 80058c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80058c4:	464b      	mov	r3, r9
 80058c6:	eb45 0303 	adc.w	r3, r5, r3
 80058ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80058ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80058da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80058ea:	4629      	mov	r1, r5
 80058ec:	008b      	lsls	r3, r1, #2
 80058ee:	4621      	mov	r1, r4
 80058f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058f4:	4621      	mov	r1, r4
 80058f6:	008a      	lsls	r2, r1, #2
 80058f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80058fc:	f7fb f95c 	bl	8000bb8 <__aeabi_uldivmod>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4b60      	ldr	r3, [pc, #384]	; (8005a88 <UART_SetConfig+0x4e4>)
 8005906:	fba3 2302 	umull	r2, r3, r3, r2
 800590a:	095b      	lsrs	r3, r3, #5
 800590c:	011c      	lsls	r4, r3, #4
 800590e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005912:	2200      	movs	r2, #0
 8005914:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005918:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800591c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005920:	4642      	mov	r2, r8
 8005922:	464b      	mov	r3, r9
 8005924:	1891      	adds	r1, r2, r2
 8005926:	61b9      	str	r1, [r7, #24]
 8005928:	415b      	adcs	r3, r3
 800592a:	61fb      	str	r3, [r7, #28]
 800592c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005930:	4641      	mov	r1, r8
 8005932:	1851      	adds	r1, r2, r1
 8005934:	6139      	str	r1, [r7, #16]
 8005936:	4649      	mov	r1, r9
 8005938:	414b      	adcs	r3, r1
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	f04f 0200 	mov.w	r2, #0
 8005940:	f04f 0300 	mov.w	r3, #0
 8005944:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005948:	4659      	mov	r1, fp
 800594a:	00cb      	lsls	r3, r1, #3
 800594c:	4651      	mov	r1, sl
 800594e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005952:	4651      	mov	r1, sl
 8005954:	00ca      	lsls	r2, r1, #3
 8005956:	4610      	mov	r0, r2
 8005958:	4619      	mov	r1, r3
 800595a:	4603      	mov	r3, r0
 800595c:	4642      	mov	r2, r8
 800595e:	189b      	adds	r3, r3, r2
 8005960:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005964:	464b      	mov	r3, r9
 8005966:	460a      	mov	r2, r1
 8005968:	eb42 0303 	adc.w	r3, r2, r3
 800596c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	67bb      	str	r3, [r7, #120]	; 0x78
 800597a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800597c:	f04f 0200 	mov.w	r2, #0
 8005980:	f04f 0300 	mov.w	r3, #0
 8005984:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005988:	4649      	mov	r1, r9
 800598a:	008b      	lsls	r3, r1, #2
 800598c:	4641      	mov	r1, r8
 800598e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005992:	4641      	mov	r1, r8
 8005994:	008a      	lsls	r2, r1, #2
 8005996:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800599a:	f7fb f90d 	bl	8000bb8 <__aeabi_uldivmod>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	4b39      	ldr	r3, [pc, #228]	; (8005a88 <UART_SetConfig+0x4e4>)
 80059a4:	fba3 1302 	umull	r1, r3, r3, r2
 80059a8:	095b      	lsrs	r3, r3, #5
 80059aa:	2164      	movs	r1, #100	; 0x64
 80059ac:	fb01 f303 	mul.w	r3, r1, r3
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	3332      	adds	r3, #50	; 0x32
 80059b6:	4a34      	ldr	r2, [pc, #208]	; (8005a88 <UART_SetConfig+0x4e4>)
 80059b8:	fba2 2303 	umull	r2, r3, r2, r3
 80059bc:	095b      	lsrs	r3, r3, #5
 80059be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059c2:	441c      	add	r4, r3
 80059c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059c8:	2200      	movs	r2, #0
 80059ca:	673b      	str	r3, [r7, #112]	; 0x70
 80059cc:	677a      	str	r2, [r7, #116]	; 0x74
 80059ce:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80059d2:	4642      	mov	r2, r8
 80059d4:	464b      	mov	r3, r9
 80059d6:	1891      	adds	r1, r2, r2
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	415b      	adcs	r3, r3
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059e2:	4641      	mov	r1, r8
 80059e4:	1851      	adds	r1, r2, r1
 80059e6:	6039      	str	r1, [r7, #0]
 80059e8:	4649      	mov	r1, r9
 80059ea:	414b      	adcs	r3, r1
 80059ec:	607b      	str	r3, [r7, #4]
 80059ee:	f04f 0200 	mov.w	r2, #0
 80059f2:	f04f 0300 	mov.w	r3, #0
 80059f6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059fa:	4659      	mov	r1, fp
 80059fc:	00cb      	lsls	r3, r1, #3
 80059fe:	4651      	mov	r1, sl
 8005a00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a04:	4651      	mov	r1, sl
 8005a06:	00ca      	lsls	r2, r1, #3
 8005a08:	4610      	mov	r0, r2
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	4642      	mov	r2, r8
 8005a10:	189b      	adds	r3, r3, r2
 8005a12:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a14:	464b      	mov	r3, r9
 8005a16:	460a      	mov	r2, r1
 8005a18:	eb42 0303 	adc.w	r3, r2, r3
 8005a1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	663b      	str	r3, [r7, #96]	; 0x60
 8005a28:	667a      	str	r2, [r7, #100]	; 0x64
 8005a2a:	f04f 0200 	mov.w	r2, #0
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005a36:	4649      	mov	r1, r9
 8005a38:	008b      	lsls	r3, r1, #2
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a40:	4641      	mov	r1, r8
 8005a42:	008a      	lsls	r2, r1, #2
 8005a44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005a48:	f7fb f8b6 	bl	8000bb8 <__aeabi_uldivmod>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4b0d      	ldr	r3, [pc, #52]	; (8005a88 <UART_SetConfig+0x4e4>)
 8005a52:	fba3 1302 	umull	r1, r3, r3, r2
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	2164      	movs	r1, #100	; 0x64
 8005a5a:	fb01 f303 	mul.w	r3, r1, r3
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	3332      	adds	r3, #50	; 0x32
 8005a64:	4a08      	ldr	r2, [pc, #32]	; (8005a88 <UART_SetConfig+0x4e4>)
 8005a66:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6a:	095b      	lsrs	r3, r3, #5
 8005a6c:	f003 020f 	and.w	r2, r3, #15
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4422      	add	r2, r4
 8005a78:	609a      	str	r2, [r3, #8]
}
 8005a7a:	bf00      	nop
 8005a7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005a80:	46bd      	mov	sp, r7
 8005a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a86:	bf00      	nop
 8005a88:	51eb851f 	.word	0x51eb851f

08005a8c <__errno>:
 8005a8c:	4b01      	ldr	r3, [pc, #4]	; (8005a94 <__errno+0x8>)
 8005a8e:	6818      	ldr	r0, [r3, #0]
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	20000010 	.word	0x20000010

08005a98 <__libc_init_array>:
 8005a98:	b570      	push	{r4, r5, r6, lr}
 8005a9a:	4d0d      	ldr	r5, [pc, #52]	; (8005ad0 <__libc_init_array+0x38>)
 8005a9c:	4c0d      	ldr	r4, [pc, #52]	; (8005ad4 <__libc_init_array+0x3c>)
 8005a9e:	1b64      	subs	r4, r4, r5
 8005aa0:	10a4      	asrs	r4, r4, #2
 8005aa2:	2600      	movs	r6, #0
 8005aa4:	42a6      	cmp	r6, r4
 8005aa6:	d109      	bne.n	8005abc <__libc_init_array+0x24>
 8005aa8:	4d0b      	ldr	r5, [pc, #44]	; (8005ad8 <__libc_init_array+0x40>)
 8005aaa:	4c0c      	ldr	r4, [pc, #48]	; (8005adc <__libc_init_array+0x44>)
 8005aac:	f002 fdc2 	bl	8008634 <_init>
 8005ab0:	1b64      	subs	r4, r4, r5
 8005ab2:	10a4      	asrs	r4, r4, #2
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	42a6      	cmp	r6, r4
 8005ab8:	d105      	bne.n	8005ac6 <__libc_init_array+0x2e>
 8005aba:	bd70      	pop	{r4, r5, r6, pc}
 8005abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac0:	4798      	blx	r3
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	e7ee      	b.n	8005aa4 <__libc_init_array+0xc>
 8005ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005aca:	4798      	blx	r3
 8005acc:	3601      	adds	r6, #1
 8005ace:	e7f2      	b.n	8005ab6 <__libc_init_array+0x1e>
 8005ad0:	08008c64 	.word	0x08008c64
 8005ad4:	08008c64 	.word	0x08008c64
 8005ad8:	08008c64 	.word	0x08008c64
 8005adc:	08008c68 	.word	0x08008c68

08005ae0 <memset>:
 8005ae0:	4402      	add	r2, r0
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d100      	bne.n	8005aea <memset+0xa>
 8005ae8:	4770      	bx	lr
 8005aea:	f803 1b01 	strb.w	r1, [r3], #1
 8005aee:	e7f9      	b.n	8005ae4 <memset+0x4>

08005af0 <__cvt>:
 8005af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005af4:	ec55 4b10 	vmov	r4, r5, d0
 8005af8:	2d00      	cmp	r5, #0
 8005afa:	460e      	mov	r6, r1
 8005afc:	4619      	mov	r1, r3
 8005afe:	462b      	mov	r3, r5
 8005b00:	bfbb      	ittet	lt
 8005b02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b06:	461d      	movlt	r5, r3
 8005b08:	2300      	movge	r3, #0
 8005b0a:	232d      	movlt	r3, #45	; 0x2d
 8005b0c:	700b      	strb	r3, [r1, #0]
 8005b0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b14:	4691      	mov	r9, r2
 8005b16:	f023 0820 	bic.w	r8, r3, #32
 8005b1a:	bfbc      	itt	lt
 8005b1c:	4622      	movlt	r2, r4
 8005b1e:	4614      	movlt	r4, r2
 8005b20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b24:	d005      	beq.n	8005b32 <__cvt+0x42>
 8005b26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b2a:	d100      	bne.n	8005b2e <__cvt+0x3e>
 8005b2c:	3601      	adds	r6, #1
 8005b2e:	2102      	movs	r1, #2
 8005b30:	e000      	b.n	8005b34 <__cvt+0x44>
 8005b32:	2103      	movs	r1, #3
 8005b34:	ab03      	add	r3, sp, #12
 8005b36:	9301      	str	r3, [sp, #4]
 8005b38:	ab02      	add	r3, sp, #8
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	ec45 4b10 	vmov	d0, r4, r5
 8005b40:	4653      	mov	r3, sl
 8005b42:	4632      	mov	r2, r6
 8005b44:	f000 fe18 	bl	8006778 <_dtoa_r>
 8005b48:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b4c:	4607      	mov	r7, r0
 8005b4e:	d102      	bne.n	8005b56 <__cvt+0x66>
 8005b50:	f019 0f01 	tst.w	r9, #1
 8005b54:	d022      	beq.n	8005b9c <__cvt+0xac>
 8005b56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b5a:	eb07 0906 	add.w	r9, r7, r6
 8005b5e:	d110      	bne.n	8005b82 <__cvt+0x92>
 8005b60:	783b      	ldrb	r3, [r7, #0]
 8005b62:	2b30      	cmp	r3, #48	; 0x30
 8005b64:	d10a      	bne.n	8005b7c <__cvt+0x8c>
 8005b66:	2200      	movs	r2, #0
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	4629      	mov	r1, r5
 8005b6e:	f7fa ffb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b72:	b918      	cbnz	r0, 8005b7c <__cvt+0x8c>
 8005b74:	f1c6 0601 	rsb	r6, r6, #1
 8005b78:	f8ca 6000 	str.w	r6, [sl]
 8005b7c:	f8da 3000 	ldr.w	r3, [sl]
 8005b80:	4499      	add	r9, r3
 8005b82:	2200      	movs	r2, #0
 8005b84:	2300      	movs	r3, #0
 8005b86:	4620      	mov	r0, r4
 8005b88:	4629      	mov	r1, r5
 8005b8a:	f7fa ffa5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b8e:	b108      	cbz	r0, 8005b94 <__cvt+0xa4>
 8005b90:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b94:	2230      	movs	r2, #48	; 0x30
 8005b96:	9b03      	ldr	r3, [sp, #12]
 8005b98:	454b      	cmp	r3, r9
 8005b9a:	d307      	bcc.n	8005bac <__cvt+0xbc>
 8005b9c:	9b03      	ldr	r3, [sp, #12]
 8005b9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ba0:	1bdb      	subs	r3, r3, r7
 8005ba2:	4638      	mov	r0, r7
 8005ba4:	6013      	str	r3, [r2, #0]
 8005ba6:	b004      	add	sp, #16
 8005ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bac:	1c59      	adds	r1, r3, #1
 8005bae:	9103      	str	r1, [sp, #12]
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	e7f0      	b.n	8005b96 <__cvt+0xa6>

08005bb4 <__exponent>:
 8005bb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2900      	cmp	r1, #0
 8005bba:	bfb8      	it	lt
 8005bbc:	4249      	neglt	r1, r1
 8005bbe:	f803 2b02 	strb.w	r2, [r3], #2
 8005bc2:	bfb4      	ite	lt
 8005bc4:	222d      	movlt	r2, #45	; 0x2d
 8005bc6:	222b      	movge	r2, #43	; 0x2b
 8005bc8:	2909      	cmp	r1, #9
 8005bca:	7042      	strb	r2, [r0, #1]
 8005bcc:	dd2a      	ble.n	8005c24 <__exponent+0x70>
 8005bce:	f10d 0407 	add.w	r4, sp, #7
 8005bd2:	46a4      	mov	ip, r4
 8005bd4:	270a      	movs	r7, #10
 8005bd6:	46a6      	mov	lr, r4
 8005bd8:	460a      	mov	r2, r1
 8005bda:	fb91 f6f7 	sdiv	r6, r1, r7
 8005bde:	fb07 1516 	mls	r5, r7, r6, r1
 8005be2:	3530      	adds	r5, #48	; 0x30
 8005be4:	2a63      	cmp	r2, #99	; 0x63
 8005be6:	f104 34ff 	add.w	r4, r4, #4294967295
 8005bea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005bee:	4631      	mov	r1, r6
 8005bf0:	dcf1      	bgt.n	8005bd6 <__exponent+0x22>
 8005bf2:	3130      	adds	r1, #48	; 0x30
 8005bf4:	f1ae 0502 	sub.w	r5, lr, #2
 8005bf8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005bfc:	1c44      	adds	r4, r0, #1
 8005bfe:	4629      	mov	r1, r5
 8005c00:	4561      	cmp	r1, ip
 8005c02:	d30a      	bcc.n	8005c1a <__exponent+0x66>
 8005c04:	f10d 0209 	add.w	r2, sp, #9
 8005c08:	eba2 020e 	sub.w	r2, r2, lr
 8005c0c:	4565      	cmp	r5, ip
 8005c0e:	bf88      	it	hi
 8005c10:	2200      	movhi	r2, #0
 8005c12:	4413      	add	r3, r2
 8005c14:	1a18      	subs	r0, r3, r0
 8005c16:	b003      	add	sp, #12
 8005c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c1e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005c22:	e7ed      	b.n	8005c00 <__exponent+0x4c>
 8005c24:	2330      	movs	r3, #48	; 0x30
 8005c26:	3130      	adds	r1, #48	; 0x30
 8005c28:	7083      	strb	r3, [r0, #2]
 8005c2a:	70c1      	strb	r1, [r0, #3]
 8005c2c:	1d03      	adds	r3, r0, #4
 8005c2e:	e7f1      	b.n	8005c14 <__exponent+0x60>

08005c30 <_printf_float>:
 8005c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c34:	ed2d 8b02 	vpush	{d8}
 8005c38:	b08d      	sub	sp, #52	; 0x34
 8005c3a:	460c      	mov	r4, r1
 8005c3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005c40:	4616      	mov	r6, r2
 8005c42:	461f      	mov	r7, r3
 8005c44:	4605      	mov	r5, r0
 8005c46:	f001 fd3d 	bl	80076c4 <_localeconv_r>
 8005c4a:	f8d0 a000 	ldr.w	sl, [r0]
 8005c4e:	4650      	mov	r0, sl
 8005c50:	f7fa fac6 	bl	80001e0 <strlen>
 8005c54:	2300      	movs	r3, #0
 8005c56:	930a      	str	r3, [sp, #40]	; 0x28
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	9305      	str	r3, [sp, #20]
 8005c5c:	f8d8 3000 	ldr.w	r3, [r8]
 8005c60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005c64:	3307      	adds	r3, #7
 8005c66:	f023 0307 	bic.w	r3, r3, #7
 8005c6a:	f103 0208 	add.w	r2, r3, #8
 8005c6e:	f8c8 2000 	str.w	r2, [r8]
 8005c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c76:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c7a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c82:	9307      	str	r3, [sp, #28]
 8005c84:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c88:	ee08 0a10 	vmov	s16, r0
 8005c8c:	4b9f      	ldr	r3, [pc, #636]	; (8005f0c <_printf_float+0x2dc>)
 8005c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c92:	f04f 32ff 	mov.w	r2, #4294967295
 8005c96:	f7fa ff51 	bl	8000b3c <__aeabi_dcmpun>
 8005c9a:	bb88      	cbnz	r0, 8005d00 <_printf_float+0xd0>
 8005c9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca0:	4b9a      	ldr	r3, [pc, #616]	; (8005f0c <_printf_float+0x2dc>)
 8005ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca6:	f7fa ff2b 	bl	8000b00 <__aeabi_dcmple>
 8005caa:	bb48      	cbnz	r0, 8005d00 <_printf_float+0xd0>
 8005cac:	2200      	movs	r2, #0
 8005cae:	2300      	movs	r3, #0
 8005cb0:	4640      	mov	r0, r8
 8005cb2:	4649      	mov	r1, r9
 8005cb4:	f7fa ff1a 	bl	8000aec <__aeabi_dcmplt>
 8005cb8:	b110      	cbz	r0, 8005cc0 <_printf_float+0x90>
 8005cba:	232d      	movs	r3, #45	; 0x2d
 8005cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc0:	4b93      	ldr	r3, [pc, #588]	; (8005f10 <_printf_float+0x2e0>)
 8005cc2:	4894      	ldr	r0, [pc, #592]	; (8005f14 <_printf_float+0x2e4>)
 8005cc4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005cc8:	bf94      	ite	ls
 8005cca:	4698      	movls	r8, r3
 8005ccc:	4680      	movhi	r8, r0
 8005cce:	2303      	movs	r3, #3
 8005cd0:	6123      	str	r3, [r4, #16]
 8005cd2:	9b05      	ldr	r3, [sp, #20]
 8005cd4:	f023 0204 	bic.w	r2, r3, #4
 8005cd8:	6022      	str	r2, [r4, #0]
 8005cda:	f04f 0900 	mov.w	r9, #0
 8005cde:	9700      	str	r7, [sp, #0]
 8005ce0:	4633      	mov	r3, r6
 8005ce2:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 f9d8 	bl	800609c <_printf_common>
 8005cec:	3001      	adds	r0, #1
 8005cee:	f040 8090 	bne.w	8005e12 <_printf_float+0x1e2>
 8005cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf6:	b00d      	add	sp, #52	; 0x34
 8005cf8:	ecbd 8b02 	vpop	{d8}
 8005cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d00:	4642      	mov	r2, r8
 8005d02:	464b      	mov	r3, r9
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa ff18 	bl	8000b3c <__aeabi_dcmpun>
 8005d0c:	b140      	cbz	r0, 8005d20 <_printf_float+0xf0>
 8005d0e:	464b      	mov	r3, r9
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bfbc      	itt	lt
 8005d14:	232d      	movlt	r3, #45	; 0x2d
 8005d16:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d1a:	487f      	ldr	r0, [pc, #508]	; (8005f18 <_printf_float+0x2e8>)
 8005d1c:	4b7f      	ldr	r3, [pc, #508]	; (8005f1c <_printf_float+0x2ec>)
 8005d1e:	e7d1      	b.n	8005cc4 <_printf_float+0x94>
 8005d20:	6863      	ldr	r3, [r4, #4]
 8005d22:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d26:	9206      	str	r2, [sp, #24]
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	d13f      	bne.n	8005dac <_printf_float+0x17c>
 8005d2c:	2306      	movs	r3, #6
 8005d2e:	6063      	str	r3, [r4, #4]
 8005d30:	9b05      	ldr	r3, [sp, #20]
 8005d32:	6861      	ldr	r1, [r4, #4]
 8005d34:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d38:	2300      	movs	r3, #0
 8005d3a:	9303      	str	r3, [sp, #12]
 8005d3c:	ab0a      	add	r3, sp, #40	; 0x28
 8005d3e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005d42:	ab09      	add	r3, sp, #36	; 0x24
 8005d44:	ec49 8b10 	vmov	d0, r8, r9
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	6022      	str	r2, [r4, #0]
 8005d4c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d50:	4628      	mov	r0, r5
 8005d52:	f7ff fecd 	bl	8005af0 <__cvt>
 8005d56:	9b06      	ldr	r3, [sp, #24]
 8005d58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d5a:	2b47      	cmp	r3, #71	; 0x47
 8005d5c:	4680      	mov	r8, r0
 8005d5e:	d108      	bne.n	8005d72 <_printf_float+0x142>
 8005d60:	1cc8      	adds	r0, r1, #3
 8005d62:	db02      	blt.n	8005d6a <_printf_float+0x13a>
 8005d64:	6863      	ldr	r3, [r4, #4]
 8005d66:	4299      	cmp	r1, r3
 8005d68:	dd41      	ble.n	8005dee <_printf_float+0x1be>
 8005d6a:	f1ab 0b02 	sub.w	fp, fp, #2
 8005d6e:	fa5f fb8b 	uxtb.w	fp, fp
 8005d72:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d76:	d820      	bhi.n	8005dba <_printf_float+0x18a>
 8005d78:	3901      	subs	r1, #1
 8005d7a:	465a      	mov	r2, fp
 8005d7c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d80:	9109      	str	r1, [sp, #36]	; 0x24
 8005d82:	f7ff ff17 	bl	8005bb4 <__exponent>
 8005d86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d88:	1813      	adds	r3, r2, r0
 8005d8a:	2a01      	cmp	r2, #1
 8005d8c:	4681      	mov	r9, r0
 8005d8e:	6123      	str	r3, [r4, #16]
 8005d90:	dc02      	bgt.n	8005d98 <_printf_float+0x168>
 8005d92:	6822      	ldr	r2, [r4, #0]
 8005d94:	07d2      	lsls	r2, r2, #31
 8005d96:	d501      	bpl.n	8005d9c <_printf_float+0x16c>
 8005d98:	3301      	adds	r3, #1
 8005d9a:	6123      	str	r3, [r4, #16]
 8005d9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d09c      	beq.n	8005cde <_printf_float+0xae>
 8005da4:	232d      	movs	r3, #45	; 0x2d
 8005da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005daa:	e798      	b.n	8005cde <_printf_float+0xae>
 8005dac:	9a06      	ldr	r2, [sp, #24]
 8005dae:	2a47      	cmp	r2, #71	; 0x47
 8005db0:	d1be      	bne.n	8005d30 <_printf_float+0x100>
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1bc      	bne.n	8005d30 <_printf_float+0x100>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e7b9      	b.n	8005d2e <_printf_float+0xfe>
 8005dba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005dbe:	d118      	bne.n	8005df2 <_printf_float+0x1c2>
 8005dc0:	2900      	cmp	r1, #0
 8005dc2:	6863      	ldr	r3, [r4, #4]
 8005dc4:	dd0b      	ble.n	8005dde <_printf_float+0x1ae>
 8005dc6:	6121      	str	r1, [r4, #16]
 8005dc8:	b913      	cbnz	r3, 8005dd0 <_printf_float+0x1a0>
 8005dca:	6822      	ldr	r2, [r4, #0]
 8005dcc:	07d0      	lsls	r0, r2, #31
 8005dce:	d502      	bpl.n	8005dd6 <_printf_float+0x1a6>
 8005dd0:	3301      	adds	r3, #1
 8005dd2:	440b      	add	r3, r1
 8005dd4:	6123      	str	r3, [r4, #16]
 8005dd6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005dd8:	f04f 0900 	mov.w	r9, #0
 8005ddc:	e7de      	b.n	8005d9c <_printf_float+0x16c>
 8005dde:	b913      	cbnz	r3, 8005de6 <_printf_float+0x1b6>
 8005de0:	6822      	ldr	r2, [r4, #0]
 8005de2:	07d2      	lsls	r2, r2, #31
 8005de4:	d501      	bpl.n	8005dea <_printf_float+0x1ba>
 8005de6:	3302      	adds	r3, #2
 8005de8:	e7f4      	b.n	8005dd4 <_printf_float+0x1a4>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e7f2      	b.n	8005dd4 <_printf_float+0x1a4>
 8005dee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005df4:	4299      	cmp	r1, r3
 8005df6:	db05      	blt.n	8005e04 <_printf_float+0x1d4>
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	6121      	str	r1, [r4, #16]
 8005dfc:	07d8      	lsls	r0, r3, #31
 8005dfe:	d5ea      	bpl.n	8005dd6 <_printf_float+0x1a6>
 8005e00:	1c4b      	adds	r3, r1, #1
 8005e02:	e7e7      	b.n	8005dd4 <_printf_float+0x1a4>
 8005e04:	2900      	cmp	r1, #0
 8005e06:	bfd4      	ite	le
 8005e08:	f1c1 0202 	rsble	r2, r1, #2
 8005e0c:	2201      	movgt	r2, #1
 8005e0e:	4413      	add	r3, r2
 8005e10:	e7e0      	b.n	8005dd4 <_printf_float+0x1a4>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	055a      	lsls	r2, r3, #21
 8005e16:	d407      	bmi.n	8005e28 <_printf_float+0x1f8>
 8005e18:	6923      	ldr	r3, [r4, #16]
 8005e1a:	4642      	mov	r2, r8
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	4628      	mov	r0, r5
 8005e20:	47b8      	blx	r7
 8005e22:	3001      	adds	r0, #1
 8005e24:	d12c      	bne.n	8005e80 <_printf_float+0x250>
 8005e26:	e764      	b.n	8005cf2 <_printf_float+0xc2>
 8005e28:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e2c:	f240 80e0 	bls.w	8005ff0 <_printf_float+0x3c0>
 8005e30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e34:	2200      	movs	r2, #0
 8005e36:	2300      	movs	r3, #0
 8005e38:	f7fa fe4e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d034      	beq.n	8005eaa <_printf_float+0x27a>
 8005e40:	4a37      	ldr	r2, [pc, #220]	; (8005f20 <_printf_float+0x2f0>)
 8005e42:	2301      	movs	r3, #1
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	f43f af51 	beq.w	8005cf2 <_printf_float+0xc2>
 8005e50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e54:	429a      	cmp	r2, r3
 8005e56:	db02      	blt.n	8005e5e <_printf_float+0x22e>
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	07d8      	lsls	r0, r3, #31
 8005e5c:	d510      	bpl.n	8005e80 <_printf_float+0x250>
 8005e5e:	ee18 3a10 	vmov	r3, s16
 8005e62:	4652      	mov	r2, sl
 8005e64:	4631      	mov	r1, r6
 8005e66:	4628      	mov	r0, r5
 8005e68:	47b8      	blx	r7
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	f43f af41 	beq.w	8005cf2 <_printf_float+0xc2>
 8005e70:	f04f 0800 	mov.w	r8, #0
 8005e74:	f104 091a 	add.w	r9, r4, #26
 8005e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	4543      	cmp	r3, r8
 8005e7e:	dc09      	bgt.n	8005e94 <_printf_float+0x264>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	079b      	lsls	r3, r3, #30
 8005e84:	f100 8105 	bmi.w	8006092 <_printf_float+0x462>
 8005e88:	68e0      	ldr	r0, [r4, #12]
 8005e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e8c:	4298      	cmp	r0, r3
 8005e8e:	bfb8      	it	lt
 8005e90:	4618      	movlt	r0, r3
 8005e92:	e730      	b.n	8005cf6 <_printf_float+0xc6>
 8005e94:	2301      	movs	r3, #1
 8005e96:	464a      	mov	r2, r9
 8005e98:	4631      	mov	r1, r6
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	47b8      	blx	r7
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	f43f af27 	beq.w	8005cf2 <_printf_float+0xc2>
 8005ea4:	f108 0801 	add.w	r8, r8, #1
 8005ea8:	e7e6      	b.n	8005e78 <_printf_float+0x248>
 8005eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	dc39      	bgt.n	8005f24 <_printf_float+0x2f4>
 8005eb0:	4a1b      	ldr	r2, [pc, #108]	; (8005f20 <_printf_float+0x2f0>)
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	4631      	mov	r1, r6
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	47b8      	blx	r7
 8005eba:	3001      	adds	r0, #1
 8005ebc:	f43f af19 	beq.w	8005cf2 <_printf_float+0xc2>
 8005ec0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	d102      	bne.n	8005ece <_printf_float+0x29e>
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	07d9      	lsls	r1, r3, #31
 8005ecc:	d5d8      	bpl.n	8005e80 <_printf_float+0x250>
 8005ece:	ee18 3a10 	vmov	r3, s16
 8005ed2:	4652      	mov	r2, sl
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	47b8      	blx	r7
 8005eda:	3001      	adds	r0, #1
 8005edc:	f43f af09 	beq.w	8005cf2 <_printf_float+0xc2>
 8005ee0:	f04f 0900 	mov.w	r9, #0
 8005ee4:	f104 0a1a 	add.w	sl, r4, #26
 8005ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eea:	425b      	negs	r3, r3
 8005eec:	454b      	cmp	r3, r9
 8005eee:	dc01      	bgt.n	8005ef4 <_printf_float+0x2c4>
 8005ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ef2:	e792      	b.n	8005e1a <_printf_float+0x1ea>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	4652      	mov	r2, sl
 8005ef8:	4631      	mov	r1, r6
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b8      	blx	r7
 8005efe:	3001      	adds	r0, #1
 8005f00:	f43f aef7 	beq.w	8005cf2 <_printf_float+0xc2>
 8005f04:	f109 0901 	add.w	r9, r9, #1
 8005f08:	e7ee      	b.n	8005ee8 <_printf_float+0x2b8>
 8005f0a:	bf00      	nop
 8005f0c:	7fefffff 	.word	0x7fefffff
 8005f10:	08008888 	.word	0x08008888
 8005f14:	0800888c 	.word	0x0800888c
 8005f18:	08008894 	.word	0x08008894
 8005f1c:	08008890 	.word	0x08008890
 8005f20:	08008898 	.word	0x08008898
 8005f24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	bfa8      	it	ge
 8005f2c:	461a      	movge	r2, r3
 8005f2e:	2a00      	cmp	r2, #0
 8005f30:	4691      	mov	r9, r2
 8005f32:	dc37      	bgt.n	8005fa4 <_printf_float+0x374>
 8005f34:	f04f 0b00 	mov.w	fp, #0
 8005f38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f3c:	f104 021a 	add.w	r2, r4, #26
 8005f40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f42:	9305      	str	r3, [sp, #20]
 8005f44:	eba3 0309 	sub.w	r3, r3, r9
 8005f48:	455b      	cmp	r3, fp
 8005f4a:	dc33      	bgt.n	8005fb4 <_printf_float+0x384>
 8005f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f50:	429a      	cmp	r2, r3
 8005f52:	db3b      	blt.n	8005fcc <_printf_float+0x39c>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	07da      	lsls	r2, r3, #31
 8005f58:	d438      	bmi.n	8005fcc <_printf_float+0x39c>
 8005f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f5c:	9a05      	ldr	r2, [sp, #20]
 8005f5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f60:	1a9a      	subs	r2, r3, r2
 8005f62:	eba3 0901 	sub.w	r9, r3, r1
 8005f66:	4591      	cmp	r9, r2
 8005f68:	bfa8      	it	ge
 8005f6a:	4691      	movge	r9, r2
 8005f6c:	f1b9 0f00 	cmp.w	r9, #0
 8005f70:	dc35      	bgt.n	8005fde <_printf_float+0x3ae>
 8005f72:	f04f 0800 	mov.w	r8, #0
 8005f76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f7a:	f104 0a1a 	add.w	sl, r4, #26
 8005f7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f82:	1a9b      	subs	r3, r3, r2
 8005f84:	eba3 0309 	sub.w	r3, r3, r9
 8005f88:	4543      	cmp	r3, r8
 8005f8a:	f77f af79 	ble.w	8005e80 <_printf_float+0x250>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	4652      	mov	r2, sl
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	f43f aeaa 	beq.w	8005cf2 <_printf_float+0xc2>
 8005f9e:	f108 0801 	add.w	r8, r8, #1
 8005fa2:	e7ec      	b.n	8005f7e <_printf_float+0x34e>
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	4631      	mov	r1, r6
 8005fa8:	4642      	mov	r2, r8
 8005faa:	4628      	mov	r0, r5
 8005fac:	47b8      	blx	r7
 8005fae:	3001      	adds	r0, #1
 8005fb0:	d1c0      	bne.n	8005f34 <_printf_float+0x304>
 8005fb2:	e69e      	b.n	8005cf2 <_printf_float+0xc2>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	4628      	mov	r0, r5
 8005fba:	9205      	str	r2, [sp, #20]
 8005fbc:	47b8      	blx	r7
 8005fbe:	3001      	adds	r0, #1
 8005fc0:	f43f ae97 	beq.w	8005cf2 <_printf_float+0xc2>
 8005fc4:	9a05      	ldr	r2, [sp, #20]
 8005fc6:	f10b 0b01 	add.w	fp, fp, #1
 8005fca:	e7b9      	b.n	8005f40 <_printf_float+0x310>
 8005fcc:	ee18 3a10 	vmov	r3, s16
 8005fd0:	4652      	mov	r2, sl
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	d1be      	bne.n	8005f5a <_printf_float+0x32a>
 8005fdc:	e689      	b.n	8005cf2 <_printf_float+0xc2>
 8005fde:	9a05      	ldr	r2, [sp, #20]
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	4442      	add	r2, r8
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	d1c1      	bne.n	8005f72 <_printf_float+0x342>
 8005fee:	e680      	b.n	8005cf2 <_printf_float+0xc2>
 8005ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ff2:	2a01      	cmp	r2, #1
 8005ff4:	dc01      	bgt.n	8005ffa <_printf_float+0x3ca>
 8005ff6:	07db      	lsls	r3, r3, #31
 8005ff8:	d538      	bpl.n	800606c <_printf_float+0x43c>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	4642      	mov	r2, r8
 8005ffe:	4631      	mov	r1, r6
 8006000:	4628      	mov	r0, r5
 8006002:	47b8      	blx	r7
 8006004:	3001      	adds	r0, #1
 8006006:	f43f ae74 	beq.w	8005cf2 <_printf_float+0xc2>
 800600a:	ee18 3a10 	vmov	r3, s16
 800600e:	4652      	mov	r2, sl
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	f43f ae6b 	beq.w	8005cf2 <_printf_float+0xc2>
 800601c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006020:	2200      	movs	r2, #0
 8006022:	2300      	movs	r3, #0
 8006024:	f7fa fd58 	bl	8000ad8 <__aeabi_dcmpeq>
 8006028:	b9d8      	cbnz	r0, 8006062 <_printf_float+0x432>
 800602a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602c:	f108 0201 	add.w	r2, r8, #1
 8006030:	3b01      	subs	r3, #1
 8006032:	4631      	mov	r1, r6
 8006034:	4628      	mov	r0, r5
 8006036:	47b8      	blx	r7
 8006038:	3001      	adds	r0, #1
 800603a:	d10e      	bne.n	800605a <_printf_float+0x42a>
 800603c:	e659      	b.n	8005cf2 <_printf_float+0xc2>
 800603e:	2301      	movs	r3, #1
 8006040:	4652      	mov	r2, sl
 8006042:	4631      	mov	r1, r6
 8006044:	4628      	mov	r0, r5
 8006046:	47b8      	blx	r7
 8006048:	3001      	adds	r0, #1
 800604a:	f43f ae52 	beq.w	8005cf2 <_printf_float+0xc2>
 800604e:	f108 0801 	add.w	r8, r8, #1
 8006052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006054:	3b01      	subs	r3, #1
 8006056:	4543      	cmp	r3, r8
 8006058:	dcf1      	bgt.n	800603e <_printf_float+0x40e>
 800605a:	464b      	mov	r3, r9
 800605c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006060:	e6dc      	b.n	8005e1c <_printf_float+0x1ec>
 8006062:	f04f 0800 	mov.w	r8, #0
 8006066:	f104 0a1a 	add.w	sl, r4, #26
 800606a:	e7f2      	b.n	8006052 <_printf_float+0x422>
 800606c:	2301      	movs	r3, #1
 800606e:	4642      	mov	r2, r8
 8006070:	e7df      	b.n	8006032 <_printf_float+0x402>
 8006072:	2301      	movs	r3, #1
 8006074:	464a      	mov	r2, r9
 8006076:	4631      	mov	r1, r6
 8006078:	4628      	mov	r0, r5
 800607a:	47b8      	blx	r7
 800607c:	3001      	adds	r0, #1
 800607e:	f43f ae38 	beq.w	8005cf2 <_printf_float+0xc2>
 8006082:	f108 0801 	add.w	r8, r8, #1
 8006086:	68e3      	ldr	r3, [r4, #12]
 8006088:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800608a:	1a5b      	subs	r3, r3, r1
 800608c:	4543      	cmp	r3, r8
 800608e:	dcf0      	bgt.n	8006072 <_printf_float+0x442>
 8006090:	e6fa      	b.n	8005e88 <_printf_float+0x258>
 8006092:	f04f 0800 	mov.w	r8, #0
 8006096:	f104 0919 	add.w	r9, r4, #25
 800609a:	e7f4      	b.n	8006086 <_printf_float+0x456>

0800609c <_printf_common>:
 800609c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	4616      	mov	r6, r2
 80060a2:	4699      	mov	r9, r3
 80060a4:	688a      	ldr	r2, [r1, #8]
 80060a6:	690b      	ldr	r3, [r1, #16]
 80060a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060ac:	4293      	cmp	r3, r2
 80060ae:	bfb8      	it	lt
 80060b0:	4613      	movlt	r3, r2
 80060b2:	6033      	str	r3, [r6, #0]
 80060b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060b8:	4607      	mov	r7, r0
 80060ba:	460c      	mov	r4, r1
 80060bc:	b10a      	cbz	r2, 80060c2 <_printf_common+0x26>
 80060be:	3301      	adds	r3, #1
 80060c0:	6033      	str	r3, [r6, #0]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	0699      	lsls	r1, r3, #26
 80060c6:	bf42      	ittt	mi
 80060c8:	6833      	ldrmi	r3, [r6, #0]
 80060ca:	3302      	addmi	r3, #2
 80060cc:	6033      	strmi	r3, [r6, #0]
 80060ce:	6825      	ldr	r5, [r4, #0]
 80060d0:	f015 0506 	ands.w	r5, r5, #6
 80060d4:	d106      	bne.n	80060e4 <_printf_common+0x48>
 80060d6:	f104 0a19 	add.w	sl, r4, #25
 80060da:	68e3      	ldr	r3, [r4, #12]
 80060dc:	6832      	ldr	r2, [r6, #0]
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	42ab      	cmp	r3, r5
 80060e2:	dc26      	bgt.n	8006132 <_printf_common+0x96>
 80060e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060e8:	1e13      	subs	r3, r2, #0
 80060ea:	6822      	ldr	r2, [r4, #0]
 80060ec:	bf18      	it	ne
 80060ee:	2301      	movne	r3, #1
 80060f0:	0692      	lsls	r2, r2, #26
 80060f2:	d42b      	bmi.n	800614c <_printf_common+0xb0>
 80060f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060f8:	4649      	mov	r1, r9
 80060fa:	4638      	mov	r0, r7
 80060fc:	47c0      	blx	r8
 80060fe:	3001      	adds	r0, #1
 8006100:	d01e      	beq.n	8006140 <_printf_common+0xa4>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	68e5      	ldr	r5, [r4, #12]
 8006106:	6832      	ldr	r2, [r6, #0]
 8006108:	f003 0306 	and.w	r3, r3, #6
 800610c:	2b04      	cmp	r3, #4
 800610e:	bf08      	it	eq
 8006110:	1aad      	subeq	r5, r5, r2
 8006112:	68a3      	ldr	r3, [r4, #8]
 8006114:	6922      	ldr	r2, [r4, #16]
 8006116:	bf0c      	ite	eq
 8006118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800611c:	2500      	movne	r5, #0
 800611e:	4293      	cmp	r3, r2
 8006120:	bfc4      	itt	gt
 8006122:	1a9b      	subgt	r3, r3, r2
 8006124:	18ed      	addgt	r5, r5, r3
 8006126:	2600      	movs	r6, #0
 8006128:	341a      	adds	r4, #26
 800612a:	42b5      	cmp	r5, r6
 800612c:	d11a      	bne.n	8006164 <_printf_common+0xc8>
 800612e:	2000      	movs	r0, #0
 8006130:	e008      	b.n	8006144 <_printf_common+0xa8>
 8006132:	2301      	movs	r3, #1
 8006134:	4652      	mov	r2, sl
 8006136:	4649      	mov	r1, r9
 8006138:	4638      	mov	r0, r7
 800613a:	47c0      	blx	r8
 800613c:	3001      	adds	r0, #1
 800613e:	d103      	bne.n	8006148 <_printf_common+0xac>
 8006140:	f04f 30ff 	mov.w	r0, #4294967295
 8006144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006148:	3501      	adds	r5, #1
 800614a:	e7c6      	b.n	80060da <_printf_common+0x3e>
 800614c:	18e1      	adds	r1, r4, r3
 800614e:	1c5a      	adds	r2, r3, #1
 8006150:	2030      	movs	r0, #48	; 0x30
 8006152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006156:	4422      	add	r2, r4
 8006158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800615c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006160:	3302      	adds	r3, #2
 8006162:	e7c7      	b.n	80060f4 <_printf_common+0x58>
 8006164:	2301      	movs	r3, #1
 8006166:	4622      	mov	r2, r4
 8006168:	4649      	mov	r1, r9
 800616a:	4638      	mov	r0, r7
 800616c:	47c0      	blx	r8
 800616e:	3001      	adds	r0, #1
 8006170:	d0e6      	beq.n	8006140 <_printf_common+0xa4>
 8006172:	3601      	adds	r6, #1
 8006174:	e7d9      	b.n	800612a <_printf_common+0x8e>
	...

08006178 <_printf_i>:
 8006178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800617c:	7e0f      	ldrb	r7, [r1, #24]
 800617e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006180:	2f78      	cmp	r7, #120	; 0x78
 8006182:	4691      	mov	r9, r2
 8006184:	4680      	mov	r8, r0
 8006186:	460c      	mov	r4, r1
 8006188:	469a      	mov	sl, r3
 800618a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800618e:	d807      	bhi.n	80061a0 <_printf_i+0x28>
 8006190:	2f62      	cmp	r7, #98	; 0x62
 8006192:	d80a      	bhi.n	80061aa <_printf_i+0x32>
 8006194:	2f00      	cmp	r7, #0
 8006196:	f000 80d8 	beq.w	800634a <_printf_i+0x1d2>
 800619a:	2f58      	cmp	r7, #88	; 0x58
 800619c:	f000 80a3 	beq.w	80062e6 <_printf_i+0x16e>
 80061a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061a8:	e03a      	b.n	8006220 <_printf_i+0xa8>
 80061aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061ae:	2b15      	cmp	r3, #21
 80061b0:	d8f6      	bhi.n	80061a0 <_printf_i+0x28>
 80061b2:	a101      	add	r1, pc, #4	; (adr r1, 80061b8 <_printf_i+0x40>)
 80061b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b8:	08006211 	.word	0x08006211
 80061bc:	08006225 	.word	0x08006225
 80061c0:	080061a1 	.word	0x080061a1
 80061c4:	080061a1 	.word	0x080061a1
 80061c8:	080061a1 	.word	0x080061a1
 80061cc:	080061a1 	.word	0x080061a1
 80061d0:	08006225 	.word	0x08006225
 80061d4:	080061a1 	.word	0x080061a1
 80061d8:	080061a1 	.word	0x080061a1
 80061dc:	080061a1 	.word	0x080061a1
 80061e0:	080061a1 	.word	0x080061a1
 80061e4:	08006331 	.word	0x08006331
 80061e8:	08006255 	.word	0x08006255
 80061ec:	08006313 	.word	0x08006313
 80061f0:	080061a1 	.word	0x080061a1
 80061f4:	080061a1 	.word	0x080061a1
 80061f8:	08006353 	.word	0x08006353
 80061fc:	080061a1 	.word	0x080061a1
 8006200:	08006255 	.word	0x08006255
 8006204:	080061a1 	.word	0x080061a1
 8006208:	080061a1 	.word	0x080061a1
 800620c:	0800631b 	.word	0x0800631b
 8006210:	682b      	ldr	r3, [r5, #0]
 8006212:	1d1a      	adds	r2, r3, #4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	602a      	str	r2, [r5, #0]
 8006218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800621c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006220:	2301      	movs	r3, #1
 8006222:	e0a3      	b.n	800636c <_printf_i+0x1f4>
 8006224:	6820      	ldr	r0, [r4, #0]
 8006226:	6829      	ldr	r1, [r5, #0]
 8006228:	0606      	lsls	r6, r0, #24
 800622a:	f101 0304 	add.w	r3, r1, #4
 800622e:	d50a      	bpl.n	8006246 <_printf_i+0xce>
 8006230:	680e      	ldr	r6, [r1, #0]
 8006232:	602b      	str	r3, [r5, #0]
 8006234:	2e00      	cmp	r6, #0
 8006236:	da03      	bge.n	8006240 <_printf_i+0xc8>
 8006238:	232d      	movs	r3, #45	; 0x2d
 800623a:	4276      	negs	r6, r6
 800623c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006240:	485e      	ldr	r0, [pc, #376]	; (80063bc <_printf_i+0x244>)
 8006242:	230a      	movs	r3, #10
 8006244:	e019      	b.n	800627a <_printf_i+0x102>
 8006246:	680e      	ldr	r6, [r1, #0]
 8006248:	602b      	str	r3, [r5, #0]
 800624a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800624e:	bf18      	it	ne
 8006250:	b236      	sxthne	r6, r6
 8006252:	e7ef      	b.n	8006234 <_printf_i+0xbc>
 8006254:	682b      	ldr	r3, [r5, #0]
 8006256:	6820      	ldr	r0, [r4, #0]
 8006258:	1d19      	adds	r1, r3, #4
 800625a:	6029      	str	r1, [r5, #0]
 800625c:	0601      	lsls	r1, r0, #24
 800625e:	d501      	bpl.n	8006264 <_printf_i+0xec>
 8006260:	681e      	ldr	r6, [r3, #0]
 8006262:	e002      	b.n	800626a <_printf_i+0xf2>
 8006264:	0646      	lsls	r6, r0, #25
 8006266:	d5fb      	bpl.n	8006260 <_printf_i+0xe8>
 8006268:	881e      	ldrh	r6, [r3, #0]
 800626a:	4854      	ldr	r0, [pc, #336]	; (80063bc <_printf_i+0x244>)
 800626c:	2f6f      	cmp	r7, #111	; 0x6f
 800626e:	bf0c      	ite	eq
 8006270:	2308      	moveq	r3, #8
 8006272:	230a      	movne	r3, #10
 8006274:	2100      	movs	r1, #0
 8006276:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800627a:	6865      	ldr	r5, [r4, #4]
 800627c:	60a5      	str	r5, [r4, #8]
 800627e:	2d00      	cmp	r5, #0
 8006280:	bfa2      	ittt	ge
 8006282:	6821      	ldrge	r1, [r4, #0]
 8006284:	f021 0104 	bicge.w	r1, r1, #4
 8006288:	6021      	strge	r1, [r4, #0]
 800628a:	b90e      	cbnz	r6, 8006290 <_printf_i+0x118>
 800628c:	2d00      	cmp	r5, #0
 800628e:	d04d      	beq.n	800632c <_printf_i+0x1b4>
 8006290:	4615      	mov	r5, r2
 8006292:	fbb6 f1f3 	udiv	r1, r6, r3
 8006296:	fb03 6711 	mls	r7, r3, r1, r6
 800629a:	5dc7      	ldrb	r7, [r0, r7]
 800629c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80062a0:	4637      	mov	r7, r6
 80062a2:	42bb      	cmp	r3, r7
 80062a4:	460e      	mov	r6, r1
 80062a6:	d9f4      	bls.n	8006292 <_printf_i+0x11a>
 80062a8:	2b08      	cmp	r3, #8
 80062aa:	d10b      	bne.n	80062c4 <_printf_i+0x14c>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	07de      	lsls	r6, r3, #31
 80062b0:	d508      	bpl.n	80062c4 <_printf_i+0x14c>
 80062b2:	6923      	ldr	r3, [r4, #16]
 80062b4:	6861      	ldr	r1, [r4, #4]
 80062b6:	4299      	cmp	r1, r3
 80062b8:	bfde      	ittt	le
 80062ba:	2330      	movle	r3, #48	; 0x30
 80062bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80062c4:	1b52      	subs	r2, r2, r5
 80062c6:	6122      	str	r2, [r4, #16]
 80062c8:	f8cd a000 	str.w	sl, [sp]
 80062cc:	464b      	mov	r3, r9
 80062ce:	aa03      	add	r2, sp, #12
 80062d0:	4621      	mov	r1, r4
 80062d2:	4640      	mov	r0, r8
 80062d4:	f7ff fee2 	bl	800609c <_printf_common>
 80062d8:	3001      	adds	r0, #1
 80062da:	d14c      	bne.n	8006376 <_printf_i+0x1fe>
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	b004      	add	sp, #16
 80062e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e6:	4835      	ldr	r0, [pc, #212]	; (80063bc <_printf_i+0x244>)
 80062e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062ec:	6829      	ldr	r1, [r5, #0]
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80062f4:	6029      	str	r1, [r5, #0]
 80062f6:	061d      	lsls	r5, r3, #24
 80062f8:	d514      	bpl.n	8006324 <_printf_i+0x1ac>
 80062fa:	07df      	lsls	r7, r3, #31
 80062fc:	bf44      	itt	mi
 80062fe:	f043 0320 	orrmi.w	r3, r3, #32
 8006302:	6023      	strmi	r3, [r4, #0]
 8006304:	b91e      	cbnz	r6, 800630e <_printf_i+0x196>
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	f023 0320 	bic.w	r3, r3, #32
 800630c:	6023      	str	r3, [r4, #0]
 800630e:	2310      	movs	r3, #16
 8006310:	e7b0      	b.n	8006274 <_printf_i+0xfc>
 8006312:	6823      	ldr	r3, [r4, #0]
 8006314:	f043 0320 	orr.w	r3, r3, #32
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	2378      	movs	r3, #120	; 0x78
 800631c:	4828      	ldr	r0, [pc, #160]	; (80063c0 <_printf_i+0x248>)
 800631e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006322:	e7e3      	b.n	80062ec <_printf_i+0x174>
 8006324:	0659      	lsls	r1, r3, #25
 8006326:	bf48      	it	mi
 8006328:	b2b6      	uxthmi	r6, r6
 800632a:	e7e6      	b.n	80062fa <_printf_i+0x182>
 800632c:	4615      	mov	r5, r2
 800632e:	e7bb      	b.n	80062a8 <_printf_i+0x130>
 8006330:	682b      	ldr	r3, [r5, #0]
 8006332:	6826      	ldr	r6, [r4, #0]
 8006334:	6961      	ldr	r1, [r4, #20]
 8006336:	1d18      	adds	r0, r3, #4
 8006338:	6028      	str	r0, [r5, #0]
 800633a:	0635      	lsls	r5, r6, #24
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	d501      	bpl.n	8006344 <_printf_i+0x1cc>
 8006340:	6019      	str	r1, [r3, #0]
 8006342:	e002      	b.n	800634a <_printf_i+0x1d2>
 8006344:	0670      	lsls	r0, r6, #25
 8006346:	d5fb      	bpl.n	8006340 <_printf_i+0x1c8>
 8006348:	8019      	strh	r1, [r3, #0]
 800634a:	2300      	movs	r3, #0
 800634c:	6123      	str	r3, [r4, #16]
 800634e:	4615      	mov	r5, r2
 8006350:	e7ba      	b.n	80062c8 <_printf_i+0x150>
 8006352:	682b      	ldr	r3, [r5, #0]
 8006354:	1d1a      	adds	r2, r3, #4
 8006356:	602a      	str	r2, [r5, #0]
 8006358:	681d      	ldr	r5, [r3, #0]
 800635a:	6862      	ldr	r2, [r4, #4]
 800635c:	2100      	movs	r1, #0
 800635e:	4628      	mov	r0, r5
 8006360:	f7f9 ff46 	bl	80001f0 <memchr>
 8006364:	b108      	cbz	r0, 800636a <_printf_i+0x1f2>
 8006366:	1b40      	subs	r0, r0, r5
 8006368:	6060      	str	r0, [r4, #4]
 800636a:	6863      	ldr	r3, [r4, #4]
 800636c:	6123      	str	r3, [r4, #16]
 800636e:	2300      	movs	r3, #0
 8006370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006374:	e7a8      	b.n	80062c8 <_printf_i+0x150>
 8006376:	6923      	ldr	r3, [r4, #16]
 8006378:	462a      	mov	r2, r5
 800637a:	4649      	mov	r1, r9
 800637c:	4640      	mov	r0, r8
 800637e:	47d0      	blx	sl
 8006380:	3001      	adds	r0, #1
 8006382:	d0ab      	beq.n	80062dc <_printf_i+0x164>
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	079b      	lsls	r3, r3, #30
 8006388:	d413      	bmi.n	80063b2 <_printf_i+0x23a>
 800638a:	68e0      	ldr	r0, [r4, #12]
 800638c:	9b03      	ldr	r3, [sp, #12]
 800638e:	4298      	cmp	r0, r3
 8006390:	bfb8      	it	lt
 8006392:	4618      	movlt	r0, r3
 8006394:	e7a4      	b.n	80062e0 <_printf_i+0x168>
 8006396:	2301      	movs	r3, #1
 8006398:	4632      	mov	r2, r6
 800639a:	4649      	mov	r1, r9
 800639c:	4640      	mov	r0, r8
 800639e:	47d0      	blx	sl
 80063a0:	3001      	adds	r0, #1
 80063a2:	d09b      	beq.n	80062dc <_printf_i+0x164>
 80063a4:	3501      	adds	r5, #1
 80063a6:	68e3      	ldr	r3, [r4, #12]
 80063a8:	9903      	ldr	r1, [sp, #12]
 80063aa:	1a5b      	subs	r3, r3, r1
 80063ac:	42ab      	cmp	r3, r5
 80063ae:	dcf2      	bgt.n	8006396 <_printf_i+0x21e>
 80063b0:	e7eb      	b.n	800638a <_printf_i+0x212>
 80063b2:	2500      	movs	r5, #0
 80063b4:	f104 0619 	add.w	r6, r4, #25
 80063b8:	e7f5      	b.n	80063a6 <_printf_i+0x22e>
 80063ba:	bf00      	nop
 80063bc:	0800889a 	.word	0x0800889a
 80063c0:	080088ab 	.word	0x080088ab

080063c4 <iprintf>:
 80063c4:	b40f      	push	{r0, r1, r2, r3}
 80063c6:	4b0a      	ldr	r3, [pc, #40]	; (80063f0 <iprintf+0x2c>)
 80063c8:	b513      	push	{r0, r1, r4, lr}
 80063ca:	681c      	ldr	r4, [r3, #0]
 80063cc:	b124      	cbz	r4, 80063d8 <iprintf+0x14>
 80063ce:	69a3      	ldr	r3, [r4, #24]
 80063d0:	b913      	cbnz	r3, 80063d8 <iprintf+0x14>
 80063d2:	4620      	mov	r0, r4
 80063d4:	f001 f8d8 	bl	8007588 <__sinit>
 80063d8:	ab05      	add	r3, sp, #20
 80063da:	9a04      	ldr	r2, [sp, #16]
 80063dc:	68a1      	ldr	r1, [r4, #8]
 80063de:	9301      	str	r3, [sp, #4]
 80063e0:	4620      	mov	r0, r4
 80063e2:	f001 fe95 	bl	8008110 <_vfiprintf_r>
 80063e6:	b002      	add	sp, #8
 80063e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063ec:	b004      	add	sp, #16
 80063ee:	4770      	bx	lr
 80063f0:	20000010 	.word	0x20000010

080063f4 <_puts_r>:
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	460e      	mov	r6, r1
 80063f8:	4605      	mov	r5, r0
 80063fa:	b118      	cbz	r0, 8006404 <_puts_r+0x10>
 80063fc:	6983      	ldr	r3, [r0, #24]
 80063fe:	b90b      	cbnz	r3, 8006404 <_puts_r+0x10>
 8006400:	f001 f8c2 	bl	8007588 <__sinit>
 8006404:	69ab      	ldr	r3, [r5, #24]
 8006406:	68ac      	ldr	r4, [r5, #8]
 8006408:	b913      	cbnz	r3, 8006410 <_puts_r+0x1c>
 800640a:	4628      	mov	r0, r5
 800640c:	f001 f8bc 	bl	8007588 <__sinit>
 8006410:	4b2c      	ldr	r3, [pc, #176]	; (80064c4 <_puts_r+0xd0>)
 8006412:	429c      	cmp	r4, r3
 8006414:	d120      	bne.n	8006458 <_puts_r+0x64>
 8006416:	686c      	ldr	r4, [r5, #4]
 8006418:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800641a:	07db      	lsls	r3, r3, #31
 800641c:	d405      	bmi.n	800642a <_puts_r+0x36>
 800641e:	89a3      	ldrh	r3, [r4, #12]
 8006420:	0598      	lsls	r0, r3, #22
 8006422:	d402      	bmi.n	800642a <_puts_r+0x36>
 8006424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006426:	f001 f952 	bl	80076ce <__retarget_lock_acquire_recursive>
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	0719      	lsls	r1, r3, #28
 800642e:	d51d      	bpl.n	800646c <_puts_r+0x78>
 8006430:	6923      	ldr	r3, [r4, #16]
 8006432:	b1db      	cbz	r3, 800646c <_puts_r+0x78>
 8006434:	3e01      	subs	r6, #1
 8006436:	68a3      	ldr	r3, [r4, #8]
 8006438:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800643c:	3b01      	subs	r3, #1
 800643e:	60a3      	str	r3, [r4, #8]
 8006440:	bb39      	cbnz	r1, 8006492 <_puts_r+0x9e>
 8006442:	2b00      	cmp	r3, #0
 8006444:	da38      	bge.n	80064b8 <_puts_r+0xc4>
 8006446:	4622      	mov	r2, r4
 8006448:	210a      	movs	r1, #10
 800644a:	4628      	mov	r0, r5
 800644c:	f000 f848 	bl	80064e0 <__swbuf_r>
 8006450:	3001      	adds	r0, #1
 8006452:	d011      	beq.n	8006478 <_puts_r+0x84>
 8006454:	250a      	movs	r5, #10
 8006456:	e011      	b.n	800647c <_puts_r+0x88>
 8006458:	4b1b      	ldr	r3, [pc, #108]	; (80064c8 <_puts_r+0xd4>)
 800645a:	429c      	cmp	r4, r3
 800645c:	d101      	bne.n	8006462 <_puts_r+0x6e>
 800645e:	68ac      	ldr	r4, [r5, #8]
 8006460:	e7da      	b.n	8006418 <_puts_r+0x24>
 8006462:	4b1a      	ldr	r3, [pc, #104]	; (80064cc <_puts_r+0xd8>)
 8006464:	429c      	cmp	r4, r3
 8006466:	bf08      	it	eq
 8006468:	68ec      	ldreq	r4, [r5, #12]
 800646a:	e7d5      	b.n	8006418 <_puts_r+0x24>
 800646c:	4621      	mov	r1, r4
 800646e:	4628      	mov	r0, r5
 8006470:	f000 f888 	bl	8006584 <__swsetup_r>
 8006474:	2800      	cmp	r0, #0
 8006476:	d0dd      	beq.n	8006434 <_puts_r+0x40>
 8006478:	f04f 35ff 	mov.w	r5, #4294967295
 800647c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800647e:	07da      	lsls	r2, r3, #31
 8006480:	d405      	bmi.n	800648e <_puts_r+0x9a>
 8006482:	89a3      	ldrh	r3, [r4, #12]
 8006484:	059b      	lsls	r3, r3, #22
 8006486:	d402      	bmi.n	800648e <_puts_r+0x9a>
 8006488:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800648a:	f001 f921 	bl	80076d0 <__retarget_lock_release_recursive>
 800648e:	4628      	mov	r0, r5
 8006490:	bd70      	pop	{r4, r5, r6, pc}
 8006492:	2b00      	cmp	r3, #0
 8006494:	da04      	bge.n	80064a0 <_puts_r+0xac>
 8006496:	69a2      	ldr	r2, [r4, #24]
 8006498:	429a      	cmp	r2, r3
 800649a:	dc06      	bgt.n	80064aa <_puts_r+0xb6>
 800649c:	290a      	cmp	r1, #10
 800649e:	d004      	beq.n	80064aa <_puts_r+0xb6>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	1c5a      	adds	r2, r3, #1
 80064a4:	6022      	str	r2, [r4, #0]
 80064a6:	7019      	strb	r1, [r3, #0]
 80064a8:	e7c5      	b.n	8006436 <_puts_r+0x42>
 80064aa:	4622      	mov	r2, r4
 80064ac:	4628      	mov	r0, r5
 80064ae:	f000 f817 	bl	80064e0 <__swbuf_r>
 80064b2:	3001      	adds	r0, #1
 80064b4:	d1bf      	bne.n	8006436 <_puts_r+0x42>
 80064b6:	e7df      	b.n	8006478 <_puts_r+0x84>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	250a      	movs	r5, #10
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	6022      	str	r2, [r4, #0]
 80064c0:	701d      	strb	r5, [r3, #0]
 80064c2:	e7db      	b.n	800647c <_puts_r+0x88>
 80064c4:	0800896c 	.word	0x0800896c
 80064c8:	0800898c 	.word	0x0800898c
 80064cc:	0800894c 	.word	0x0800894c

080064d0 <puts>:
 80064d0:	4b02      	ldr	r3, [pc, #8]	; (80064dc <puts+0xc>)
 80064d2:	4601      	mov	r1, r0
 80064d4:	6818      	ldr	r0, [r3, #0]
 80064d6:	f7ff bf8d 	b.w	80063f4 <_puts_r>
 80064da:	bf00      	nop
 80064dc:	20000010 	.word	0x20000010

080064e0 <__swbuf_r>:
 80064e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e2:	460e      	mov	r6, r1
 80064e4:	4614      	mov	r4, r2
 80064e6:	4605      	mov	r5, r0
 80064e8:	b118      	cbz	r0, 80064f2 <__swbuf_r+0x12>
 80064ea:	6983      	ldr	r3, [r0, #24]
 80064ec:	b90b      	cbnz	r3, 80064f2 <__swbuf_r+0x12>
 80064ee:	f001 f84b 	bl	8007588 <__sinit>
 80064f2:	4b21      	ldr	r3, [pc, #132]	; (8006578 <__swbuf_r+0x98>)
 80064f4:	429c      	cmp	r4, r3
 80064f6:	d12b      	bne.n	8006550 <__swbuf_r+0x70>
 80064f8:	686c      	ldr	r4, [r5, #4]
 80064fa:	69a3      	ldr	r3, [r4, #24]
 80064fc:	60a3      	str	r3, [r4, #8]
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	071a      	lsls	r2, r3, #28
 8006502:	d52f      	bpl.n	8006564 <__swbuf_r+0x84>
 8006504:	6923      	ldr	r3, [r4, #16]
 8006506:	b36b      	cbz	r3, 8006564 <__swbuf_r+0x84>
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	6820      	ldr	r0, [r4, #0]
 800650c:	1ac0      	subs	r0, r0, r3
 800650e:	6963      	ldr	r3, [r4, #20]
 8006510:	b2f6      	uxtb	r6, r6
 8006512:	4283      	cmp	r3, r0
 8006514:	4637      	mov	r7, r6
 8006516:	dc04      	bgt.n	8006522 <__swbuf_r+0x42>
 8006518:	4621      	mov	r1, r4
 800651a:	4628      	mov	r0, r5
 800651c:	f000 ffa0 	bl	8007460 <_fflush_r>
 8006520:	bb30      	cbnz	r0, 8006570 <__swbuf_r+0x90>
 8006522:	68a3      	ldr	r3, [r4, #8]
 8006524:	3b01      	subs	r3, #1
 8006526:	60a3      	str	r3, [r4, #8]
 8006528:	6823      	ldr	r3, [r4, #0]
 800652a:	1c5a      	adds	r2, r3, #1
 800652c:	6022      	str	r2, [r4, #0]
 800652e:	701e      	strb	r6, [r3, #0]
 8006530:	6963      	ldr	r3, [r4, #20]
 8006532:	3001      	adds	r0, #1
 8006534:	4283      	cmp	r3, r0
 8006536:	d004      	beq.n	8006542 <__swbuf_r+0x62>
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	07db      	lsls	r3, r3, #31
 800653c:	d506      	bpl.n	800654c <__swbuf_r+0x6c>
 800653e:	2e0a      	cmp	r6, #10
 8006540:	d104      	bne.n	800654c <__swbuf_r+0x6c>
 8006542:	4621      	mov	r1, r4
 8006544:	4628      	mov	r0, r5
 8006546:	f000 ff8b 	bl	8007460 <_fflush_r>
 800654a:	b988      	cbnz	r0, 8006570 <__swbuf_r+0x90>
 800654c:	4638      	mov	r0, r7
 800654e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006550:	4b0a      	ldr	r3, [pc, #40]	; (800657c <__swbuf_r+0x9c>)
 8006552:	429c      	cmp	r4, r3
 8006554:	d101      	bne.n	800655a <__swbuf_r+0x7a>
 8006556:	68ac      	ldr	r4, [r5, #8]
 8006558:	e7cf      	b.n	80064fa <__swbuf_r+0x1a>
 800655a:	4b09      	ldr	r3, [pc, #36]	; (8006580 <__swbuf_r+0xa0>)
 800655c:	429c      	cmp	r4, r3
 800655e:	bf08      	it	eq
 8006560:	68ec      	ldreq	r4, [r5, #12]
 8006562:	e7ca      	b.n	80064fa <__swbuf_r+0x1a>
 8006564:	4621      	mov	r1, r4
 8006566:	4628      	mov	r0, r5
 8006568:	f000 f80c 	bl	8006584 <__swsetup_r>
 800656c:	2800      	cmp	r0, #0
 800656e:	d0cb      	beq.n	8006508 <__swbuf_r+0x28>
 8006570:	f04f 37ff 	mov.w	r7, #4294967295
 8006574:	e7ea      	b.n	800654c <__swbuf_r+0x6c>
 8006576:	bf00      	nop
 8006578:	0800896c 	.word	0x0800896c
 800657c:	0800898c 	.word	0x0800898c
 8006580:	0800894c 	.word	0x0800894c

08006584 <__swsetup_r>:
 8006584:	4b32      	ldr	r3, [pc, #200]	; (8006650 <__swsetup_r+0xcc>)
 8006586:	b570      	push	{r4, r5, r6, lr}
 8006588:	681d      	ldr	r5, [r3, #0]
 800658a:	4606      	mov	r6, r0
 800658c:	460c      	mov	r4, r1
 800658e:	b125      	cbz	r5, 800659a <__swsetup_r+0x16>
 8006590:	69ab      	ldr	r3, [r5, #24]
 8006592:	b913      	cbnz	r3, 800659a <__swsetup_r+0x16>
 8006594:	4628      	mov	r0, r5
 8006596:	f000 fff7 	bl	8007588 <__sinit>
 800659a:	4b2e      	ldr	r3, [pc, #184]	; (8006654 <__swsetup_r+0xd0>)
 800659c:	429c      	cmp	r4, r3
 800659e:	d10f      	bne.n	80065c0 <__swsetup_r+0x3c>
 80065a0:	686c      	ldr	r4, [r5, #4]
 80065a2:	89a3      	ldrh	r3, [r4, #12]
 80065a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065a8:	0719      	lsls	r1, r3, #28
 80065aa:	d42c      	bmi.n	8006606 <__swsetup_r+0x82>
 80065ac:	06dd      	lsls	r5, r3, #27
 80065ae:	d411      	bmi.n	80065d4 <__swsetup_r+0x50>
 80065b0:	2309      	movs	r3, #9
 80065b2:	6033      	str	r3, [r6, #0]
 80065b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	f04f 30ff 	mov.w	r0, #4294967295
 80065be:	e03e      	b.n	800663e <__swsetup_r+0xba>
 80065c0:	4b25      	ldr	r3, [pc, #148]	; (8006658 <__swsetup_r+0xd4>)
 80065c2:	429c      	cmp	r4, r3
 80065c4:	d101      	bne.n	80065ca <__swsetup_r+0x46>
 80065c6:	68ac      	ldr	r4, [r5, #8]
 80065c8:	e7eb      	b.n	80065a2 <__swsetup_r+0x1e>
 80065ca:	4b24      	ldr	r3, [pc, #144]	; (800665c <__swsetup_r+0xd8>)
 80065cc:	429c      	cmp	r4, r3
 80065ce:	bf08      	it	eq
 80065d0:	68ec      	ldreq	r4, [r5, #12]
 80065d2:	e7e6      	b.n	80065a2 <__swsetup_r+0x1e>
 80065d4:	0758      	lsls	r0, r3, #29
 80065d6:	d512      	bpl.n	80065fe <__swsetup_r+0x7a>
 80065d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065da:	b141      	cbz	r1, 80065ee <__swsetup_r+0x6a>
 80065dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065e0:	4299      	cmp	r1, r3
 80065e2:	d002      	beq.n	80065ea <__swsetup_r+0x66>
 80065e4:	4630      	mov	r0, r6
 80065e6:	f001 fc89 	bl	8007efc <_free_r>
 80065ea:	2300      	movs	r3, #0
 80065ec:	6363      	str	r3, [r4, #52]	; 0x34
 80065ee:	89a3      	ldrh	r3, [r4, #12]
 80065f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065f4:	81a3      	strh	r3, [r4, #12]
 80065f6:	2300      	movs	r3, #0
 80065f8:	6063      	str	r3, [r4, #4]
 80065fa:	6923      	ldr	r3, [r4, #16]
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	f043 0308 	orr.w	r3, r3, #8
 8006604:	81a3      	strh	r3, [r4, #12]
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	b94b      	cbnz	r3, 800661e <__swsetup_r+0x9a>
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006614:	d003      	beq.n	800661e <__swsetup_r+0x9a>
 8006616:	4621      	mov	r1, r4
 8006618:	4630      	mov	r0, r6
 800661a:	f001 f87f 	bl	800771c <__smakebuf_r>
 800661e:	89a0      	ldrh	r0, [r4, #12]
 8006620:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006624:	f010 0301 	ands.w	r3, r0, #1
 8006628:	d00a      	beq.n	8006640 <__swsetup_r+0xbc>
 800662a:	2300      	movs	r3, #0
 800662c:	60a3      	str	r3, [r4, #8]
 800662e:	6963      	ldr	r3, [r4, #20]
 8006630:	425b      	negs	r3, r3
 8006632:	61a3      	str	r3, [r4, #24]
 8006634:	6923      	ldr	r3, [r4, #16]
 8006636:	b943      	cbnz	r3, 800664a <__swsetup_r+0xc6>
 8006638:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800663c:	d1ba      	bne.n	80065b4 <__swsetup_r+0x30>
 800663e:	bd70      	pop	{r4, r5, r6, pc}
 8006640:	0781      	lsls	r1, r0, #30
 8006642:	bf58      	it	pl
 8006644:	6963      	ldrpl	r3, [r4, #20]
 8006646:	60a3      	str	r3, [r4, #8]
 8006648:	e7f4      	b.n	8006634 <__swsetup_r+0xb0>
 800664a:	2000      	movs	r0, #0
 800664c:	e7f7      	b.n	800663e <__swsetup_r+0xba>
 800664e:	bf00      	nop
 8006650:	20000010 	.word	0x20000010
 8006654:	0800896c 	.word	0x0800896c
 8006658:	0800898c 	.word	0x0800898c
 800665c:	0800894c 	.word	0x0800894c

08006660 <quorem>:
 8006660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006664:	6903      	ldr	r3, [r0, #16]
 8006666:	690c      	ldr	r4, [r1, #16]
 8006668:	42a3      	cmp	r3, r4
 800666a:	4607      	mov	r7, r0
 800666c:	f2c0 8081 	blt.w	8006772 <quorem+0x112>
 8006670:	3c01      	subs	r4, #1
 8006672:	f101 0814 	add.w	r8, r1, #20
 8006676:	f100 0514 	add.w	r5, r0, #20
 800667a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800667e:	9301      	str	r3, [sp, #4]
 8006680:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006688:	3301      	adds	r3, #1
 800668a:	429a      	cmp	r2, r3
 800668c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006690:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006694:	fbb2 f6f3 	udiv	r6, r2, r3
 8006698:	d331      	bcc.n	80066fe <quorem+0x9e>
 800669a:	f04f 0e00 	mov.w	lr, #0
 800669e:	4640      	mov	r0, r8
 80066a0:	46ac      	mov	ip, r5
 80066a2:	46f2      	mov	sl, lr
 80066a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80066a8:	b293      	uxth	r3, r2
 80066aa:	fb06 e303 	mla	r3, r6, r3, lr
 80066ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	ebaa 0303 	sub.w	r3, sl, r3
 80066b8:	f8dc a000 	ldr.w	sl, [ip]
 80066bc:	0c12      	lsrs	r2, r2, #16
 80066be:	fa13 f38a 	uxtah	r3, r3, sl
 80066c2:	fb06 e202 	mla	r2, r6, r2, lr
 80066c6:	9300      	str	r3, [sp, #0]
 80066c8:	9b00      	ldr	r3, [sp, #0]
 80066ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80066ce:	b292      	uxth	r2, r2
 80066d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80066d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80066dc:	4581      	cmp	r9, r0
 80066de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066e2:	f84c 3b04 	str.w	r3, [ip], #4
 80066e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80066ea:	d2db      	bcs.n	80066a4 <quorem+0x44>
 80066ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80066f0:	b92b      	cbnz	r3, 80066fe <quorem+0x9e>
 80066f2:	9b01      	ldr	r3, [sp, #4]
 80066f4:	3b04      	subs	r3, #4
 80066f6:	429d      	cmp	r5, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	d32e      	bcc.n	800675a <quorem+0xfa>
 80066fc:	613c      	str	r4, [r7, #16]
 80066fe:	4638      	mov	r0, r7
 8006700:	f001 fae4 	bl	8007ccc <__mcmp>
 8006704:	2800      	cmp	r0, #0
 8006706:	db24      	blt.n	8006752 <quorem+0xf2>
 8006708:	3601      	adds	r6, #1
 800670a:	4628      	mov	r0, r5
 800670c:	f04f 0c00 	mov.w	ip, #0
 8006710:	f858 2b04 	ldr.w	r2, [r8], #4
 8006714:	f8d0 e000 	ldr.w	lr, [r0]
 8006718:	b293      	uxth	r3, r2
 800671a:	ebac 0303 	sub.w	r3, ip, r3
 800671e:	0c12      	lsrs	r2, r2, #16
 8006720:	fa13 f38e 	uxtah	r3, r3, lr
 8006724:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006728:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800672c:	b29b      	uxth	r3, r3
 800672e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006732:	45c1      	cmp	r9, r8
 8006734:	f840 3b04 	str.w	r3, [r0], #4
 8006738:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800673c:	d2e8      	bcs.n	8006710 <quorem+0xb0>
 800673e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006742:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006746:	b922      	cbnz	r2, 8006752 <quorem+0xf2>
 8006748:	3b04      	subs	r3, #4
 800674a:	429d      	cmp	r5, r3
 800674c:	461a      	mov	r2, r3
 800674e:	d30a      	bcc.n	8006766 <quorem+0x106>
 8006750:	613c      	str	r4, [r7, #16]
 8006752:	4630      	mov	r0, r6
 8006754:	b003      	add	sp, #12
 8006756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675a:	6812      	ldr	r2, [r2, #0]
 800675c:	3b04      	subs	r3, #4
 800675e:	2a00      	cmp	r2, #0
 8006760:	d1cc      	bne.n	80066fc <quorem+0x9c>
 8006762:	3c01      	subs	r4, #1
 8006764:	e7c7      	b.n	80066f6 <quorem+0x96>
 8006766:	6812      	ldr	r2, [r2, #0]
 8006768:	3b04      	subs	r3, #4
 800676a:	2a00      	cmp	r2, #0
 800676c:	d1f0      	bne.n	8006750 <quorem+0xf0>
 800676e:	3c01      	subs	r4, #1
 8006770:	e7eb      	b.n	800674a <quorem+0xea>
 8006772:	2000      	movs	r0, #0
 8006774:	e7ee      	b.n	8006754 <quorem+0xf4>
	...

08006778 <_dtoa_r>:
 8006778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677c:	ed2d 8b04 	vpush	{d8-d9}
 8006780:	ec57 6b10 	vmov	r6, r7, d0
 8006784:	b093      	sub	sp, #76	; 0x4c
 8006786:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006788:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800678c:	9106      	str	r1, [sp, #24]
 800678e:	ee10 aa10 	vmov	sl, s0
 8006792:	4604      	mov	r4, r0
 8006794:	9209      	str	r2, [sp, #36]	; 0x24
 8006796:	930c      	str	r3, [sp, #48]	; 0x30
 8006798:	46bb      	mov	fp, r7
 800679a:	b975      	cbnz	r5, 80067ba <_dtoa_r+0x42>
 800679c:	2010      	movs	r0, #16
 800679e:	f000 fffd 	bl	800779c <malloc>
 80067a2:	4602      	mov	r2, r0
 80067a4:	6260      	str	r0, [r4, #36]	; 0x24
 80067a6:	b920      	cbnz	r0, 80067b2 <_dtoa_r+0x3a>
 80067a8:	4ba7      	ldr	r3, [pc, #668]	; (8006a48 <_dtoa_r+0x2d0>)
 80067aa:	21ea      	movs	r1, #234	; 0xea
 80067ac:	48a7      	ldr	r0, [pc, #668]	; (8006a4c <_dtoa_r+0x2d4>)
 80067ae:	f001 fe45 	bl	800843c <__assert_func>
 80067b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80067b6:	6005      	str	r5, [r0, #0]
 80067b8:	60c5      	str	r5, [r0, #12]
 80067ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067bc:	6819      	ldr	r1, [r3, #0]
 80067be:	b151      	cbz	r1, 80067d6 <_dtoa_r+0x5e>
 80067c0:	685a      	ldr	r2, [r3, #4]
 80067c2:	604a      	str	r2, [r1, #4]
 80067c4:	2301      	movs	r3, #1
 80067c6:	4093      	lsls	r3, r2
 80067c8:	608b      	str	r3, [r1, #8]
 80067ca:	4620      	mov	r0, r4
 80067cc:	f001 f83c 	bl	8007848 <_Bfree>
 80067d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067d2:	2200      	movs	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]
 80067d6:	1e3b      	subs	r3, r7, #0
 80067d8:	bfaa      	itet	ge
 80067da:	2300      	movge	r3, #0
 80067dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80067e0:	f8c8 3000 	strge.w	r3, [r8]
 80067e4:	4b9a      	ldr	r3, [pc, #616]	; (8006a50 <_dtoa_r+0x2d8>)
 80067e6:	bfbc      	itt	lt
 80067e8:	2201      	movlt	r2, #1
 80067ea:	f8c8 2000 	strlt.w	r2, [r8]
 80067ee:	ea33 030b 	bics.w	r3, r3, fp
 80067f2:	d11b      	bne.n	800682c <_dtoa_r+0xb4>
 80067f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80067fa:	6013      	str	r3, [r2, #0]
 80067fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006800:	4333      	orrs	r3, r6
 8006802:	f000 8592 	beq.w	800732a <_dtoa_r+0xbb2>
 8006806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006808:	b963      	cbnz	r3, 8006824 <_dtoa_r+0xac>
 800680a:	4b92      	ldr	r3, [pc, #584]	; (8006a54 <_dtoa_r+0x2dc>)
 800680c:	e022      	b.n	8006854 <_dtoa_r+0xdc>
 800680e:	4b92      	ldr	r3, [pc, #584]	; (8006a58 <_dtoa_r+0x2e0>)
 8006810:	9301      	str	r3, [sp, #4]
 8006812:	3308      	adds	r3, #8
 8006814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006816:	6013      	str	r3, [r2, #0]
 8006818:	9801      	ldr	r0, [sp, #4]
 800681a:	b013      	add	sp, #76	; 0x4c
 800681c:	ecbd 8b04 	vpop	{d8-d9}
 8006820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006824:	4b8b      	ldr	r3, [pc, #556]	; (8006a54 <_dtoa_r+0x2dc>)
 8006826:	9301      	str	r3, [sp, #4]
 8006828:	3303      	adds	r3, #3
 800682a:	e7f3      	b.n	8006814 <_dtoa_r+0x9c>
 800682c:	2200      	movs	r2, #0
 800682e:	2300      	movs	r3, #0
 8006830:	4650      	mov	r0, sl
 8006832:	4659      	mov	r1, fp
 8006834:	f7fa f950 	bl	8000ad8 <__aeabi_dcmpeq>
 8006838:	ec4b ab19 	vmov	d9, sl, fp
 800683c:	4680      	mov	r8, r0
 800683e:	b158      	cbz	r0, 8006858 <_dtoa_r+0xe0>
 8006840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006842:	2301      	movs	r3, #1
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 856b 	beq.w	8007324 <_dtoa_r+0xbac>
 800684e:	4883      	ldr	r0, [pc, #524]	; (8006a5c <_dtoa_r+0x2e4>)
 8006850:	6018      	str	r0, [r3, #0]
 8006852:	1e43      	subs	r3, r0, #1
 8006854:	9301      	str	r3, [sp, #4]
 8006856:	e7df      	b.n	8006818 <_dtoa_r+0xa0>
 8006858:	ec4b ab10 	vmov	d0, sl, fp
 800685c:	aa10      	add	r2, sp, #64	; 0x40
 800685e:	a911      	add	r1, sp, #68	; 0x44
 8006860:	4620      	mov	r0, r4
 8006862:	f001 fad9 	bl	8007e18 <__d2b>
 8006866:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800686a:	ee08 0a10 	vmov	s16, r0
 800686e:	2d00      	cmp	r5, #0
 8006870:	f000 8084 	beq.w	800697c <_dtoa_r+0x204>
 8006874:	ee19 3a90 	vmov	r3, s19
 8006878:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800687c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006880:	4656      	mov	r6, sl
 8006882:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006886:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800688a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800688e:	4b74      	ldr	r3, [pc, #464]	; (8006a60 <_dtoa_r+0x2e8>)
 8006890:	2200      	movs	r2, #0
 8006892:	4630      	mov	r0, r6
 8006894:	4639      	mov	r1, r7
 8006896:	f7f9 fcff 	bl	8000298 <__aeabi_dsub>
 800689a:	a365      	add	r3, pc, #404	; (adr r3, 8006a30 <_dtoa_r+0x2b8>)
 800689c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a0:	f7f9 feb2 	bl	8000608 <__aeabi_dmul>
 80068a4:	a364      	add	r3, pc, #400	; (adr r3, 8006a38 <_dtoa_r+0x2c0>)
 80068a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068aa:	f7f9 fcf7 	bl	800029c <__adddf3>
 80068ae:	4606      	mov	r6, r0
 80068b0:	4628      	mov	r0, r5
 80068b2:	460f      	mov	r7, r1
 80068b4:	f7f9 fe3e 	bl	8000534 <__aeabi_i2d>
 80068b8:	a361      	add	r3, pc, #388	; (adr r3, 8006a40 <_dtoa_r+0x2c8>)
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	f7f9 fea3 	bl	8000608 <__aeabi_dmul>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	4630      	mov	r0, r6
 80068c8:	4639      	mov	r1, r7
 80068ca:	f7f9 fce7 	bl	800029c <__adddf3>
 80068ce:	4606      	mov	r6, r0
 80068d0:	460f      	mov	r7, r1
 80068d2:	f7fa f949 	bl	8000b68 <__aeabi_d2iz>
 80068d6:	2200      	movs	r2, #0
 80068d8:	9000      	str	r0, [sp, #0]
 80068da:	2300      	movs	r3, #0
 80068dc:	4630      	mov	r0, r6
 80068de:	4639      	mov	r1, r7
 80068e0:	f7fa f904 	bl	8000aec <__aeabi_dcmplt>
 80068e4:	b150      	cbz	r0, 80068fc <_dtoa_r+0x184>
 80068e6:	9800      	ldr	r0, [sp, #0]
 80068e8:	f7f9 fe24 	bl	8000534 <__aeabi_i2d>
 80068ec:	4632      	mov	r2, r6
 80068ee:	463b      	mov	r3, r7
 80068f0:	f7fa f8f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80068f4:	b910      	cbnz	r0, 80068fc <_dtoa_r+0x184>
 80068f6:	9b00      	ldr	r3, [sp, #0]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	9300      	str	r3, [sp, #0]
 80068fc:	9b00      	ldr	r3, [sp, #0]
 80068fe:	2b16      	cmp	r3, #22
 8006900:	d85a      	bhi.n	80069b8 <_dtoa_r+0x240>
 8006902:	9a00      	ldr	r2, [sp, #0]
 8006904:	4b57      	ldr	r3, [pc, #348]	; (8006a64 <_dtoa_r+0x2ec>)
 8006906:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	ec51 0b19 	vmov	r0, r1, d9
 8006912:	f7fa f8eb 	bl	8000aec <__aeabi_dcmplt>
 8006916:	2800      	cmp	r0, #0
 8006918:	d050      	beq.n	80069bc <_dtoa_r+0x244>
 800691a:	9b00      	ldr	r3, [sp, #0]
 800691c:	3b01      	subs	r3, #1
 800691e:	9300      	str	r3, [sp, #0]
 8006920:	2300      	movs	r3, #0
 8006922:	930b      	str	r3, [sp, #44]	; 0x2c
 8006924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006926:	1b5d      	subs	r5, r3, r5
 8006928:	1e6b      	subs	r3, r5, #1
 800692a:	9305      	str	r3, [sp, #20]
 800692c:	bf45      	ittet	mi
 800692e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006932:	9304      	strmi	r3, [sp, #16]
 8006934:	2300      	movpl	r3, #0
 8006936:	2300      	movmi	r3, #0
 8006938:	bf4c      	ite	mi
 800693a:	9305      	strmi	r3, [sp, #20]
 800693c:	9304      	strpl	r3, [sp, #16]
 800693e:	9b00      	ldr	r3, [sp, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	db3d      	blt.n	80069c0 <_dtoa_r+0x248>
 8006944:	9b05      	ldr	r3, [sp, #20]
 8006946:	9a00      	ldr	r2, [sp, #0]
 8006948:	920a      	str	r2, [sp, #40]	; 0x28
 800694a:	4413      	add	r3, r2
 800694c:	9305      	str	r3, [sp, #20]
 800694e:	2300      	movs	r3, #0
 8006950:	9307      	str	r3, [sp, #28]
 8006952:	9b06      	ldr	r3, [sp, #24]
 8006954:	2b09      	cmp	r3, #9
 8006956:	f200 8089 	bhi.w	8006a6c <_dtoa_r+0x2f4>
 800695a:	2b05      	cmp	r3, #5
 800695c:	bfc4      	itt	gt
 800695e:	3b04      	subgt	r3, #4
 8006960:	9306      	strgt	r3, [sp, #24]
 8006962:	9b06      	ldr	r3, [sp, #24]
 8006964:	f1a3 0302 	sub.w	r3, r3, #2
 8006968:	bfcc      	ite	gt
 800696a:	2500      	movgt	r5, #0
 800696c:	2501      	movle	r5, #1
 800696e:	2b03      	cmp	r3, #3
 8006970:	f200 8087 	bhi.w	8006a82 <_dtoa_r+0x30a>
 8006974:	e8df f003 	tbb	[pc, r3]
 8006978:	59383a2d 	.word	0x59383a2d
 800697c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006980:	441d      	add	r5, r3
 8006982:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006986:	2b20      	cmp	r3, #32
 8006988:	bfc1      	itttt	gt
 800698a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800698e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006992:	fa0b f303 	lslgt.w	r3, fp, r3
 8006996:	fa26 f000 	lsrgt.w	r0, r6, r0
 800699a:	bfda      	itte	le
 800699c:	f1c3 0320 	rsble	r3, r3, #32
 80069a0:	fa06 f003 	lslle.w	r0, r6, r3
 80069a4:	4318      	orrgt	r0, r3
 80069a6:	f7f9 fdb5 	bl	8000514 <__aeabi_ui2d>
 80069aa:	2301      	movs	r3, #1
 80069ac:	4606      	mov	r6, r0
 80069ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80069b2:	3d01      	subs	r5, #1
 80069b4:	930e      	str	r3, [sp, #56]	; 0x38
 80069b6:	e76a      	b.n	800688e <_dtoa_r+0x116>
 80069b8:	2301      	movs	r3, #1
 80069ba:	e7b2      	b.n	8006922 <_dtoa_r+0x1aa>
 80069bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80069be:	e7b1      	b.n	8006924 <_dtoa_r+0x1ac>
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	9a00      	ldr	r2, [sp, #0]
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	9304      	str	r3, [sp, #16]
 80069c8:	4253      	negs	r3, r2
 80069ca:	9307      	str	r3, [sp, #28]
 80069cc:	2300      	movs	r3, #0
 80069ce:	930a      	str	r3, [sp, #40]	; 0x28
 80069d0:	e7bf      	b.n	8006952 <_dtoa_r+0x1da>
 80069d2:	2300      	movs	r3, #0
 80069d4:	9308      	str	r3, [sp, #32]
 80069d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d8:	2b00      	cmp	r3, #0
 80069da:	dc55      	bgt.n	8006a88 <_dtoa_r+0x310>
 80069dc:	2301      	movs	r3, #1
 80069de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80069e2:	461a      	mov	r2, r3
 80069e4:	9209      	str	r2, [sp, #36]	; 0x24
 80069e6:	e00c      	b.n	8006a02 <_dtoa_r+0x28a>
 80069e8:	2301      	movs	r3, #1
 80069ea:	e7f3      	b.n	80069d4 <_dtoa_r+0x25c>
 80069ec:	2300      	movs	r3, #0
 80069ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069f0:	9308      	str	r3, [sp, #32]
 80069f2:	9b00      	ldr	r3, [sp, #0]
 80069f4:	4413      	add	r3, r2
 80069f6:	9302      	str	r3, [sp, #8]
 80069f8:	3301      	adds	r3, #1
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	9303      	str	r3, [sp, #12]
 80069fe:	bfb8      	it	lt
 8006a00:	2301      	movlt	r3, #1
 8006a02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006a04:	2200      	movs	r2, #0
 8006a06:	6042      	str	r2, [r0, #4]
 8006a08:	2204      	movs	r2, #4
 8006a0a:	f102 0614 	add.w	r6, r2, #20
 8006a0e:	429e      	cmp	r6, r3
 8006a10:	6841      	ldr	r1, [r0, #4]
 8006a12:	d93d      	bls.n	8006a90 <_dtoa_r+0x318>
 8006a14:	4620      	mov	r0, r4
 8006a16:	f000 fed7 	bl	80077c8 <_Balloc>
 8006a1a:	9001      	str	r0, [sp, #4]
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	d13b      	bne.n	8006a98 <_dtoa_r+0x320>
 8006a20:	4b11      	ldr	r3, [pc, #68]	; (8006a68 <_dtoa_r+0x2f0>)
 8006a22:	4602      	mov	r2, r0
 8006a24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006a28:	e6c0      	b.n	80067ac <_dtoa_r+0x34>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e7df      	b.n	80069ee <_dtoa_r+0x276>
 8006a2e:	bf00      	nop
 8006a30:	636f4361 	.word	0x636f4361
 8006a34:	3fd287a7 	.word	0x3fd287a7
 8006a38:	8b60c8b3 	.word	0x8b60c8b3
 8006a3c:	3fc68a28 	.word	0x3fc68a28
 8006a40:	509f79fb 	.word	0x509f79fb
 8006a44:	3fd34413 	.word	0x3fd34413
 8006a48:	080088c9 	.word	0x080088c9
 8006a4c:	080088e0 	.word	0x080088e0
 8006a50:	7ff00000 	.word	0x7ff00000
 8006a54:	080088c5 	.word	0x080088c5
 8006a58:	080088bc 	.word	0x080088bc
 8006a5c:	08008899 	.word	0x08008899
 8006a60:	3ff80000 	.word	0x3ff80000
 8006a64:	08008a30 	.word	0x08008a30
 8006a68:	0800893b 	.word	0x0800893b
 8006a6c:	2501      	movs	r5, #1
 8006a6e:	2300      	movs	r3, #0
 8006a70:	9306      	str	r3, [sp, #24]
 8006a72:	9508      	str	r5, [sp, #32]
 8006a74:	f04f 33ff 	mov.w	r3, #4294967295
 8006a78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	2312      	movs	r3, #18
 8006a80:	e7b0      	b.n	80069e4 <_dtoa_r+0x26c>
 8006a82:	2301      	movs	r3, #1
 8006a84:	9308      	str	r3, [sp, #32]
 8006a86:	e7f5      	b.n	8006a74 <_dtoa_r+0x2fc>
 8006a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a8e:	e7b8      	b.n	8006a02 <_dtoa_r+0x28a>
 8006a90:	3101      	adds	r1, #1
 8006a92:	6041      	str	r1, [r0, #4]
 8006a94:	0052      	lsls	r2, r2, #1
 8006a96:	e7b8      	b.n	8006a0a <_dtoa_r+0x292>
 8006a98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a9a:	9a01      	ldr	r2, [sp, #4]
 8006a9c:	601a      	str	r2, [r3, #0]
 8006a9e:	9b03      	ldr	r3, [sp, #12]
 8006aa0:	2b0e      	cmp	r3, #14
 8006aa2:	f200 809d 	bhi.w	8006be0 <_dtoa_r+0x468>
 8006aa6:	2d00      	cmp	r5, #0
 8006aa8:	f000 809a 	beq.w	8006be0 <_dtoa_r+0x468>
 8006aac:	9b00      	ldr	r3, [sp, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	dd32      	ble.n	8006b18 <_dtoa_r+0x3a0>
 8006ab2:	4ab7      	ldr	r2, [pc, #732]	; (8006d90 <_dtoa_r+0x618>)
 8006ab4:	f003 030f 	and.w	r3, r3, #15
 8006ab8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006abc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ac0:	9b00      	ldr	r3, [sp, #0]
 8006ac2:	05d8      	lsls	r0, r3, #23
 8006ac4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006ac8:	d516      	bpl.n	8006af8 <_dtoa_r+0x380>
 8006aca:	4bb2      	ldr	r3, [pc, #712]	; (8006d94 <_dtoa_r+0x61c>)
 8006acc:	ec51 0b19 	vmov	r0, r1, d9
 8006ad0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ad4:	f7f9 fec2 	bl	800085c <__aeabi_ddiv>
 8006ad8:	f007 070f 	and.w	r7, r7, #15
 8006adc:	4682      	mov	sl, r0
 8006ade:	468b      	mov	fp, r1
 8006ae0:	2503      	movs	r5, #3
 8006ae2:	4eac      	ldr	r6, [pc, #688]	; (8006d94 <_dtoa_r+0x61c>)
 8006ae4:	b957      	cbnz	r7, 8006afc <_dtoa_r+0x384>
 8006ae6:	4642      	mov	r2, r8
 8006ae8:	464b      	mov	r3, r9
 8006aea:	4650      	mov	r0, sl
 8006aec:	4659      	mov	r1, fp
 8006aee:	f7f9 feb5 	bl	800085c <__aeabi_ddiv>
 8006af2:	4682      	mov	sl, r0
 8006af4:	468b      	mov	fp, r1
 8006af6:	e028      	b.n	8006b4a <_dtoa_r+0x3d2>
 8006af8:	2502      	movs	r5, #2
 8006afa:	e7f2      	b.n	8006ae2 <_dtoa_r+0x36a>
 8006afc:	07f9      	lsls	r1, r7, #31
 8006afe:	d508      	bpl.n	8006b12 <_dtoa_r+0x39a>
 8006b00:	4640      	mov	r0, r8
 8006b02:	4649      	mov	r1, r9
 8006b04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006b08:	f7f9 fd7e 	bl	8000608 <__aeabi_dmul>
 8006b0c:	3501      	adds	r5, #1
 8006b0e:	4680      	mov	r8, r0
 8006b10:	4689      	mov	r9, r1
 8006b12:	107f      	asrs	r7, r7, #1
 8006b14:	3608      	adds	r6, #8
 8006b16:	e7e5      	b.n	8006ae4 <_dtoa_r+0x36c>
 8006b18:	f000 809b 	beq.w	8006c52 <_dtoa_r+0x4da>
 8006b1c:	9b00      	ldr	r3, [sp, #0]
 8006b1e:	4f9d      	ldr	r7, [pc, #628]	; (8006d94 <_dtoa_r+0x61c>)
 8006b20:	425e      	negs	r6, r3
 8006b22:	4b9b      	ldr	r3, [pc, #620]	; (8006d90 <_dtoa_r+0x618>)
 8006b24:	f006 020f 	and.w	r2, r6, #15
 8006b28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b30:	ec51 0b19 	vmov	r0, r1, d9
 8006b34:	f7f9 fd68 	bl	8000608 <__aeabi_dmul>
 8006b38:	1136      	asrs	r6, r6, #4
 8006b3a:	4682      	mov	sl, r0
 8006b3c:	468b      	mov	fp, r1
 8006b3e:	2300      	movs	r3, #0
 8006b40:	2502      	movs	r5, #2
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	d17a      	bne.n	8006c3c <_dtoa_r+0x4c4>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1d3      	bne.n	8006af2 <_dtoa_r+0x37a>
 8006b4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8082 	beq.w	8006c56 <_dtoa_r+0x4de>
 8006b52:	4b91      	ldr	r3, [pc, #580]	; (8006d98 <_dtoa_r+0x620>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	4650      	mov	r0, sl
 8006b58:	4659      	mov	r1, fp
 8006b5a:	f7f9 ffc7 	bl	8000aec <__aeabi_dcmplt>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d079      	beq.n	8006c56 <_dtoa_r+0x4de>
 8006b62:	9b03      	ldr	r3, [sp, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d076      	beq.n	8006c56 <_dtoa_r+0x4de>
 8006b68:	9b02      	ldr	r3, [sp, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	dd36      	ble.n	8006bdc <_dtoa_r+0x464>
 8006b6e:	9b00      	ldr	r3, [sp, #0]
 8006b70:	4650      	mov	r0, sl
 8006b72:	4659      	mov	r1, fp
 8006b74:	1e5f      	subs	r7, r3, #1
 8006b76:	2200      	movs	r2, #0
 8006b78:	4b88      	ldr	r3, [pc, #544]	; (8006d9c <_dtoa_r+0x624>)
 8006b7a:	f7f9 fd45 	bl	8000608 <__aeabi_dmul>
 8006b7e:	9e02      	ldr	r6, [sp, #8]
 8006b80:	4682      	mov	sl, r0
 8006b82:	468b      	mov	fp, r1
 8006b84:	3501      	adds	r5, #1
 8006b86:	4628      	mov	r0, r5
 8006b88:	f7f9 fcd4 	bl	8000534 <__aeabi_i2d>
 8006b8c:	4652      	mov	r2, sl
 8006b8e:	465b      	mov	r3, fp
 8006b90:	f7f9 fd3a 	bl	8000608 <__aeabi_dmul>
 8006b94:	4b82      	ldr	r3, [pc, #520]	; (8006da0 <_dtoa_r+0x628>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	f7f9 fb80 	bl	800029c <__adddf3>
 8006b9c:	46d0      	mov	r8, sl
 8006b9e:	46d9      	mov	r9, fp
 8006ba0:	4682      	mov	sl, r0
 8006ba2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006ba6:	2e00      	cmp	r6, #0
 8006ba8:	d158      	bne.n	8006c5c <_dtoa_r+0x4e4>
 8006baa:	4b7e      	ldr	r3, [pc, #504]	; (8006da4 <_dtoa_r+0x62c>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	f7f9 fb71 	bl	8000298 <__aeabi_dsub>
 8006bb6:	4652      	mov	r2, sl
 8006bb8:	465b      	mov	r3, fp
 8006bba:	4680      	mov	r8, r0
 8006bbc:	4689      	mov	r9, r1
 8006bbe:	f7f9 ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	f040 8295 	bne.w	80070f2 <_dtoa_r+0x97a>
 8006bc8:	4652      	mov	r2, sl
 8006bca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006bce:	4640      	mov	r0, r8
 8006bd0:	4649      	mov	r1, r9
 8006bd2:	f7f9 ff8b 	bl	8000aec <__aeabi_dcmplt>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	f040 8289 	bne.w	80070ee <_dtoa_r+0x976>
 8006bdc:	ec5b ab19 	vmov	sl, fp, d9
 8006be0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f2c0 8148 	blt.w	8006e78 <_dtoa_r+0x700>
 8006be8:	9a00      	ldr	r2, [sp, #0]
 8006bea:	2a0e      	cmp	r2, #14
 8006bec:	f300 8144 	bgt.w	8006e78 <_dtoa_r+0x700>
 8006bf0:	4b67      	ldr	r3, [pc, #412]	; (8006d90 <_dtoa_r+0x618>)
 8006bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f280 80d5 	bge.w	8006dac <_dtoa_r+0x634>
 8006c02:	9b03      	ldr	r3, [sp, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f300 80d1 	bgt.w	8006dac <_dtoa_r+0x634>
 8006c0a:	f040 826f 	bne.w	80070ec <_dtoa_r+0x974>
 8006c0e:	4b65      	ldr	r3, [pc, #404]	; (8006da4 <_dtoa_r+0x62c>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	4640      	mov	r0, r8
 8006c14:	4649      	mov	r1, r9
 8006c16:	f7f9 fcf7 	bl	8000608 <__aeabi_dmul>
 8006c1a:	4652      	mov	r2, sl
 8006c1c:	465b      	mov	r3, fp
 8006c1e:	f7f9 ff79 	bl	8000b14 <__aeabi_dcmpge>
 8006c22:	9e03      	ldr	r6, [sp, #12]
 8006c24:	4637      	mov	r7, r6
 8006c26:	2800      	cmp	r0, #0
 8006c28:	f040 8245 	bne.w	80070b6 <_dtoa_r+0x93e>
 8006c2c:	9d01      	ldr	r5, [sp, #4]
 8006c2e:	2331      	movs	r3, #49	; 0x31
 8006c30:	f805 3b01 	strb.w	r3, [r5], #1
 8006c34:	9b00      	ldr	r3, [sp, #0]
 8006c36:	3301      	adds	r3, #1
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	e240      	b.n	80070be <_dtoa_r+0x946>
 8006c3c:	07f2      	lsls	r2, r6, #31
 8006c3e:	d505      	bpl.n	8006c4c <_dtoa_r+0x4d4>
 8006c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c44:	f7f9 fce0 	bl	8000608 <__aeabi_dmul>
 8006c48:	3501      	adds	r5, #1
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	1076      	asrs	r6, r6, #1
 8006c4e:	3708      	adds	r7, #8
 8006c50:	e777      	b.n	8006b42 <_dtoa_r+0x3ca>
 8006c52:	2502      	movs	r5, #2
 8006c54:	e779      	b.n	8006b4a <_dtoa_r+0x3d2>
 8006c56:	9f00      	ldr	r7, [sp, #0]
 8006c58:	9e03      	ldr	r6, [sp, #12]
 8006c5a:	e794      	b.n	8006b86 <_dtoa_r+0x40e>
 8006c5c:	9901      	ldr	r1, [sp, #4]
 8006c5e:	4b4c      	ldr	r3, [pc, #304]	; (8006d90 <_dtoa_r+0x618>)
 8006c60:	4431      	add	r1, r6
 8006c62:	910d      	str	r1, [sp, #52]	; 0x34
 8006c64:	9908      	ldr	r1, [sp, #32]
 8006c66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006c6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c6e:	2900      	cmp	r1, #0
 8006c70:	d043      	beq.n	8006cfa <_dtoa_r+0x582>
 8006c72:	494d      	ldr	r1, [pc, #308]	; (8006da8 <_dtoa_r+0x630>)
 8006c74:	2000      	movs	r0, #0
 8006c76:	f7f9 fdf1 	bl	800085c <__aeabi_ddiv>
 8006c7a:	4652      	mov	r2, sl
 8006c7c:	465b      	mov	r3, fp
 8006c7e:	f7f9 fb0b 	bl	8000298 <__aeabi_dsub>
 8006c82:	9d01      	ldr	r5, [sp, #4]
 8006c84:	4682      	mov	sl, r0
 8006c86:	468b      	mov	fp, r1
 8006c88:	4649      	mov	r1, r9
 8006c8a:	4640      	mov	r0, r8
 8006c8c:	f7f9 ff6c 	bl	8000b68 <__aeabi_d2iz>
 8006c90:	4606      	mov	r6, r0
 8006c92:	f7f9 fc4f 	bl	8000534 <__aeabi_i2d>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	4649      	mov	r1, r9
 8006c9e:	f7f9 fafb 	bl	8000298 <__aeabi_dsub>
 8006ca2:	3630      	adds	r6, #48	; 0x30
 8006ca4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ca8:	4652      	mov	r2, sl
 8006caa:	465b      	mov	r3, fp
 8006cac:	4680      	mov	r8, r0
 8006cae:	4689      	mov	r9, r1
 8006cb0:	f7f9 ff1c 	bl	8000aec <__aeabi_dcmplt>
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	d163      	bne.n	8006d80 <_dtoa_r+0x608>
 8006cb8:	4642      	mov	r2, r8
 8006cba:	464b      	mov	r3, r9
 8006cbc:	4936      	ldr	r1, [pc, #216]	; (8006d98 <_dtoa_r+0x620>)
 8006cbe:	2000      	movs	r0, #0
 8006cc0:	f7f9 faea 	bl	8000298 <__aeabi_dsub>
 8006cc4:	4652      	mov	r2, sl
 8006cc6:	465b      	mov	r3, fp
 8006cc8:	f7f9 ff10 	bl	8000aec <__aeabi_dcmplt>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	f040 80b5 	bne.w	8006e3c <_dtoa_r+0x6c4>
 8006cd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cd4:	429d      	cmp	r5, r3
 8006cd6:	d081      	beq.n	8006bdc <_dtoa_r+0x464>
 8006cd8:	4b30      	ldr	r3, [pc, #192]	; (8006d9c <_dtoa_r+0x624>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4650      	mov	r0, sl
 8006cde:	4659      	mov	r1, fp
 8006ce0:	f7f9 fc92 	bl	8000608 <__aeabi_dmul>
 8006ce4:	4b2d      	ldr	r3, [pc, #180]	; (8006d9c <_dtoa_r+0x624>)
 8006ce6:	4682      	mov	sl, r0
 8006ce8:	468b      	mov	fp, r1
 8006cea:	4640      	mov	r0, r8
 8006cec:	4649      	mov	r1, r9
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f7f9 fc8a 	bl	8000608 <__aeabi_dmul>
 8006cf4:	4680      	mov	r8, r0
 8006cf6:	4689      	mov	r9, r1
 8006cf8:	e7c6      	b.n	8006c88 <_dtoa_r+0x510>
 8006cfa:	4650      	mov	r0, sl
 8006cfc:	4659      	mov	r1, fp
 8006cfe:	f7f9 fc83 	bl	8000608 <__aeabi_dmul>
 8006d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d04:	9d01      	ldr	r5, [sp, #4]
 8006d06:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d08:	4682      	mov	sl, r0
 8006d0a:	468b      	mov	fp, r1
 8006d0c:	4649      	mov	r1, r9
 8006d0e:	4640      	mov	r0, r8
 8006d10:	f7f9 ff2a 	bl	8000b68 <__aeabi_d2iz>
 8006d14:	4606      	mov	r6, r0
 8006d16:	f7f9 fc0d 	bl	8000534 <__aeabi_i2d>
 8006d1a:	3630      	adds	r6, #48	; 0x30
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	460b      	mov	r3, r1
 8006d20:	4640      	mov	r0, r8
 8006d22:	4649      	mov	r1, r9
 8006d24:	f7f9 fab8 	bl	8000298 <__aeabi_dsub>
 8006d28:	f805 6b01 	strb.w	r6, [r5], #1
 8006d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d2e:	429d      	cmp	r5, r3
 8006d30:	4680      	mov	r8, r0
 8006d32:	4689      	mov	r9, r1
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	d124      	bne.n	8006d84 <_dtoa_r+0x60c>
 8006d3a:	4b1b      	ldr	r3, [pc, #108]	; (8006da8 <_dtoa_r+0x630>)
 8006d3c:	4650      	mov	r0, sl
 8006d3e:	4659      	mov	r1, fp
 8006d40:	f7f9 faac 	bl	800029c <__adddf3>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4640      	mov	r0, r8
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	f7f9 feec 	bl	8000b28 <__aeabi_dcmpgt>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d173      	bne.n	8006e3c <_dtoa_r+0x6c4>
 8006d54:	4652      	mov	r2, sl
 8006d56:	465b      	mov	r3, fp
 8006d58:	4913      	ldr	r1, [pc, #76]	; (8006da8 <_dtoa_r+0x630>)
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f7f9 fa9c 	bl	8000298 <__aeabi_dsub>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4640      	mov	r0, r8
 8006d66:	4649      	mov	r1, r9
 8006d68:	f7f9 fec0 	bl	8000aec <__aeabi_dcmplt>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	f43f af35 	beq.w	8006bdc <_dtoa_r+0x464>
 8006d72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006d74:	1e6b      	subs	r3, r5, #1
 8006d76:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d7c:	2b30      	cmp	r3, #48	; 0x30
 8006d7e:	d0f8      	beq.n	8006d72 <_dtoa_r+0x5fa>
 8006d80:	9700      	str	r7, [sp, #0]
 8006d82:	e049      	b.n	8006e18 <_dtoa_r+0x6a0>
 8006d84:	4b05      	ldr	r3, [pc, #20]	; (8006d9c <_dtoa_r+0x624>)
 8006d86:	f7f9 fc3f 	bl	8000608 <__aeabi_dmul>
 8006d8a:	4680      	mov	r8, r0
 8006d8c:	4689      	mov	r9, r1
 8006d8e:	e7bd      	b.n	8006d0c <_dtoa_r+0x594>
 8006d90:	08008a30 	.word	0x08008a30
 8006d94:	08008a08 	.word	0x08008a08
 8006d98:	3ff00000 	.word	0x3ff00000
 8006d9c:	40240000 	.word	0x40240000
 8006da0:	401c0000 	.word	0x401c0000
 8006da4:	40140000 	.word	0x40140000
 8006da8:	3fe00000 	.word	0x3fe00000
 8006dac:	9d01      	ldr	r5, [sp, #4]
 8006dae:	4656      	mov	r6, sl
 8006db0:	465f      	mov	r7, fp
 8006db2:	4642      	mov	r2, r8
 8006db4:	464b      	mov	r3, r9
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 fd4f 	bl	800085c <__aeabi_ddiv>
 8006dbe:	f7f9 fed3 	bl	8000b68 <__aeabi_d2iz>
 8006dc2:	4682      	mov	sl, r0
 8006dc4:	f7f9 fbb6 	bl	8000534 <__aeabi_i2d>
 8006dc8:	4642      	mov	r2, r8
 8006dca:	464b      	mov	r3, r9
 8006dcc:	f7f9 fc1c 	bl	8000608 <__aeabi_dmul>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	4639      	mov	r1, r7
 8006dd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006ddc:	f7f9 fa5c 	bl	8000298 <__aeabi_dsub>
 8006de0:	f805 6b01 	strb.w	r6, [r5], #1
 8006de4:	9e01      	ldr	r6, [sp, #4]
 8006de6:	9f03      	ldr	r7, [sp, #12]
 8006de8:	1bae      	subs	r6, r5, r6
 8006dea:	42b7      	cmp	r7, r6
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	d135      	bne.n	8006e5e <_dtoa_r+0x6e6>
 8006df2:	f7f9 fa53 	bl	800029c <__adddf3>
 8006df6:	4642      	mov	r2, r8
 8006df8:	464b      	mov	r3, r9
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	460f      	mov	r7, r1
 8006dfe:	f7f9 fe93 	bl	8000b28 <__aeabi_dcmpgt>
 8006e02:	b9d0      	cbnz	r0, 8006e3a <_dtoa_r+0x6c2>
 8006e04:	4642      	mov	r2, r8
 8006e06:	464b      	mov	r3, r9
 8006e08:	4630      	mov	r0, r6
 8006e0a:	4639      	mov	r1, r7
 8006e0c:	f7f9 fe64 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e10:	b110      	cbz	r0, 8006e18 <_dtoa_r+0x6a0>
 8006e12:	f01a 0f01 	tst.w	sl, #1
 8006e16:	d110      	bne.n	8006e3a <_dtoa_r+0x6c2>
 8006e18:	4620      	mov	r0, r4
 8006e1a:	ee18 1a10 	vmov	r1, s16
 8006e1e:	f000 fd13 	bl	8007848 <_Bfree>
 8006e22:	2300      	movs	r3, #0
 8006e24:	9800      	ldr	r0, [sp, #0]
 8006e26:	702b      	strb	r3, [r5, #0]
 8006e28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	6018      	str	r0, [r3, #0]
 8006e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f43f acf1 	beq.w	8006818 <_dtoa_r+0xa0>
 8006e36:	601d      	str	r5, [r3, #0]
 8006e38:	e4ee      	b.n	8006818 <_dtoa_r+0xa0>
 8006e3a:	9f00      	ldr	r7, [sp, #0]
 8006e3c:	462b      	mov	r3, r5
 8006e3e:	461d      	mov	r5, r3
 8006e40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e44:	2a39      	cmp	r2, #57	; 0x39
 8006e46:	d106      	bne.n	8006e56 <_dtoa_r+0x6de>
 8006e48:	9a01      	ldr	r2, [sp, #4]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d1f7      	bne.n	8006e3e <_dtoa_r+0x6c6>
 8006e4e:	9901      	ldr	r1, [sp, #4]
 8006e50:	2230      	movs	r2, #48	; 0x30
 8006e52:	3701      	adds	r7, #1
 8006e54:	700a      	strb	r2, [r1, #0]
 8006e56:	781a      	ldrb	r2, [r3, #0]
 8006e58:	3201      	adds	r2, #1
 8006e5a:	701a      	strb	r2, [r3, #0]
 8006e5c:	e790      	b.n	8006d80 <_dtoa_r+0x608>
 8006e5e:	4ba6      	ldr	r3, [pc, #664]	; (80070f8 <_dtoa_r+0x980>)
 8006e60:	2200      	movs	r2, #0
 8006e62:	f7f9 fbd1 	bl	8000608 <__aeabi_dmul>
 8006e66:	2200      	movs	r2, #0
 8006e68:	2300      	movs	r3, #0
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460f      	mov	r7, r1
 8006e6e:	f7f9 fe33 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e72:	2800      	cmp	r0, #0
 8006e74:	d09d      	beq.n	8006db2 <_dtoa_r+0x63a>
 8006e76:	e7cf      	b.n	8006e18 <_dtoa_r+0x6a0>
 8006e78:	9a08      	ldr	r2, [sp, #32]
 8006e7a:	2a00      	cmp	r2, #0
 8006e7c:	f000 80d7 	beq.w	800702e <_dtoa_r+0x8b6>
 8006e80:	9a06      	ldr	r2, [sp, #24]
 8006e82:	2a01      	cmp	r2, #1
 8006e84:	f300 80ba 	bgt.w	8006ffc <_dtoa_r+0x884>
 8006e88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e8a:	2a00      	cmp	r2, #0
 8006e8c:	f000 80b2 	beq.w	8006ff4 <_dtoa_r+0x87c>
 8006e90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006e94:	9e07      	ldr	r6, [sp, #28]
 8006e96:	9d04      	ldr	r5, [sp, #16]
 8006e98:	9a04      	ldr	r2, [sp, #16]
 8006e9a:	441a      	add	r2, r3
 8006e9c:	9204      	str	r2, [sp, #16]
 8006e9e:	9a05      	ldr	r2, [sp, #20]
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	441a      	add	r2, r3
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	9205      	str	r2, [sp, #20]
 8006ea8:	f000 fd86 	bl	80079b8 <__i2b>
 8006eac:	4607      	mov	r7, r0
 8006eae:	2d00      	cmp	r5, #0
 8006eb0:	dd0c      	ble.n	8006ecc <_dtoa_r+0x754>
 8006eb2:	9b05      	ldr	r3, [sp, #20]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	dd09      	ble.n	8006ecc <_dtoa_r+0x754>
 8006eb8:	42ab      	cmp	r3, r5
 8006eba:	9a04      	ldr	r2, [sp, #16]
 8006ebc:	bfa8      	it	ge
 8006ebe:	462b      	movge	r3, r5
 8006ec0:	1ad2      	subs	r2, r2, r3
 8006ec2:	9204      	str	r2, [sp, #16]
 8006ec4:	9a05      	ldr	r2, [sp, #20]
 8006ec6:	1aed      	subs	r5, r5, r3
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	9305      	str	r3, [sp, #20]
 8006ecc:	9b07      	ldr	r3, [sp, #28]
 8006ece:	b31b      	cbz	r3, 8006f18 <_dtoa_r+0x7a0>
 8006ed0:	9b08      	ldr	r3, [sp, #32]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 80af 	beq.w	8007036 <_dtoa_r+0x8be>
 8006ed8:	2e00      	cmp	r6, #0
 8006eda:	dd13      	ble.n	8006f04 <_dtoa_r+0x78c>
 8006edc:	4639      	mov	r1, r7
 8006ede:	4632      	mov	r2, r6
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f000 fe29 	bl	8007b38 <__pow5mult>
 8006ee6:	ee18 2a10 	vmov	r2, s16
 8006eea:	4601      	mov	r1, r0
 8006eec:	4607      	mov	r7, r0
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f000 fd78 	bl	80079e4 <__multiply>
 8006ef4:	ee18 1a10 	vmov	r1, s16
 8006ef8:	4680      	mov	r8, r0
 8006efa:	4620      	mov	r0, r4
 8006efc:	f000 fca4 	bl	8007848 <_Bfree>
 8006f00:	ee08 8a10 	vmov	s16, r8
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	1b9a      	subs	r2, r3, r6
 8006f08:	d006      	beq.n	8006f18 <_dtoa_r+0x7a0>
 8006f0a:	ee18 1a10 	vmov	r1, s16
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f000 fe12 	bl	8007b38 <__pow5mult>
 8006f14:	ee08 0a10 	vmov	s16, r0
 8006f18:	2101      	movs	r1, #1
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	f000 fd4c 	bl	80079b8 <__i2b>
 8006f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	4606      	mov	r6, r0
 8006f26:	f340 8088 	ble.w	800703a <_dtoa_r+0x8c2>
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 fe02 	bl	8007b38 <__pow5mult>
 8006f34:	9b06      	ldr	r3, [sp, #24]
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	4606      	mov	r6, r0
 8006f3a:	f340 8081 	ble.w	8007040 <_dtoa_r+0x8c8>
 8006f3e:	f04f 0800 	mov.w	r8, #0
 8006f42:	6933      	ldr	r3, [r6, #16]
 8006f44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006f48:	6918      	ldr	r0, [r3, #16]
 8006f4a:	f000 fce5 	bl	8007918 <__hi0bits>
 8006f4e:	f1c0 0020 	rsb	r0, r0, #32
 8006f52:	9b05      	ldr	r3, [sp, #20]
 8006f54:	4418      	add	r0, r3
 8006f56:	f010 001f 	ands.w	r0, r0, #31
 8006f5a:	f000 8092 	beq.w	8007082 <_dtoa_r+0x90a>
 8006f5e:	f1c0 0320 	rsb	r3, r0, #32
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	f340 808a 	ble.w	800707c <_dtoa_r+0x904>
 8006f68:	f1c0 001c 	rsb	r0, r0, #28
 8006f6c:	9b04      	ldr	r3, [sp, #16]
 8006f6e:	4403      	add	r3, r0
 8006f70:	9304      	str	r3, [sp, #16]
 8006f72:	9b05      	ldr	r3, [sp, #20]
 8006f74:	4403      	add	r3, r0
 8006f76:	4405      	add	r5, r0
 8006f78:	9305      	str	r3, [sp, #20]
 8006f7a:	9b04      	ldr	r3, [sp, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	dd07      	ble.n	8006f90 <_dtoa_r+0x818>
 8006f80:	ee18 1a10 	vmov	r1, s16
 8006f84:	461a      	mov	r2, r3
 8006f86:	4620      	mov	r0, r4
 8006f88:	f000 fe30 	bl	8007bec <__lshift>
 8006f8c:	ee08 0a10 	vmov	s16, r0
 8006f90:	9b05      	ldr	r3, [sp, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	dd05      	ble.n	8006fa2 <_dtoa_r+0x82a>
 8006f96:	4631      	mov	r1, r6
 8006f98:	461a      	mov	r2, r3
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 fe26 	bl	8007bec <__lshift>
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d06e      	beq.n	8007086 <_dtoa_r+0x90e>
 8006fa8:	ee18 0a10 	vmov	r0, s16
 8006fac:	4631      	mov	r1, r6
 8006fae:	f000 fe8d 	bl	8007ccc <__mcmp>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	da67      	bge.n	8007086 <_dtoa_r+0x90e>
 8006fb6:	9b00      	ldr	r3, [sp, #0]
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	ee18 1a10 	vmov	r1, s16
 8006fbe:	9300      	str	r3, [sp, #0]
 8006fc0:	220a      	movs	r2, #10
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f000 fc61 	bl	800788c <__multadd>
 8006fca:	9b08      	ldr	r3, [sp, #32]
 8006fcc:	ee08 0a10 	vmov	s16, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 81b1 	beq.w	8007338 <_dtoa_r+0xbc0>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	4639      	mov	r1, r7
 8006fda:	220a      	movs	r2, #10
 8006fdc:	4620      	mov	r0, r4
 8006fde:	f000 fc55 	bl	800788c <__multadd>
 8006fe2:	9b02      	ldr	r3, [sp, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	4607      	mov	r7, r0
 8006fe8:	f300 808e 	bgt.w	8007108 <_dtoa_r+0x990>
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	dc51      	bgt.n	8007096 <_dtoa_r+0x91e>
 8006ff2:	e089      	b.n	8007108 <_dtoa_r+0x990>
 8006ff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ff6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ffa:	e74b      	b.n	8006e94 <_dtoa_r+0x71c>
 8006ffc:	9b03      	ldr	r3, [sp, #12]
 8006ffe:	1e5e      	subs	r6, r3, #1
 8007000:	9b07      	ldr	r3, [sp, #28]
 8007002:	42b3      	cmp	r3, r6
 8007004:	bfbf      	itttt	lt
 8007006:	9b07      	ldrlt	r3, [sp, #28]
 8007008:	9607      	strlt	r6, [sp, #28]
 800700a:	1af2      	sublt	r2, r6, r3
 800700c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800700e:	bfb6      	itet	lt
 8007010:	189b      	addlt	r3, r3, r2
 8007012:	1b9e      	subge	r6, r3, r6
 8007014:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007016:	9b03      	ldr	r3, [sp, #12]
 8007018:	bfb8      	it	lt
 800701a:	2600      	movlt	r6, #0
 800701c:	2b00      	cmp	r3, #0
 800701e:	bfb7      	itett	lt
 8007020:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007024:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007028:	1a9d      	sublt	r5, r3, r2
 800702a:	2300      	movlt	r3, #0
 800702c:	e734      	b.n	8006e98 <_dtoa_r+0x720>
 800702e:	9e07      	ldr	r6, [sp, #28]
 8007030:	9d04      	ldr	r5, [sp, #16]
 8007032:	9f08      	ldr	r7, [sp, #32]
 8007034:	e73b      	b.n	8006eae <_dtoa_r+0x736>
 8007036:	9a07      	ldr	r2, [sp, #28]
 8007038:	e767      	b.n	8006f0a <_dtoa_r+0x792>
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	2b01      	cmp	r3, #1
 800703e:	dc18      	bgt.n	8007072 <_dtoa_r+0x8fa>
 8007040:	f1ba 0f00 	cmp.w	sl, #0
 8007044:	d115      	bne.n	8007072 <_dtoa_r+0x8fa>
 8007046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800704a:	b993      	cbnz	r3, 8007072 <_dtoa_r+0x8fa>
 800704c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007050:	0d1b      	lsrs	r3, r3, #20
 8007052:	051b      	lsls	r3, r3, #20
 8007054:	b183      	cbz	r3, 8007078 <_dtoa_r+0x900>
 8007056:	9b04      	ldr	r3, [sp, #16]
 8007058:	3301      	adds	r3, #1
 800705a:	9304      	str	r3, [sp, #16]
 800705c:	9b05      	ldr	r3, [sp, #20]
 800705e:	3301      	adds	r3, #1
 8007060:	9305      	str	r3, [sp, #20]
 8007062:	f04f 0801 	mov.w	r8, #1
 8007066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007068:	2b00      	cmp	r3, #0
 800706a:	f47f af6a 	bne.w	8006f42 <_dtoa_r+0x7ca>
 800706e:	2001      	movs	r0, #1
 8007070:	e76f      	b.n	8006f52 <_dtoa_r+0x7da>
 8007072:	f04f 0800 	mov.w	r8, #0
 8007076:	e7f6      	b.n	8007066 <_dtoa_r+0x8ee>
 8007078:	4698      	mov	r8, r3
 800707a:	e7f4      	b.n	8007066 <_dtoa_r+0x8ee>
 800707c:	f43f af7d 	beq.w	8006f7a <_dtoa_r+0x802>
 8007080:	4618      	mov	r0, r3
 8007082:	301c      	adds	r0, #28
 8007084:	e772      	b.n	8006f6c <_dtoa_r+0x7f4>
 8007086:	9b03      	ldr	r3, [sp, #12]
 8007088:	2b00      	cmp	r3, #0
 800708a:	dc37      	bgt.n	80070fc <_dtoa_r+0x984>
 800708c:	9b06      	ldr	r3, [sp, #24]
 800708e:	2b02      	cmp	r3, #2
 8007090:	dd34      	ble.n	80070fc <_dtoa_r+0x984>
 8007092:	9b03      	ldr	r3, [sp, #12]
 8007094:	9302      	str	r3, [sp, #8]
 8007096:	9b02      	ldr	r3, [sp, #8]
 8007098:	b96b      	cbnz	r3, 80070b6 <_dtoa_r+0x93e>
 800709a:	4631      	mov	r1, r6
 800709c:	2205      	movs	r2, #5
 800709e:	4620      	mov	r0, r4
 80070a0:	f000 fbf4 	bl	800788c <__multadd>
 80070a4:	4601      	mov	r1, r0
 80070a6:	4606      	mov	r6, r0
 80070a8:	ee18 0a10 	vmov	r0, s16
 80070ac:	f000 fe0e 	bl	8007ccc <__mcmp>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	f73f adbb 	bgt.w	8006c2c <_dtoa_r+0x4b4>
 80070b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b8:	9d01      	ldr	r5, [sp, #4]
 80070ba:	43db      	mvns	r3, r3
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	f04f 0800 	mov.w	r8, #0
 80070c2:	4631      	mov	r1, r6
 80070c4:	4620      	mov	r0, r4
 80070c6:	f000 fbbf 	bl	8007848 <_Bfree>
 80070ca:	2f00      	cmp	r7, #0
 80070cc:	f43f aea4 	beq.w	8006e18 <_dtoa_r+0x6a0>
 80070d0:	f1b8 0f00 	cmp.w	r8, #0
 80070d4:	d005      	beq.n	80070e2 <_dtoa_r+0x96a>
 80070d6:	45b8      	cmp	r8, r7
 80070d8:	d003      	beq.n	80070e2 <_dtoa_r+0x96a>
 80070da:	4641      	mov	r1, r8
 80070dc:	4620      	mov	r0, r4
 80070de:	f000 fbb3 	bl	8007848 <_Bfree>
 80070e2:	4639      	mov	r1, r7
 80070e4:	4620      	mov	r0, r4
 80070e6:	f000 fbaf 	bl	8007848 <_Bfree>
 80070ea:	e695      	b.n	8006e18 <_dtoa_r+0x6a0>
 80070ec:	2600      	movs	r6, #0
 80070ee:	4637      	mov	r7, r6
 80070f0:	e7e1      	b.n	80070b6 <_dtoa_r+0x93e>
 80070f2:	9700      	str	r7, [sp, #0]
 80070f4:	4637      	mov	r7, r6
 80070f6:	e599      	b.n	8006c2c <_dtoa_r+0x4b4>
 80070f8:	40240000 	.word	0x40240000
 80070fc:	9b08      	ldr	r3, [sp, #32]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	f000 80ca 	beq.w	8007298 <_dtoa_r+0xb20>
 8007104:	9b03      	ldr	r3, [sp, #12]
 8007106:	9302      	str	r3, [sp, #8]
 8007108:	2d00      	cmp	r5, #0
 800710a:	dd05      	ble.n	8007118 <_dtoa_r+0x9a0>
 800710c:	4639      	mov	r1, r7
 800710e:	462a      	mov	r2, r5
 8007110:	4620      	mov	r0, r4
 8007112:	f000 fd6b 	bl	8007bec <__lshift>
 8007116:	4607      	mov	r7, r0
 8007118:	f1b8 0f00 	cmp.w	r8, #0
 800711c:	d05b      	beq.n	80071d6 <_dtoa_r+0xa5e>
 800711e:	6879      	ldr	r1, [r7, #4]
 8007120:	4620      	mov	r0, r4
 8007122:	f000 fb51 	bl	80077c8 <_Balloc>
 8007126:	4605      	mov	r5, r0
 8007128:	b928      	cbnz	r0, 8007136 <_dtoa_r+0x9be>
 800712a:	4b87      	ldr	r3, [pc, #540]	; (8007348 <_dtoa_r+0xbd0>)
 800712c:	4602      	mov	r2, r0
 800712e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007132:	f7ff bb3b 	b.w	80067ac <_dtoa_r+0x34>
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	3202      	adds	r2, #2
 800713a:	0092      	lsls	r2, r2, #2
 800713c:	f107 010c 	add.w	r1, r7, #12
 8007140:	300c      	adds	r0, #12
 8007142:	f000 fb33 	bl	80077ac <memcpy>
 8007146:	2201      	movs	r2, #1
 8007148:	4629      	mov	r1, r5
 800714a:	4620      	mov	r0, r4
 800714c:	f000 fd4e 	bl	8007bec <__lshift>
 8007150:	9b01      	ldr	r3, [sp, #4]
 8007152:	f103 0901 	add.w	r9, r3, #1
 8007156:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800715a:	4413      	add	r3, r2
 800715c:	9305      	str	r3, [sp, #20]
 800715e:	f00a 0301 	and.w	r3, sl, #1
 8007162:	46b8      	mov	r8, r7
 8007164:	9304      	str	r3, [sp, #16]
 8007166:	4607      	mov	r7, r0
 8007168:	4631      	mov	r1, r6
 800716a:	ee18 0a10 	vmov	r0, s16
 800716e:	f7ff fa77 	bl	8006660 <quorem>
 8007172:	4641      	mov	r1, r8
 8007174:	9002      	str	r0, [sp, #8]
 8007176:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800717a:	ee18 0a10 	vmov	r0, s16
 800717e:	f000 fda5 	bl	8007ccc <__mcmp>
 8007182:	463a      	mov	r2, r7
 8007184:	9003      	str	r0, [sp, #12]
 8007186:	4631      	mov	r1, r6
 8007188:	4620      	mov	r0, r4
 800718a:	f000 fdbb 	bl	8007d04 <__mdiff>
 800718e:	68c2      	ldr	r2, [r0, #12]
 8007190:	f109 3bff 	add.w	fp, r9, #4294967295
 8007194:	4605      	mov	r5, r0
 8007196:	bb02      	cbnz	r2, 80071da <_dtoa_r+0xa62>
 8007198:	4601      	mov	r1, r0
 800719a:	ee18 0a10 	vmov	r0, s16
 800719e:	f000 fd95 	bl	8007ccc <__mcmp>
 80071a2:	4602      	mov	r2, r0
 80071a4:	4629      	mov	r1, r5
 80071a6:	4620      	mov	r0, r4
 80071a8:	9207      	str	r2, [sp, #28]
 80071aa:	f000 fb4d 	bl	8007848 <_Bfree>
 80071ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80071b2:	ea43 0102 	orr.w	r1, r3, r2
 80071b6:	9b04      	ldr	r3, [sp, #16]
 80071b8:	430b      	orrs	r3, r1
 80071ba:	464d      	mov	r5, r9
 80071bc:	d10f      	bne.n	80071de <_dtoa_r+0xa66>
 80071be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80071c2:	d02a      	beq.n	800721a <_dtoa_r+0xaa2>
 80071c4:	9b03      	ldr	r3, [sp, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dd02      	ble.n	80071d0 <_dtoa_r+0xa58>
 80071ca:	9b02      	ldr	r3, [sp, #8]
 80071cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80071d0:	f88b a000 	strb.w	sl, [fp]
 80071d4:	e775      	b.n	80070c2 <_dtoa_r+0x94a>
 80071d6:	4638      	mov	r0, r7
 80071d8:	e7ba      	b.n	8007150 <_dtoa_r+0x9d8>
 80071da:	2201      	movs	r2, #1
 80071dc:	e7e2      	b.n	80071a4 <_dtoa_r+0xa2c>
 80071de:	9b03      	ldr	r3, [sp, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	db04      	blt.n	80071ee <_dtoa_r+0xa76>
 80071e4:	9906      	ldr	r1, [sp, #24]
 80071e6:	430b      	orrs	r3, r1
 80071e8:	9904      	ldr	r1, [sp, #16]
 80071ea:	430b      	orrs	r3, r1
 80071ec:	d122      	bne.n	8007234 <_dtoa_r+0xabc>
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	ddee      	ble.n	80071d0 <_dtoa_r+0xa58>
 80071f2:	ee18 1a10 	vmov	r1, s16
 80071f6:	2201      	movs	r2, #1
 80071f8:	4620      	mov	r0, r4
 80071fa:	f000 fcf7 	bl	8007bec <__lshift>
 80071fe:	4631      	mov	r1, r6
 8007200:	ee08 0a10 	vmov	s16, r0
 8007204:	f000 fd62 	bl	8007ccc <__mcmp>
 8007208:	2800      	cmp	r0, #0
 800720a:	dc03      	bgt.n	8007214 <_dtoa_r+0xa9c>
 800720c:	d1e0      	bne.n	80071d0 <_dtoa_r+0xa58>
 800720e:	f01a 0f01 	tst.w	sl, #1
 8007212:	d0dd      	beq.n	80071d0 <_dtoa_r+0xa58>
 8007214:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007218:	d1d7      	bne.n	80071ca <_dtoa_r+0xa52>
 800721a:	2339      	movs	r3, #57	; 0x39
 800721c:	f88b 3000 	strb.w	r3, [fp]
 8007220:	462b      	mov	r3, r5
 8007222:	461d      	mov	r5, r3
 8007224:	3b01      	subs	r3, #1
 8007226:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800722a:	2a39      	cmp	r2, #57	; 0x39
 800722c:	d071      	beq.n	8007312 <_dtoa_r+0xb9a>
 800722e:	3201      	adds	r2, #1
 8007230:	701a      	strb	r2, [r3, #0]
 8007232:	e746      	b.n	80070c2 <_dtoa_r+0x94a>
 8007234:	2a00      	cmp	r2, #0
 8007236:	dd07      	ble.n	8007248 <_dtoa_r+0xad0>
 8007238:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800723c:	d0ed      	beq.n	800721a <_dtoa_r+0xaa2>
 800723e:	f10a 0301 	add.w	r3, sl, #1
 8007242:	f88b 3000 	strb.w	r3, [fp]
 8007246:	e73c      	b.n	80070c2 <_dtoa_r+0x94a>
 8007248:	9b05      	ldr	r3, [sp, #20]
 800724a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800724e:	4599      	cmp	r9, r3
 8007250:	d047      	beq.n	80072e2 <_dtoa_r+0xb6a>
 8007252:	ee18 1a10 	vmov	r1, s16
 8007256:	2300      	movs	r3, #0
 8007258:	220a      	movs	r2, #10
 800725a:	4620      	mov	r0, r4
 800725c:	f000 fb16 	bl	800788c <__multadd>
 8007260:	45b8      	cmp	r8, r7
 8007262:	ee08 0a10 	vmov	s16, r0
 8007266:	f04f 0300 	mov.w	r3, #0
 800726a:	f04f 020a 	mov.w	r2, #10
 800726e:	4641      	mov	r1, r8
 8007270:	4620      	mov	r0, r4
 8007272:	d106      	bne.n	8007282 <_dtoa_r+0xb0a>
 8007274:	f000 fb0a 	bl	800788c <__multadd>
 8007278:	4680      	mov	r8, r0
 800727a:	4607      	mov	r7, r0
 800727c:	f109 0901 	add.w	r9, r9, #1
 8007280:	e772      	b.n	8007168 <_dtoa_r+0x9f0>
 8007282:	f000 fb03 	bl	800788c <__multadd>
 8007286:	4639      	mov	r1, r7
 8007288:	4680      	mov	r8, r0
 800728a:	2300      	movs	r3, #0
 800728c:	220a      	movs	r2, #10
 800728e:	4620      	mov	r0, r4
 8007290:	f000 fafc 	bl	800788c <__multadd>
 8007294:	4607      	mov	r7, r0
 8007296:	e7f1      	b.n	800727c <_dtoa_r+0xb04>
 8007298:	9b03      	ldr	r3, [sp, #12]
 800729a:	9302      	str	r3, [sp, #8]
 800729c:	9d01      	ldr	r5, [sp, #4]
 800729e:	ee18 0a10 	vmov	r0, s16
 80072a2:	4631      	mov	r1, r6
 80072a4:	f7ff f9dc 	bl	8006660 <quorem>
 80072a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072ac:	9b01      	ldr	r3, [sp, #4]
 80072ae:	f805 ab01 	strb.w	sl, [r5], #1
 80072b2:	1aea      	subs	r2, r5, r3
 80072b4:	9b02      	ldr	r3, [sp, #8]
 80072b6:	4293      	cmp	r3, r2
 80072b8:	dd09      	ble.n	80072ce <_dtoa_r+0xb56>
 80072ba:	ee18 1a10 	vmov	r1, s16
 80072be:	2300      	movs	r3, #0
 80072c0:	220a      	movs	r2, #10
 80072c2:	4620      	mov	r0, r4
 80072c4:	f000 fae2 	bl	800788c <__multadd>
 80072c8:	ee08 0a10 	vmov	s16, r0
 80072cc:	e7e7      	b.n	800729e <_dtoa_r+0xb26>
 80072ce:	9b02      	ldr	r3, [sp, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	bfc8      	it	gt
 80072d4:	461d      	movgt	r5, r3
 80072d6:	9b01      	ldr	r3, [sp, #4]
 80072d8:	bfd8      	it	le
 80072da:	2501      	movle	r5, #1
 80072dc:	441d      	add	r5, r3
 80072de:	f04f 0800 	mov.w	r8, #0
 80072e2:	ee18 1a10 	vmov	r1, s16
 80072e6:	2201      	movs	r2, #1
 80072e8:	4620      	mov	r0, r4
 80072ea:	f000 fc7f 	bl	8007bec <__lshift>
 80072ee:	4631      	mov	r1, r6
 80072f0:	ee08 0a10 	vmov	s16, r0
 80072f4:	f000 fcea 	bl	8007ccc <__mcmp>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	dc91      	bgt.n	8007220 <_dtoa_r+0xaa8>
 80072fc:	d102      	bne.n	8007304 <_dtoa_r+0xb8c>
 80072fe:	f01a 0f01 	tst.w	sl, #1
 8007302:	d18d      	bne.n	8007220 <_dtoa_r+0xaa8>
 8007304:	462b      	mov	r3, r5
 8007306:	461d      	mov	r5, r3
 8007308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800730c:	2a30      	cmp	r2, #48	; 0x30
 800730e:	d0fa      	beq.n	8007306 <_dtoa_r+0xb8e>
 8007310:	e6d7      	b.n	80070c2 <_dtoa_r+0x94a>
 8007312:	9a01      	ldr	r2, [sp, #4]
 8007314:	429a      	cmp	r2, r3
 8007316:	d184      	bne.n	8007222 <_dtoa_r+0xaaa>
 8007318:	9b00      	ldr	r3, [sp, #0]
 800731a:	3301      	adds	r3, #1
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	2331      	movs	r3, #49	; 0x31
 8007320:	7013      	strb	r3, [r2, #0]
 8007322:	e6ce      	b.n	80070c2 <_dtoa_r+0x94a>
 8007324:	4b09      	ldr	r3, [pc, #36]	; (800734c <_dtoa_r+0xbd4>)
 8007326:	f7ff ba95 	b.w	8006854 <_dtoa_r+0xdc>
 800732a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800732c:	2b00      	cmp	r3, #0
 800732e:	f47f aa6e 	bne.w	800680e <_dtoa_r+0x96>
 8007332:	4b07      	ldr	r3, [pc, #28]	; (8007350 <_dtoa_r+0xbd8>)
 8007334:	f7ff ba8e 	b.w	8006854 <_dtoa_r+0xdc>
 8007338:	9b02      	ldr	r3, [sp, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	dcae      	bgt.n	800729c <_dtoa_r+0xb24>
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	2b02      	cmp	r3, #2
 8007342:	f73f aea8 	bgt.w	8007096 <_dtoa_r+0x91e>
 8007346:	e7a9      	b.n	800729c <_dtoa_r+0xb24>
 8007348:	0800893b 	.word	0x0800893b
 800734c:	08008898 	.word	0x08008898
 8007350:	080088bc 	.word	0x080088bc

08007354 <__sflush_r>:
 8007354:	898a      	ldrh	r2, [r1, #12]
 8007356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800735a:	4605      	mov	r5, r0
 800735c:	0710      	lsls	r0, r2, #28
 800735e:	460c      	mov	r4, r1
 8007360:	d458      	bmi.n	8007414 <__sflush_r+0xc0>
 8007362:	684b      	ldr	r3, [r1, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dc05      	bgt.n	8007374 <__sflush_r+0x20>
 8007368:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	dc02      	bgt.n	8007374 <__sflush_r+0x20>
 800736e:	2000      	movs	r0, #0
 8007370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007374:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007376:	2e00      	cmp	r6, #0
 8007378:	d0f9      	beq.n	800736e <__sflush_r+0x1a>
 800737a:	2300      	movs	r3, #0
 800737c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007380:	682f      	ldr	r7, [r5, #0]
 8007382:	602b      	str	r3, [r5, #0]
 8007384:	d032      	beq.n	80073ec <__sflush_r+0x98>
 8007386:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007388:	89a3      	ldrh	r3, [r4, #12]
 800738a:	075a      	lsls	r2, r3, #29
 800738c:	d505      	bpl.n	800739a <__sflush_r+0x46>
 800738e:	6863      	ldr	r3, [r4, #4]
 8007390:	1ac0      	subs	r0, r0, r3
 8007392:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007394:	b10b      	cbz	r3, 800739a <__sflush_r+0x46>
 8007396:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007398:	1ac0      	subs	r0, r0, r3
 800739a:	2300      	movs	r3, #0
 800739c:	4602      	mov	r2, r0
 800739e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073a0:	6a21      	ldr	r1, [r4, #32]
 80073a2:	4628      	mov	r0, r5
 80073a4:	47b0      	blx	r6
 80073a6:	1c43      	adds	r3, r0, #1
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	d106      	bne.n	80073ba <__sflush_r+0x66>
 80073ac:	6829      	ldr	r1, [r5, #0]
 80073ae:	291d      	cmp	r1, #29
 80073b0:	d82c      	bhi.n	800740c <__sflush_r+0xb8>
 80073b2:	4a2a      	ldr	r2, [pc, #168]	; (800745c <__sflush_r+0x108>)
 80073b4:	40ca      	lsrs	r2, r1
 80073b6:	07d6      	lsls	r6, r2, #31
 80073b8:	d528      	bpl.n	800740c <__sflush_r+0xb8>
 80073ba:	2200      	movs	r2, #0
 80073bc:	6062      	str	r2, [r4, #4]
 80073be:	04d9      	lsls	r1, r3, #19
 80073c0:	6922      	ldr	r2, [r4, #16]
 80073c2:	6022      	str	r2, [r4, #0]
 80073c4:	d504      	bpl.n	80073d0 <__sflush_r+0x7c>
 80073c6:	1c42      	adds	r2, r0, #1
 80073c8:	d101      	bne.n	80073ce <__sflush_r+0x7a>
 80073ca:	682b      	ldr	r3, [r5, #0]
 80073cc:	b903      	cbnz	r3, 80073d0 <__sflush_r+0x7c>
 80073ce:	6560      	str	r0, [r4, #84]	; 0x54
 80073d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073d2:	602f      	str	r7, [r5, #0]
 80073d4:	2900      	cmp	r1, #0
 80073d6:	d0ca      	beq.n	800736e <__sflush_r+0x1a>
 80073d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073dc:	4299      	cmp	r1, r3
 80073de:	d002      	beq.n	80073e6 <__sflush_r+0x92>
 80073e0:	4628      	mov	r0, r5
 80073e2:	f000 fd8b 	bl	8007efc <_free_r>
 80073e6:	2000      	movs	r0, #0
 80073e8:	6360      	str	r0, [r4, #52]	; 0x34
 80073ea:	e7c1      	b.n	8007370 <__sflush_r+0x1c>
 80073ec:	6a21      	ldr	r1, [r4, #32]
 80073ee:	2301      	movs	r3, #1
 80073f0:	4628      	mov	r0, r5
 80073f2:	47b0      	blx	r6
 80073f4:	1c41      	adds	r1, r0, #1
 80073f6:	d1c7      	bne.n	8007388 <__sflush_r+0x34>
 80073f8:	682b      	ldr	r3, [r5, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0c4      	beq.n	8007388 <__sflush_r+0x34>
 80073fe:	2b1d      	cmp	r3, #29
 8007400:	d001      	beq.n	8007406 <__sflush_r+0xb2>
 8007402:	2b16      	cmp	r3, #22
 8007404:	d101      	bne.n	800740a <__sflush_r+0xb6>
 8007406:	602f      	str	r7, [r5, #0]
 8007408:	e7b1      	b.n	800736e <__sflush_r+0x1a>
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007410:	81a3      	strh	r3, [r4, #12]
 8007412:	e7ad      	b.n	8007370 <__sflush_r+0x1c>
 8007414:	690f      	ldr	r7, [r1, #16]
 8007416:	2f00      	cmp	r7, #0
 8007418:	d0a9      	beq.n	800736e <__sflush_r+0x1a>
 800741a:	0793      	lsls	r3, r2, #30
 800741c:	680e      	ldr	r6, [r1, #0]
 800741e:	bf08      	it	eq
 8007420:	694b      	ldreq	r3, [r1, #20]
 8007422:	600f      	str	r7, [r1, #0]
 8007424:	bf18      	it	ne
 8007426:	2300      	movne	r3, #0
 8007428:	eba6 0807 	sub.w	r8, r6, r7
 800742c:	608b      	str	r3, [r1, #8]
 800742e:	f1b8 0f00 	cmp.w	r8, #0
 8007432:	dd9c      	ble.n	800736e <__sflush_r+0x1a>
 8007434:	6a21      	ldr	r1, [r4, #32]
 8007436:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007438:	4643      	mov	r3, r8
 800743a:	463a      	mov	r2, r7
 800743c:	4628      	mov	r0, r5
 800743e:	47b0      	blx	r6
 8007440:	2800      	cmp	r0, #0
 8007442:	dc06      	bgt.n	8007452 <__sflush_r+0xfe>
 8007444:	89a3      	ldrh	r3, [r4, #12]
 8007446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800744a:	81a3      	strh	r3, [r4, #12]
 800744c:	f04f 30ff 	mov.w	r0, #4294967295
 8007450:	e78e      	b.n	8007370 <__sflush_r+0x1c>
 8007452:	4407      	add	r7, r0
 8007454:	eba8 0800 	sub.w	r8, r8, r0
 8007458:	e7e9      	b.n	800742e <__sflush_r+0xda>
 800745a:	bf00      	nop
 800745c:	20400001 	.word	0x20400001

08007460 <_fflush_r>:
 8007460:	b538      	push	{r3, r4, r5, lr}
 8007462:	690b      	ldr	r3, [r1, #16]
 8007464:	4605      	mov	r5, r0
 8007466:	460c      	mov	r4, r1
 8007468:	b913      	cbnz	r3, 8007470 <_fflush_r+0x10>
 800746a:	2500      	movs	r5, #0
 800746c:	4628      	mov	r0, r5
 800746e:	bd38      	pop	{r3, r4, r5, pc}
 8007470:	b118      	cbz	r0, 800747a <_fflush_r+0x1a>
 8007472:	6983      	ldr	r3, [r0, #24]
 8007474:	b90b      	cbnz	r3, 800747a <_fflush_r+0x1a>
 8007476:	f000 f887 	bl	8007588 <__sinit>
 800747a:	4b14      	ldr	r3, [pc, #80]	; (80074cc <_fflush_r+0x6c>)
 800747c:	429c      	cmp	r4, r3
 800747e:	d11b      	bne.n	80074b8 <_fflush_r+0x58>
 8007480:	686c      	ldr	r4, [r5, #4]
 8007482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0ef      	beq.n	800746a <_fflush_r+0xa>
 800748a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800748c:	07d0      	lsls	r0, r2, #31
 800748e:	d404      	bmi.n	800749a <_fflush_r+0x3a>
 8007490:	0599      	lsls	r1, r3, #22
 8007492:	d402      	bmi.n	800749a <_fflush_r+0x3a>
 8007494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007496:	f000 f91a 	bl	80076ce <__retarget_lock_acquire_recursive>
 800749a:	4628      	mov	r0, r5
 800749c:	4621      	mov	r1, r4
 800749e:	f7ff ff59 	bl	8007354 <__sflush_r>
 80074a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074a4:	07da      	lsls	r2, r3, #31
 80074a6:	4605      	mov	r5, r0
 80074a8:	d4e0      	bmi.n	800746c <_fflush_r+0xc>
 80074aa:	89a3      	ldrh	r3, [r4, #12]
 80074ac:	059b      	lsls	r3, r3, #22
 80074ae:	d4dd      	bmi.n	800746c <_fflush_r+0xc>
 80074b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074b2:	f000 f90d 	bl	80076d0 <__retarget_lock_release_recursive>
 80074b6:	e7d9      	b.n	800746c <_fflush_r+0xc>
 80074b8:	4b05      	ldr	r3, [pc, #20]	; (80074d0 <_fflush_r+0x70>)
 80074ba:	429c      	cmp	r4, r3
 80074bc:	d101      	bne.n	80074c2 <_fflush_r+0x62>
 80074be:	68ac      	ldr	r4, [r5, #8]
 80074c0:	e7df      	b.n	8007482 <_fflush_r+0x22>
 80074c2:	4b04      	ldr	r3, [pc, #16]	; (80074d4 <_fflush_r+0x74>)
 80074c4:	429c      	cmp	r4, r3
 80074c6:	bf08      	it	eq
 80074c8:	68ec      	ldreq	r4, [r5, #12]
 80074ca:	e7da      	b.n	8007482 <_fflush_r+0x22>
 80074cc:	0800896c 	.word	0x0800896c
 80074d0:	0800898c 	.word	0x0800898c
 80074d4:	0800894c 	.word	0x0800894c

080074d8 <std>:
 80074d8:	2300      	movs	r3, #0
 80074da:	b510      	push	{r4, lr}
 80074dc:	4604      	mov	r4, r0
 80074de:	e9c0 3300 	strd	r3, r3, [r0]
 80074e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074e6:	6083      	str	r3, [r0, #8]
 80074e8:	8181      	strh	r1, [r0, #12]
 80074ea:	6643      	str	r3, [r0, #100]	; 0x64
 80074ec:	81c2      	strh	r2, [r0, #14]
 80074ee:	6183      	str	r3, [r0, #24]
 80074f0:	4619      	mov	r1, r3
 80074f2:	2208      	movs	r2, #8
 80074f4:	305c      	adds	r0, #92	; 0x5c
 80074f6:	f7fe faf3 	bl	8005ae0 <memset>
 80074fa:	4b05      	ldr	r3, [pc, #20]	; (8007510 <std+0x38>)
 80074fc:	6263      	str	r3, [r4, #36]	; 0x24
 80074fe:	4b05      	ldr	r3, [pc, #20]	; (8007514 <std+0x3c>)
 8007500:	62a3      	str	r3, [r4, #40]	; 0x28
 8007502:	4b05      	ldr	r3, [pc, #20]	; (8007518 <std+0x40>)
 8007504:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007506:	4b05      	ldr	r3, [pc, #20]	; (800751c <std+0x44>)
 8007508:	6224      	str	r4, [r4, #32]
 800750a:	6323      	str	r3, [r4, #48]	; 0x30
 800750c:	bd10      	pop	{r4, pc}
 800750e:	bf00      	nop
 8007510:	08008391 	.word	0x08008391
 8007514:	080083b3 	.word	0x080083b3
 8007518:	080083eb 	.word	0x080083eb
 800751c:	0800840f 	.word	0x0800840f

08007520 <_cleanup_r>:
 8007520:	4901      	ldr	r1, [pc, #4]	; (8007528 <_cleanup_r+0x8>)
 8007522:	f000 b8af 	b.w	8007684 <_fwalk_reent>
 8007526:	bf00      	nop
 8007528:	08007461 	.word	0x08007461

0800752c <__sfmoreglue>:
 800752c:	b570      	push	{r4, r5, r6, lr}
 800752e:	2268      	movs	r2, #104	; 0x68
 8007530:	1e4d      	subs	r5, r1, #1
 8007532:	4355      	muls	r5, r2
 8007534:	460e      	mov	r6, r1
 8007536:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800753a:	f000 fd4b 	bl	8007fd4 <_malloc_r>
 800753e:	4604      	mov	r4, r0
 8007540:	b140      	cbz	r0, 8007554 <__sfmoreglue+0x28>
 8007542:	2100      	movs	r1, #0
 8007544:	e9c0 1600 	strd	r1, r6, [r0]
 8007548:	300c      	adds	r0, #12
 800754a:	60a0      	str	r0, [r4, #8]
 800754c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007550:	f7fe fac6 	bl	8005ae0 <memset>
 8007554:	4620      	mov	r0, r4
 8007556:	bd70      	pop	{r4, r5, r6, pc}

08007558 <__sfp_lock_acquire>:
 8007558:	4801      	ldr	r0, [pc, #4]	; (8007560 <__sfp_lock_acquire+0x8>)
 800755a:	f000 b8b8 	b.w	80076ce <__retarget_lock_acquire_recursive>
 800755e:	bf00      	nop
 8007560:	2000034d 	.word	0x2000034d

08007564 <__sfp_lock_release>:
 8007564:	4801      	ldr	r0, [pc, #4]	; (800756c <__sfp_lock_release+0x8>)
 8007566:	f000 b8b3 	b.w	80076d0 <__retarget_lock_release_recursive>
 800756a:	bf00      	nop
 800756c:	2000034d 	.word	0x2000034d

08007570 <__sinit_lock_acquire>:
 8007570:	4801      	ldr	r0, [pc, #4]	; (8007578 <__sinit_lock_acquire+0x8>)
 8007572:	f000 b8ac 	b.w	80076ce <__retarget_lock_acquire_recursive>
 8007576:	bf00      	nop
 8007578:	2000034e 	.word	0x2000034e

0800757c <__sinit_lock_release>:
 800757c:	4801      	ldr	r0, [pc, #4]	; (8007584 <__sinit_lock_release+0x8>)
 800757e:	f000 b8a7 	b.w	80076d0 <__retarget_lock_release_recursive>
 8007582:	bf00      	nop
 8007584:	2000034e 	.word	0x2000034e

08007588 <__sinit>:
 8007588:	b510      	push	{r4, lr}
 800758a:	4604      	mov	r4, r0
 800758c:	f7ff fff0 	bl	8007570 <__sinit_lock_acquire>
 8007590:	69a3      	ldr	r3, [r4, #24]
 8007592:	b11b      	cbz	r3, 800759c <__sinit+0x14>
 8007594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007598:	f7ff bff0 	b.w	800757c <__sinit_lock_release>
 800759c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80075a0:	6523      	str	r3, [r4, #80]	; 0x50
 80075a2:	4b13      	ldr	r3, [pc, #76]	; (80075f0 <__sinit+0x68>)
 80075a4:	4a13      	ldr	r2, [pc, #76]	; (80075f4 <__sinit+0x6c>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	62a2      	str	r2, [r4, #40]	; 0x28
 80075aa:	42a3      	cmp	r3, r4
 80075ac:	bf04      	itt	eq
 80075ae:	2301      	moveq	r3, #1
 80075b0:	61a3      	streq	r3, [r4, #24]
 80075b2:	4620      	mov	r0, r4
 80075b4:	f000 f820 	bl	80075f8 <__sfp>
 80075b8:	6060      	str	r0, [r4, #4]
 80075ba:	4620      	mov	r0, r4
 80075bc:	f000 f81c 	bl	80075f8 <__sfp>
 80075c0:	60a0      	str	r0, [r4, #8]
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 f818 	bl	80075f8 <__sfp>
 80075c8:	2200      	movs	r2, #0
 80075ca:	60e0      	str	r0, [r4, #12]
 80075cc:	2104      	movs	r1, #4
 80075ce:	6860      	ldr	r0, [r4, #4]
 80075d0:	f7ff ff82 	bl	80074d8 <std>
 80075d4:	68a0      	ldr	r0, [r4, #8]
 80075d6:	2201      	movs	r2, #1
 80075d8:	2109      	movs	r1, #9
 80075da:	f7ff ff7d 	bl	80074d8 <std>
 80075de:	68e0      	ldr	r0, [r4, #12]
 80075e0:	2202      	movs	r2, #2
 80075e2:	2112      	movs	r1, #18
 80075e4:	f7ff ff78 	bl	80074d8 <std>
 80075e8:	2301      	movs	r3, #1
 80075ea:	61a3      	str	r3, [r4, #24]
 80075ec:	e7d2      	b.n	8007594 <__sinit+0xc>
 80075ee:	bf00      	nop
 80075f0:	08008884 	.word	0x08008884
 80075f4:	08007521 	.word	0x08007521

080075f8 <__sfp>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	4607      	mov	r7, r0
 80075fc:	f7ff ffac 	bl	8007558 <__sfp_lock_acquire>
 8007600:	4b1e      	ldr	r3, [pc, #120]	; (800767c <__sfp+0x84>)
 8007602:	681e      	ldr	r6, [r3, #0]
 8007604:	69b3      	ldr	r3, [r6, #24]
 8007606:	b913      	cbnz	r3, 800760e <__sfp+0x16>
 8007608:	4630      	mov	r0, r6
 800760a:	f7ff ffbd 	bl	8007588 <__sinit>
 800760e:	3648      	adds	r6, #72	; 0x48
 8007610:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007614:	3b01      	subs	r3, #1
 8007616:	d503      	bpl.n	8007620 <__sfp+0x28>
 8007618:	6833      	ldr	r3, [r6, #0]
 800761a:	b30b      	cbz	r3, 8007660 <__sfp+0x68>
 800761c:	6836      	ldr	r6, [r6, #0]
 800761e:	e7f7      	b.n	8007610 <__sfp+0x18>
 8007620:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007624:	b9d5      	cbnz	r5, 800765c <__sfp+0x64>
 8007626:	4b16      	ldr	r3, [pc, #88]	; (8007680 <__sfp+0x88>)
 8007628:	60e3      	str	r3, [r4, #12]
 800762a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800762e:	6665      	str	r5, [r4, #100]	; 0x64
 8007630:	f000 f84c 	bl	80076cc <__retarget_lock_init_recursive>
 8007634:	f7ff ff96 	bl	8007564 <__sfp_lock_release>
 8007638:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800763c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007640:	6025      	str	r5, [r4, #0]
 8007642:	61a5      	str	r5, [r4, #24]
 8007644:	2208      	movs	r2, #8
 8007646:	4629      	mov	r1, r5
 8007648:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800764c:	f7fe fa48 	bl	8005ae0 <memset>
 8007650:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007654:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007658:	4620      	mov	r0, r4
 800765a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800765c:	3468      	adds	r4, #104	; 0x68
 800765e:	e7d9      	b.n	8007614 <__sfp+0x1c>
 8007660:	2104      	movs	r1, #4
 8007662:	4638      	mov	r0, r7
 8007664:	f7ff ff62 	bl	800752c <__sfmoreglue>
 8007668:	4604      	mov	r4, r0
 800766a:	6030      	str	r0, [r6, #0]
 800766c:	2800      	cmp	r0, #0
 800766e:	d1d5      	bne.n	800761c <__sfp+0x24>
 8007670:	f7ff ff78 	bl	8007564 <__sfp_lock_release>
 8007674:	230c      	movs	r3, #12
 8007676:	603b      	str	r3, [r7, #0]
 8007678:	e7ee      	b.n	8007658 <__sfp+0x60>
 800767a:	bf00      	nop
 800767c:	08008884 	.word	0x08008884
 8007680:	ffff0001 	.word	0xffff0001

08007684 <_fwalk_reent>:
 8007684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007688:	4606      	mov	r6, r0
 800768a:	4688      	mov	r8, r1
 800768c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007690:	2700      	movs	r7, #0
 8007692:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007696:	f1b9 0901 	subs.w	r9, r9, #1
 800769a:	d505      	bpl.n	80076a8 <_fwalk_reent+0x24>
 800769c:	6824      	ldr	r4, [r4, #0]
 800769e:	2c00      	cmp	r4, #0
 80076a0:	d1f7      	bne.n	8007692 <_fwalk_reent+0xe>
 80076a2:	4638      	mov	r0, r7
 80076a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076a8:	89ab      	ldrh	r3, [r5, #12]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d907      	bls.n	80076be <_fwalk_reent+0x3a>
 80076ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076b2:	3301      	adds	r3, #1
 80076b4:	d003      	beq.n	80076be <_fwalk_reent+0x3a>
 80076b6:	4629      	mov	r1, r5
 80076b8:	4630      	mov	r0, r6
 80076ba:	47c0      	blx	r8
 80076bc:	4307      	orrs	r7, r0
 80076be:	3568      	adds	r5, #104	; 0x68
 80076c0:	e7e9      	b.n	8007696 <_fwalk_reent+0x12>
	...

080076c4 <_localeconv_r>:
 80076c4:	4800      	ldr	r0, [pc, #0]	; (80076c8 <_localeconv_r+0x4>)
 80076c6:	4770      	bx	lr
 80076c8:	20000164 	.word	0x20000164

080076cc <__retarget_lock_init_recursive>:
 80076cc:	4770      	bx	lr

080076ce <__retarget_lock_acquire_recursive>:
 80076ce:	4770      	bx	lr

080076d0 <__retarget_lock_release_recursive>:
 80076d0:	4770      	bx	lr

080076d2 <__swhatbuf_r>:
 80076d2:	b570      	push	{r4, r5, r6, lr}
 80076d4:	460e      	mov	r6, r1
 80076d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076da:	2900      	cmp	r1, #0
 80076dc:	b096      	sub	sp, #88	; 0x58
 80076de:	4614      	mov	r4, r2
 80076e0:	461d      	mov	r5, r3
 80076e2:	da08      	bge.n	80076f6 <__swhatbuf_r+0x24>
 80076e4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	602a      	str	r2, [r5, #0]
 80076ec:	061a      	lsls	r2, r3, #24
 80076ee:	d410      	bmi.n	8007712 <__swhatbuf_r+0x40>
 80076f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076f4:	e00e      	b.n	8007714 <__swhatbuf_r+0x42>
 80076f6:	466a      	mov	r2, sp
 80076f8:	f000 fee0 	bl	80084bc <_fstat_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	dbf1      	blt.n	80076e4 <__swhatbuf_r+0x12>
 8007700:	9a01      	ldr	r2, [sp, #4]
 8007702:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007706:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800770a:	425a      	negs	r2, r3
 800770c:	415a      	adcs	r2, r3
 800770e:	602a      	str	r2, [r5, #0]
 8007710:	e7ee      	b.n	80076f0 <__swhatbuf_r+0x1e>
 8007712:	2340      	movs	r3, #64	; 0x40
 8007714:	2000      	movs	r0, #0
 8007716:	6023      	str	r3, [r4, #0]
 8007718:	b016      	add	sp, #88	; 0x58
 800771a:	bd70      	pop	{r4, r5, r6, pc}

0800771c <__smakebuf_r>:
 800771c:	898b      	ldrh	r3, [r1, #12]
 800771e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007720:	079d      	lsls	r5, r3, #30
 8007722:	4606      	mov	r6, r0
 8007724:	460c      	mov	r4, r1
 8007726:	d507      	bpl.n	8007738 <__smakebuf_r+0x1c>
 8007728:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	6123      	str	r3, [r4, #16]
 8007730:	2301      	movs	r3, #1
 8007732:	6163      	str	r3, [r4, #20]
 8007734:	b002      	add	sp, #8
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	ab01      	add	r3, sp, #4
 800773a:	466a      	mov	r2, sp
 800773c:	f7ff ffc9 	bl	80076d2 <__swhatbuf_r>
 8007740:	9900      	ldr	r1, [sp, #0]
 8007742:	4605      	mov	r5, r0
 8007744:	4630      	mov	r0, r6
 8007746:	f000 fc45 	bl	8007fd4 <_malloc_r>
 800774a:	b948      	cbnz	r0, 8007760 <__smakebuf_r+0x44>
 800774c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007750:	059a      	lsls	r2, r3, #22
 8007752:	d4ef      	bmi.n	8007734 <__smakebuf_r+0x18>
 8007754:	f023 0303 	bic.w	r3, r3, #3
 8007758:	f043 0302 	orr.w	r3, r3, #2
 800775c:	81a3      	strh	r3, [r4, #12]
 800775e:	e7e3      	b.n	8007728 <__smakebuf_r+0xc>
 8007760:	4b0d      	ldr	r3, [pc, #52]	; (8007798 <__smakebuf_r+0x7c>)
 8007762:	62b3      	str	r3, [r6, #40]	; 0x28
 8007764:	89a3      	ldrh	r3, [r4, #12]
 8007766:	6020      	str	r0, [r4, #0]
 8007768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800776c:	81a3      	strh	r3, [r4, #12]
 800776e:	9b00      	ldr	r3, [sp, #0]
 8007770:	6163      	str	r3, [r4, #20]
 8007772:	9b01      	ldr	r3, [sp, #4]
 8007774:	6120      	str	r0, [r4, #16]
 8007776:	b15b      	cbz	r3, 8007790 <__smakebuf_r+0x74>
 8007778:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800777c:	4630      	mov	r0, r6
 800777e:	f000 feaf 	bl	80084e0 <_isatty_r>
 8007782:	b128      	cbz	r0, 8007790 <__smakebuf_r+0x74>
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	f023 0303 	bic.w	r3, r3, #3
 800778a:	f043 0301 	orr.w	r3, r3, #1
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	89a0      	ldrh	r0, [r4, #12]
 8007792:	4305      	orrs	r5, r0
 8007794:	81a5      	strh	r5, [r4, #12]
 8007796:	e7cd      	b.n	8007734 <__smakebuf_r+0x18>
 8007798:	08007521 	.word	0x08007521

0800779c <malloc>:
 800779c:	4b02      	ldr	r3, [pc, #8]	; (80077a8 <malloc+0xc>)
 800779e:	4601      	mov	r1, r0
 80077a0:	6818      	ldr	r0, [r3, #0]
 80077a2:	f000 bc17 	b.w	8007fd4 <_malloc_r>
 80077a6:	bf00      	nop
 80077a8:	20000010 	.word	0x20000010

080077ac <memcpy>:
 80077ac:	440a      	add	r2, r1
 80077ae:	4291      	cmp	r1, r2
 80077b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80077b4:	d100      	bne.n	80077b8 <memcpy+0xc>
 80077b6:	4770      	bx	lr
 80077b8:	b510      	push	{r4, lr}
 80077ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077c2:	4291      	cmp	r1, r2
 80077c4:	d1f9      	bne.n	80077ba <memcpy+0xe>
 80077c6:	bd10      	pop	{r4, pc}

080077c8 <_Balloc>:
 80077c8:	b570      	push	{r4, r5, r6, lr}
 80077ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077cc:	4604      	mov	r4, r0
 80077ce:	460d      	mov	r5, r1
 80077d0:	b976      	cbnz	r6, 80077f0 <_Balloc+0x28>
 80077d2:	2010      	movs	r0, #16
 80077d4:	f7ff ffe2 	bl	800779c <malloc>
 80077d8:	4602      	mov	r2, r0
 80077da:	6260      	str	r0, [r4, #36]	; 0x24
 80077dc:	b920      	cbnz	r0, 80077e8 <_Balloc+0x20>
 80077de:	4b18      	ldr	r3, [pc, #96]	; (8007840 <_Balloc+0x78>)
 80077e0:	4818      	ldr	r0, [pc, #96]	; (8007844 <_Balloc+0x7c>)
 80077e2:	2166      	movs	r1, #102	; 0x66
 80077e4:	f000 fe2a 	bl	800843c <__assert_func>
 80077e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077ec:	6006      	str	r6, [r0, #0]
 80077ee:	60c6      	str	r6, [r0, #12]
 80077f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80077f2:	68f3      	ldr	r3, [r6, #12]
 80077f4:	b183      	cbz	r3, 8007818 <_Balloc+0x50>
 80077f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077fe:	b9b8      	cbnz	r0, 8007830 <_Balloc+0x68>
 8007800:	2101      	movs	r1, #1
 8007802:	fa01 f605 	lsl.w	r6, r1, r5
 8007806:	1d72      	adds	r2, r6, #5
 8007808:	0092      	lsls	r2, r2, #2
 800780a:	4620      	mov	r0, r4
 800780c:	f000 fb60 	bl	8007ed0 <_calloc_r>
 8007810:	b160      	cbz	r0, 800782c <_Balloc+0x64>
 8007812:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007816:	e00e      	b.n	8007836 <_Balloc+0x6e>
 8007818:	2221      	movs	r2, #33	; 0x21
 800781a:	2104      	movs	r1, #4
 800781c:	4620      	mov	r0, r4
 800781e:	f000 fb57 	bl	8007ed0 <_calloc_r>
 8007822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007824:	60f0      	str	r0, [r6, #12]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e4      	bne.n	80077f6 <_Balloc+0x2e>
 800782c:	2000      	movs	r0, #0
 800782e:	bd70      	pop	{r4, r5, r6, pc}
 8007830:	6802      	ldr	r2, [r0, #0]
 8007832:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007836:	2300      	movs	r3, #0
 8007838:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800783c:	e7f7      	b.n	800782e <_Balloc+0x66>
 800783e:	bf00      	nop
 8007840:	080088c9 	.word	0x080088c9
 8007844:	080089ac 	.word	0x080089ac

08007848 <_Bfree>:
 8007848:	b570      	push	{r4, r5, r6, lr}
 800784a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800784c:	4605      	mov	r5, r0
 800784e:	460c      	mov	r4, r1
 8007850:	b976      	cbnz	r6, 8007870 <_Bfree+0x28>
 8007852:	2010      	movs	r0, #16
 8007854:	f7ff ffa2 	bl	800779c <malloc>
 8007858:	4602      	mov	r2, r0
 800785a:	6268      	str	r0, [r5, #36]	; 0x24
 800785c:	b920      	cbnz	r0, 8007868 <_Bfree+0x20>
 800785e:	4b09      	ldr	r3, [pc, #36]	; (8007884 <_Bfree+0x3c>)
 8007860:	4809      	ldr	r0, [pc, #36]	; (8007888 <_Bfree+0x40>)
 8007862:	218a      	movs	r1, #138	; 0x8a
 8007864:	f000 fdea 	bl	800843c <__assert_func>
 8007868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800786c:	6006      	str	r6, [r0, #0]
 800786e:	60c6      	str	r6, [r0, #12]
 8007870:	b13c      	cbz	r4, 8007882 <_Bfree+0x3a>
 8007872:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007874:	6862      	ldr	r2, [r4, #4]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800787c:	6021      	str	r1, [r4, #0]
 800787e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007882:	bd70      	pop	{r4, r5, r6, pc}
 8007884:	080088c9 	.word	0x080088c9
 8007888:	080089ac 	.word	0x080089ac

0800788c <__multadd>:
 800788c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007890:	690d      	ldr	r5, [r1, #16]
 8007892:	4607      	mov	r7, r0
 8007894:	460c      	mov	r4, r1
 8007896:	461e      	mov	r6, r3
 8007898:	f101 0c14 	add.w	ip, r1, #20
 800789c:	2000      	movs	r0, #0
 800789e:	f8dc 3000 	ldr.w	r3, [ip]
 80078a2:	b299      	uxth	r1, r3
 80078a4:	fb02 6101 	mla	r1, r2, r1, r6
 80078a8:	0c1e      	lsrs	r6, r3, #16
 80078aa:	0c0b      	lsrs	r3, r1, #16
 80078ac:	fb02 3306 	mla	r3, r2, r6, r3
 80078b0:	b289      	uxth	r1, r1
 80078b2:	3001      	adds	r0, #1
 80078b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078b8:	4285      	cmp	r5, r0
 80078ba:	f84c 1b04 	str.w	r1, [ip], #4
 80078be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078c2:	dcec      	bgt.n	800789e <__multadd+0x12>
 80078c4:	b30e      	cbz	r6, 800790a <__multadd+0x7e>
 80078c6:	68a3      	ldr	r3, [r4, #8]
 80078c8:	42ab      	cmp	r3, r5
 80078ca:	dc19      	bgt.n	8007900 <__multadd+0x74>
 80078cc:	6861      	ldr	r1, [r4, #4]
 80078ce:	4638      	mov	r0, r7
 80078d0:	3101      	adds	r1, #1
 80078d2:	f7ff ff79 	bl	80077c8 <_Balloc>
 80078d6:	4680      	mov	r8, r0
 80078d8:	b928      	cbnz	r0, 80078e6 <__multadd+0x5a>
 80078da:	4602      	mov	r2, r0
 80078dc:	4b0c      	ldr	r3, [pc, #48]	; (8007910 <__multadd+0x84>)
 80078de:	480d      	ldr	r0, [pc, #52]	; (8007914 <__multadd+0x88>)
 80078e0:	21b5      	movs	r1, #181	; 0xb5
 80078e2:	f000 fdab 	bl	800843c <__assert_func>
 80078e6:	6922      	ldr	r2, [r4, #16]
 80078e8:	3202      	adds	r2, #2
 80078ea:	f104 010c 	add.w	r1, r4, #12
 80078ee:	0092      	lsls	r2, r2, #2
 80078f0:	300c      	adds	r0, #12
 80078f2:	f7ff ff5b 	bl	80077ac <memcpy>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4638      	mov	r0, r7
 80078fa:	f7ff ffa5 	bl	8007848 <_Bfree>
 80078fe:	4644      	mov	r4, r8
 8007900:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007904:	3501      	adds	r5, #1
 8007906:	615e      	str	r6, [r3, #20]
 8007908:	6125      	str	r5, [r4, #16]
 800790a:	4620      	mov	r0, r4
 800790c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007910:	0800893b 	.word	0x0800893b
 8007914:	080089ac 	.word	0x080089ac

08007918 <__hi0bits>:
 8007918:	0c03      	lsrs	r3, r0, #16
 800791a:	041b      	lsls	r3, r3, #16
 800791c:	b9d3      	cbnz	r3, 8007954 <__hi0bits+0x3c>
 800791e:	0400      	lsls	r0, r0, #16
 8007920:	2310      	movs	r3, #16
 8007922:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007926:	bf04      	itt	eq
 8007928:	0200      	lsleq	r0, r0, #8
 800792a:	3308      	addeq	r3, #8
 800792c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007930:	bf04      	itt	eq
 8007932:	0100      	lsleq	r0, r0, #4
 8007934:	3304      	addeq	r3, #4
 8007936:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800793a:	bf04      	itt	eq
 800793c:	0080      	lsleq	r0, r0, #2
 800793e:	3302      	addeq	r3, #2
 8007940:	2800      	cmp	r0, #0
 8007942:	db05      	blt.n	8007950 <__hi0bits+0x38>
 8007944:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007948:	f103 0301 	add.w	r3, r3, #1
 800794c:	bf08      	it	eq
 800794e:	2320      	moveq	r3, #32
 8007950:	4618      	mov	r0, r3
 8007952:	4770      	bx	lr
 8007954:	2300      	movs	r3, #0
 8007956:	e7e4      	b.n	8007922 <__hi0bits+0xa>

08007958 <__lo0bits>:
 8007958:	6803      	ldr	r3, [r0, #0]
 800795a:	f013 0207 	ands.w	r2, r3, #7
 800795e:	4601      	mov	r1, r0
 8007960:	d00b      	beq.n	800797a <__lo0bits+0x22>
 8007962:	07da      	lsls	r2, r3, #31
 8007964:	d423      	bmi.n	80079ae <__lo0bits+0x56>
 8007966:	0798      	lsls	r0, r3, #30
 8007968:	bf49      	itett	mi
 800796a:	085b      	lsrmi	r3, r3, #1
 800796c:	089b      	lsrpl	r3, r3, #2
 800796e:	2001      	movmi	r0, #1
 8007970:	600b      	strmi	r3, [r1, #0]
 8007972:	bf5c      	itt	pl
 8007974:	600b      	strpl	r3, [r1, #0]
 8007976:	2002      	movpl	r0, #2
 8007978:	4770      	bx	lr
 800797a:	b298      	uxth	r0, r3
 800797c:	b9a8      	cbnz	r0, 80079aa <__lo0bits+0x52>
 800797e:	0c1b      	lsrs	r3, r3, #16
 8007980:	2010      	movs	r0, #16
 8007982:	b2da      	uxtb	r2, r3
 8007984:	b90a      	cbnz	r2, 800798a <__lo0bits+0x32>
 8007986:	3008      	adds	r0, #8
 8007988:	0a1b      	lsrs	r3, r3, #8
 800798a:	071a      	lsls	r2, r3, #28
 800798c:	bf04      	itt	eq
 800798e:	091b      	lsreq	r3, r3, #4
 8007990:	3004      	addeq	r0, #4
 8007992:	079a      	lsls	r2, r3, #30
 8007994:	bf04      	itt	eq
 8007996:	089b      	lsreq	r3, r3, #2
 8007998:	3002      	addeq	r0, #2
 800799a:	07da      	lsls	r2, r3, #31
 800799c:	d403      	bmi.n	80079a6 <__lo0bits+0x4e>
 800799e:	085b      	lsrs	r3, r3, #1
 80079a0:	f100 0001 	add.w	r0, r0, #1
 80079a4:	d005      	beq.n	80079b2 <__lo0bits+0x5a>
 80079a6:	600b      	str	r3, [r1, #0]
 80079a8:	4770      	bx	lr
 80079aa:	4610      	mov	r0, r2
 80079ac:	e7e9      	b.n	8007982 <__lo0bits+0x2a>
 80079ae:	2000      	movs	r0, #0
 80079b0:	4770      	bx	lr
 80079b2:	2020      	movs	r0, #32
 80079b4:	4770      	bx	lr
	...

080079b8 <__i2b>:
 80079b8:	b510      	push	{r4, lr}
 80079ba:	460c      	mov	r4, r1
 80079bc:	2101      	movs	r1, #1
 80079be:	f7ff ff03 	bl	80077c8 <_Balloc>
 80079c2:	4602      	mov	r2, r0
 80079c4:	b928      	cbnz	r0, 80079d2 <__i2b+0x1a>
 80079c6:	4b05      	ldr	r3, [pc, #20]	; (80079dc <__i2b+0x24>)
 80079c8:	4805      	ldr	r0, [pc, #20]	; (80079e0 <__i2b+0x28>)
 80079ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079ce:	f000 fd35 	bl	800843c <__assert_func>
 80079d2:	2301      	movs	r3, #1
 80079d4:	6144      	str	r4, [r0, #20]
 80079d6:	6103      	str	r3, [r0, #16]
 80079d8:	bd10      	pop	{r4, pc}
 80079da:	bf00      	nop
 80079dc:	0800893b 	.word	0x0800893b
 80079e0:	080089ac 	.word	0x080089ac

080079e4 <__multiply>:
 80079e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e8:	4691      	mov	r9, r2
 80079ea:	690a      	ldr	r2, [r1, #16]
 80079ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	bfb8      	it	lt
 80079f4:	460b      	movlt	r3, r1
 80079f6:	460c      	mov	r4, r1
 80079f8:	bfbc      	itt	lt
 80079fa:	464c      	movlt	r4, r9
 80079fc:	4699      	movlt	r9, r3
 80079fe:	6927      	ldr	r7, [r4, #16]
 8007a00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007a04:	68a3      	ldr	r3, [r4, #8]
 8007a06:	6861      	ldr	r1, [r4, #4]
 8007a08:	eb07 060a 	add.w	r6, r7, sl
 8007a0c:	42b3      	cmp	r3, r6
 8007a0e:	b085      	sub	sp, #20
 8007a10:	bfb8      	it	lt
 8007a12:	3101      	addlt	r1, #1
 8007a14:	f7ff fed8 	bl	80077c8 <_Balloc>
 8007a18:	b930      	cbnz	r0, 8007a28 <__multiply+0x44>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	4b44      	ldr	r3, [pc, #272]	; (8007b30 <__multiply+0x14c>)
 8007a1e:	4845      	ldr	r0, [pc, #276]	; (8007b34 <__multiply+0x150>)
 8007a20:	f240 115d 	movw	r1, #349	; 0x15d
 8007a24:	f000 fd0a 	bl	800843c <__assert_func>
 8007a28:	f100 0514 	add.w	r5, r0, #20
 8007a2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a30:	462b      	mov	r3, r5
 8007a32:	2200      	movs	r2, #0
 8007a34:	4543      	cmp	r3, r8
 8007a36:	d321      	bcc.n	8007a7c <__multiply+0x98>
 8007a38:	f104 0314 	add.w	r3, r4, #20
 8007a3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007a40:	f109 0314 	add.w	r3, r9, #20
 8007a44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007a48:	9202      	str	r2, [sp, #8]
 8007a4a:	1b3a      	subs	r2, r7, r4
 8007a4c:	3a15      	subs	r2, #21
 8007a4e:	f022 0203 	bic.w	r2, r2, #3
 8007a52:	3204      	adds	r2, #4
 8007a54:	f104 0115 	add.w	r1, r4, #21
 8007a58:	428f      	cmp	r7, r1
 8007a5a:	bf38      	it	cc
 8007a5c:	2204      	movcc	r2, #4
 8007a5e:	9201      	str	r2, [sp, #4]
 8007a60:	9a02      	ldr	r2, [sp, #8]
 8007a62:	9303      	str	r3, [sp, #12]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d80c      	bhi.n	8007a82 <__multiply+0x9e>
 8007a68:	2e00      	cmp	r6, #0
 8007a6a:	dd03      	ble.n	8007a74 <__multiply+0x90>
 8007a6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d05a      	beq.n	8007b2a <__multiply+0x146>
 8007a74:	6106      	str	r6, [r0, #16]
 8007a76:	b005      	add	sp, #20
 8007a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7c:	f843 2b04 	str.w	r2, [r3], #4
 8007a80:	e7d8      	b.n	8007a34 <__multiply+0x50>
 8007a82:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a86:	f1ba 0f00 	cmp.w	sl, #0
 8007a8a:	d024      	beq.n	8007ad6 <__multiply+0xf2>
 8007a8c:	f104 0e14 	add.w	lr, r4, #20
 8007a90:	46a9      	mov	r9, r5
 8007a92:	f04f 0c00 	mov.w	ip, #0
 8007a96:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a9a:	f8d9 1000 	ldr.w	r1, [r9]
 8007a9e:	fa1f fb82 	uxth.w	fp, r2
 8007aa2:	b289      	uxth	r1, r1
 8007aa4:	fb0a 110b 	mla	r1, sl, fp, r1
 8007aa8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007aac:	f8d9 2000 	ldr.w	r2, [r9]
 8007ab0:	4461      	add	r1, ip
 8007ab2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ab6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007aba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007abe:	b289      	uxth	r1, r1
 8007ac0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ac4:	4577      	cmp	r7, lr
 8007ac6:	f849 1b04 	str.w	r1, [r9], #4
 8007aca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ace:	d8e2      	bhi.n	8007a96 <__multiply+0xb2>
 8007ad0:	9a01      	ldr	r2, [sp, #4]
 8007ad2:	f845 c002 	str.w	ip, [r5, r2]
 8007ad6:	9a03      	ldr	r2, [sp, #12]
 8007ad8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007adc:	3304      	adds	r3, #4
 8007ade:	f1b9 0f00 	cmp.w	r9, #0
 8007ae2:	d020      	beq.n	8007b26 <__multiply+0x142>
 8007ae4:	6829      	ldr	r1, [r5, #0]
 8007ae6:	f104 0c14 	add.w	ip, r4, #20
 8007aea:	46ae      	mov	lr, r5
 8007aec:	f04f 0a00 	mov.w	sl, #0
 8007af0:	f8bc b000 	ldrh.w	fp, [ip]
 8007af4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007af8:	fb09 220b 	mla	r2, r9, fp, r2
 8007afc:	4492      	add	sl, r2
 8007afe:	b289      	uxth	r1, r1
 8007b00:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007b04:	f84e 1b04 	str.w	r1, [lr], #4
 8007b08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b0c:	f8be 1000 	ldrh.w	r1, [lr]
 8007b10:	0c12      	lsrs	r2, r2, #16
 8007b12:	fb09 1102 	mla	r1, r9, r2, r1
 8007b16:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007b1a:	4567      	cmp	r7, ip
 8007b1c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007b20:	d8e6      	bhi.n	8007af0 <__multiply+0x10c>
 8007b22:	9a01      	ldr	r2, [sp, #4]
 8007b24:	50a9      	str	r1, [r5, r2]
 8007b26:	3504      	adds	r5, #4
 8007b28:	e79a      	b.n	8007a60 <__multiply+0x7c>
 8007b2a:	3e01      	subs	r6, #1
 8007b2c:	e79c      	b.n	8007a68 <__multiply+0x84>
 8007b2e:	bf00      	nop
 8007b30:	0800893b 	.word	0x0800893b
 8007b34:	080089ac 	.word	0x080089ac

08007b38 <__pow5mult>:
 8007b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b3c:	4615      	mov	r5, r2
 8007b3e:	f012 0203 	ands.w	r2, r2, #3
 8007b42:	4606      	mov	r6, r0
 8007b44:	460f      	mov	r7, r1
 8007b46:	d007      	beq.n	8007b58 <__pow5mult+0x20>
 8007b48:	4c25      	ldr	r4, [pc, #148]	; (8007be0 <__pow5mult+0xa8>)
 8007b4a:	3a01      	subs	r2, #1
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b52:	f7ff fe9b 	bl	800788c <__multadd>
 8007b56:	4607      	mov	r7, r0
 8007b58:	10ad      	asrs	r5, r5, #2
 8007b5a:	d03d      	beq.n	8007bd8 <__pow5mult+0xa0>
 8007b5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b5e:	b97c      	cbnz	r4, 8007b80 <__pow5mult+0x48>
 8007b60:	2010      	movs	r0, #16
 8007b62:	f7ff fe1b 	bl	800779c <malloc>
 8007b66:	4602      	mov	r2, r0
 8007b68:	6270      	str	r0, [r6, #36]	; 0x24
 8007b6a:	b928      	cbnz	r0, 8007b78 <__pow5mult+0x40>
 8007b6c:	4b1d      	ldr	r3, [pc, #116]	; (8007be4 <__pow5mult+0xac>)
 8007b6e:	481e      	ldr	r0, [pc, #120]	; (8007be8 <__pow5mult+0xb0>)
 8007b70:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007b74:	f000 fc62 	bl	800843c <__assert_func>
 8007b78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b7c:	6004      	str	r4, [r0, #0]
 8007b7e:	60c4      	str	r4, [r0, #12]
 8007b80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b88:	b94c      	cbnz	r4, 8007b9e <__pow5mult+0x66>
 8007b8a:	f240 2171 	movw	r1, #625	; 0x271
 8007b8e:	4630      	mov	r0, r6
 8007b90:	f7ff ff12 	bl	80079b8 <__i2b>
 8007b94:	2300      	movs	r3, #0
 8007b96:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	6003      	str	r3, [r0, #0]
 8007b9e:	f04f 0900 	mov.w	r9, #0
 8007ba2:	07eb      	lsls	r3, r5, #31
 8007ba4:	d50a      	bpl.n	8007bbc <__pow5mult+0x84>
 8007ba6:	4639      	mov	r1, r7
 8007ba8:	4622      	mov	r2, r4
 8007baa:	4630      	mov	r0, r6
 8007bac:	f7ff ff1a 	bl	80079e4 <__multiply>
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	4680      	mov	r8, r0
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	f7ff fe47 	bl	8007848 <_Bfree>
 8007bba:	4647      	mov	r7, r8
 8007bbc:	106d      	asrs	r5, r5, #1
 8007bbe:	d00b      	beq.n	8007bd8 <__pow5mult+0xa0>
 8007bc0:	6820      	ldr	r0, [r4, #0]
 8007bc2:	b938      	cbnz	r0, 8007bd4 <__pow5mult+0x9c>
 8007bc4:	4622      	mov	r2, r4
 8007bc6:	4621      	mov	r1, r4
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f7ff ff0b 	bl	80079e4 <__multiply>
 8007bce:	6020      	str	r0, [r4, #0]
 8007bd0:	f8c0 9000 	str.w	r9, [r0]
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	e7e4      	b.n	8007ba2 <__pow5mult+0x6a>
 8007bd8:	4638      	mov	r0, r7
 8007bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bde:	bf00      	nop
 8007be0:	08008af8 	.word	0x08008af8
 8007be4:	080088c9 	.word	0x080088c9
 8007be8:	080089ac 	.word	0x080089ac

08007bec <__lshift>:
 8007bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	6849      	ldr	r1, [r1, #4]
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bfa:	68a3      	ldr	r3, [r4, #8]
 8007bfc:	4607      	mov	r7, r0
 8007bfe:	4691      	mov	r9, r2
 8007c00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c04:	f108 0601 	add.w	r6, r8, #1
 8007c08:	42b3      	cmp	r3, r6
 8007c0a:	db0b      	blt.n	8007c24 <__lshift+0x38>
 8007c0c:	4638      	mov	r0, r7
 8007c0e:	f7ff fddb 	bl	80077c8 <_Balloc>
 8007c12:	4605      	mov	r5, r0
 8007c14:	b948      	cbnz	r0, 8007c2a <__lshift+0x3e>
 8007c16:	4602      	mov	r2, r0
 8007c18:	4b2a      	ldr	r3, [pc, #168]	; (8007cc4 <__lshift+0xd8>)
 8007c1a:	482b      	ldr	r0, [pc, #172]	; (8007cc8 <__lshift+0xdc>)
 8007c1c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007c20:	f000 fc0c 	bl	800843c <__assert_func>
 8007c24:	3101      	adds	r1, #1
 8007c26:	005b      	lsls	r3, r3, #1
 8007c28:	e7ee      	b.n	8007c08 <__lshift+0x1c>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f100 0114 	add.w	r1, r0, #20
 8007c30:	f100 0210 	add.w	r2, r0, #16
 8007c34:	4618      	mov	r0, r3
 8007c36:	4553      	cmp	r3, sl
 8007c38:	db37      	blt.n	8007caa <__lshift+0xbe>
 8007c3a:	6920      	ldr	r0, [r4, #16]
 8007c3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c40:	f104 0314 	add.w	r3, r4, #20
 8007c44:	f019 091f 	ands.w	r9, r9, #31
 8007c48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c4c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007c50:	d02f      	beq.n	8007cb2 <__lshift+0xc6>
 8007c52:	f1c9 0e20 	rsb	lr, r9, #32
 8007c56:	468a      	mov	sl, r1
 8007c58:	f04f 0c00 	mov.w	ip, #0
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	fa02 f209 	lsl.w	r2, r2, r9
 8007c62:	ea42 020c 	orr.w	r2, r2, ip
 8007c66:	f84a 2b04 	str.w	r2, [sl], #4
 8007c6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c6e:	4298      	cmp	r0, r3
 8007c70:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007c74:	d8f2      	bhi.n	8007c5c <__lshift+0x70>
 8007c76:	1b03      	subs	r3, r0, r4
 8007c78:	3b15      	subs	r3, #21
 8007c7a:	f023 0303 	bic.w	r3, r3, #3
 8007c7e:	3304      	adds	r3, #4
 8007c80:	f104 0215 	add.w	r2, r4, #21
 8007c84:	4290      	cmp	r0, r2
 8007c86:	bf38      	it	cc
 8007c88:	2304      	movcc	r3, #4
 8007c8a:	f841 c003 	str.w	ip, [r1, r3]
 8007c8e:	f1bc 0f00 	cmp.w	ip, #0
 8007c92:	d001      	beq.n	8007c98 <__lshift+0xac>
 8007c94:	f108 0602 	add.w	r6, r8, #2
 8007c98:	3e01      	subs	r6, #1
 8007c9a:	4638      	mov	r0, r7
 8007c9c:	612e      	str	r6, [r5, #16]
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	f7ff fdd2 	bl	8007848 <_Bfree>
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007caa:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cae:	3301      	adds	r3, #1
 8007cb0:	e7c1      	b.n	8007c36 <__lshift+0x4a>
 8007cb2:	3904      	subs	r1, #4
 8007cb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cbc:	4298      	cmp	r0, r3
 8007cbe:	d8f9      	bhi.n	8007cb4 <__lshift+0xc8>
 8007cc0:	e7ea      	b.n	8007c98 <__lshift+0xac>
 8007cc2:	bf00      	nop
 8007cc4:	0800893b 	.word	0x0800893b
 8007cc8:	080089ac 	.word	0x080089ac

08007ccc <__mcmp>:
 8007ccc:	b530      	push	{r4, r5, lr}
 8007cce:	6902      	ldr	r2, [r0, #16]
 8007cd0:	690c      	ldr	r4, [r1, #16]
 8007cd2:	1b12      	subs	r2, r2, r4
 8007cd4:	d10e      	bne.n	8007cf4 <__mcmp+0x28>
 8007cd6:	f100 0314 	add.w	r3, r0, #20
 8007cda:	3114      	adds	r1, #20
 8007cdc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ce0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ce4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ce8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007cec:	42a5      	cmp	r5, r4
 8007cee:	d003      	beq.n	8007cf8 <__mcmp+0x2c>
 8007cf0:	d305      	bcc.n	8007cfe <__mcmp+0x32>
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	4610      	mov	r0, r2
 8007cf6:	bd30      	pop	{r4, r5, pc}
 8007cf8:	4283      	cmp	r3, r0
 8007cfa:	d3f3      	bcc.n	8007ce4 <__mcmp+0x18>
 8007cfc:	e7fa      	b.n	8007cf4 <__mcmp+0x28>
 8007cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007d02:	e7f7      	b.n	8007cf4 <__mcmp+0x28>

08007d04 <__mdiff>:
 8007d04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d08:	460c      	mov	r4, r1
 8007d0a:	4606      	mov	r6, r0
 8007d0c:	4611      	mov	r1, r2
 8007d0e:	4620      	mov	r0, r4
 8007d10:	4690      	mov	r8, r2
 8007d12:	f7ff ffdb 	bl	8007ccc <__mcmp>
 8007d16:	1e05      	subs	r5, r0, #0
 8007d18:	d110      	bne.n	8007d3c <__mdiff+0x38>
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff fd53 	bl	80077c8 <_Balloc>
 8007d22:	b930      	cbnz	r0, 8007d32 <__mdiff+0x2e>
 8007d24:	4b3a      	ldr	r3, [pc, #232]	; (8007e10 <__mdiff+0x10c>)
 8007d26:	4602      	mov	r2, r0
 8007d28:	f240 2132 	movw	r1, #562	; 0x232
 8007d2c:	4839      	ldr	r0, [pc, #228]	; (8007e14 <__mdiff+0x110>)
 8007d2e:	f000 fb85 	bl	800843c <__assert_func>
 8007d32:	2301      	movs	r3, #1
 8007d34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3c:	bfa4      	itt	ge
 8007d3e:	4643      	movge	r3, r8
 8007d40:	46a0      	movge	r8, r4
 8007d42:	4630      	mov	r0, r6
 8007d44:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007d48:	bfa6      	itte	ge
 8007d4a:	461c      	movge	r4, r3
 8007d4c:	2500      	movge	r5, #0
 8007d4e:	2501      	movlt	r5, #1
 8007d50:	f7ff fd3a 	bl	80077c8 <_Balloc>
 8007d54:	b920      	cbnz	r0, 8007d60 <__mdiff+0x5c>
 8007d56:	4b2e      	ldr	r3, [pc, #184]	; (8007e10 <__mdiff+0x10c>)
 8007d58:	4602      	mov	r2, r0
 8007d5a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007d5e:	e7e5      	b.n	8007d2c <__mdiff+0x28>
 8007d60:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007d64:	6926      	ldr	r6, [r4, #16]
 8007d66:	60c5      	str	r5, [r0, #12]
 8007d68:	f104 0914 	add.w	r9, r4, #20
 8007d6c:	f108 0514 	add.w	r5, r8, #20
 8007d70:	f100 0e14 	add.w	lr, r0, #20
 8007d74:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007d78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d7c:	f108 0210 	add.w	r2, r8, #16
 8007d80:	46f2      	mov	sl, lr
 8007d82:	2100      	movs	r1, #0
 8007d84:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d88:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d8c:	fa1f f883 	uxth.w	r8, r3
 8007d90:	fa11 f18b 	uxtah	r1, r1, fp
 8007d94:	0c1b      	lsrs	r3, r3, #16
 8007d96:	eba1 0808 	sub.w	r8, r1, r8
 8007d9a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d9e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007da2:	fa1f f888 	uxth.w	r8, r8
 8007da6:	1419      	asrs	r1, r3, #16
 8007da8:	454e      	cmp	r6, r9
 8007daa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007dae:	f84a 3b04 	str.w	r3, [sl], #4
 8007db2:	d8e7      	bhi.n	8007d84 <__mdiff+0x80>
 8007db4:	1b33      	subs	r3, r6, r4
 8007db6:	3b15      	subs	r3, #21
 8007db8:	f023 0303 	bic.w	r3, r3, #3
 8007dbc:	3304      	adds	r3, #4
 8007dbe:	3415      	adds	r4, #21
 8007dc0:	42a6      	cmp	r6, r4
 8007dc2:	bf38      	it	cc
 8007dc4:	2304      	movcc	r3, #4
 8007dc6:	441d      	add	r5, r3
 8007dc8:	4473      	add	r3, lr
 8007dca:	469e      	mov	lr, r3
 8007dcc:	462e      	mov	r6, r5
 8007dce:	4566      	cmp	r6, ip
 8007dd0:	d30e      	bcc.n	8007df0 <__mdiff+0xec>
 8007dd2:	f10c 0203 	add.w	r2, ip, #3
 8007dd6:	1b52      	subs	r2, r2, r5
 8007dd8:	f022 0203 	bic.w	r2, r2, #3
 8007ddc:	3d03      	subs	r5, #3
 8007dde:	45ac      	cmp	ip, r5
 8007de0:	bf38      	it	cc
 8007de2:	2200      	movcc	r2, #0
 8007de4:	441a      	add	r2, r3
 8007de6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007dea:	b17b      	cbz	r3, 8007e0c <__mdiff+0x108>
 8007dec:	6107      	str	r7, [r0, #16]
 8007dee:	e7a3      	b.n	8007d38 <__mdiff+0x34>
 8007df0:	f856 8b04 	ldr.w	r8, [r6], #4
 8007df4:	fa11 f288 	uxtah	r2, r1, r8
 8007df8:	1414      	asrs	r4, r2, #16
 8007dfa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007dfe:	b292      	uxth	r2, r2
 8007e00:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007e04:	f84e 2b04 	str.w	r2, [lr], #4
 8007e08:	1421      	asrs	r1, r4, #16
 8007e0a:	e7e0      	b.n	8007dce <__mdiff+0xca>
 8007e0c:	3f01      	subs	r7, #1
 8007e0e:	e7ea      	b.n	8007de6 <__mdiff+0xe2>
 8007e10:	0800893b 	.word	0x0800893b
 8007e14:	080089ac 	.word	0x080089ac

08007e18 <__d2b>:
 8007e18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e1c:	4689      	mov	r9, r1
 8007e1e:	2101      	movs	r1, #1
 8007e20:	ec57 6b10 	vmov	r6, r7, d0
 8007e24:	4690      	mov	r8, r2
 8007e26:	f7ff fccf 	bl	80077c8 <_Balloc>
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	b930      	cbnz	r0, 8007e3c <__d2b+0x24>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	4b25      	ldr	r3, [pc, #148]	; (8007ec8 <__d2b+0xb0>)
 8007e32:	4826      	ldr	r0, [pc, #152]	; (8007ecc <__d2b+0xb4>)
 8007e34:	f240 310a 	movw	r1, #778	; 0x30a
 8007e38:	f000 fb00 	bl	800843c <__assert_func>
 8007e3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007e40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e44:	bb35      	cbnz	r5, 8007e94 <__d2b+0x7c>
 8007e46:	2e00      	cmp	r6, #0
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	d028      	beq.n	8007e9e <__d2b+0x86>
 8007e4c:	4668      	mov	r0, sp
 8007e4e:	9600      	str	r6, [sp, #0]
 8007e50:	f7ff fd82 	bl	8007958 <__lo0bits>
 8007e54:	9900      	ldr	r1, [sp, #0]
 8007e56:	b300      	cbz	r0, 8007e9a <__d2b+0x82>
 8007e58:	9a01      	ldr	r2, [sp, #4]
 8007e5a:	f1c0 0320 	rsb	r3, r0, #32
 8007e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e62:	430b      	orrs	r3, r1
 8007e64:	40c2      	lsrs	r2, r0
 8007e66:	6163      	str	r3, [r4, #20]
 8007e68:	9201      	str	r2, [sp, #4]
 8007e6a:	9b01      	ldr	r3, [sp, #4]
 8007e6c:	61a3      	str	r3, [r4, #24]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	bf14      	ite	ne
 8007e72:	2202      	movne	r2, #2
 8007e74:	2201      	moveq	r2, #1
 8007e76:	6122      	str	r2, [r4, #16]
 8007e78:	b1d5      	cbz	r5, 8007eb0 <__d2b+0x98>
 8007e7a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007e7e:	4405      	add	r5, r0
 8007e80:	f8c9 5000 	str.w	r5, [r9]
 8007e84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e88:	f8c8 0000 	str.w	r0, [r8]
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	b003      	add	sp, #12
 8007e90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e98:	e7d5      	b.n	8007e46 <__d2b+0x2e>
 8007e9a:	6161      	str	r1, [r4, #20]
 8007e9c:	e7e5      	b.n	8007e6a <__d2b+0x52>
 8007e9e:	a801      	add	r0, sp, #4
 8007ea0:	f7ff fd5a 	bl	8007958 <__lo0bits>
 8007ea4:	9b01      	ldr	r3, [sp, #4]
 8007ea6:	6163      	str	r3, [r4, #20]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	6122      	str	r2, [r4, #16]
 8007eac:	3020      	adds	r0, #32
 8007eae:	e7e3      	b.n	8007e78 <__d2b+0x60>
 8007eb0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007eb4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007eb8:	f8c9 0000 	str.w	r0, [r9]
 8007ebc:	6918      	ldr	r0, [r3, #16]
 8007ebe:	f7ff fd2b 	bl	8007918 <__hi0bits>
 8007ec2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ec6:	e7df      	b.n	8007e88 <__d2b+0x70>
 8007ec8:	0800893b 	.word	0x0800893b
 8007ecc:	080089ac 	.word	0x080089ac

08007ed0 <_calloc_r>:
 8007ed0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ed2:	fba1 2402 	umull	r2, r4, r1, r2
 8007ed6:	b94c      	cbnz	r4, 8007eec <_calloc_r+0x1c>
 8007ed8:	4611      	mov	r1, r2
 8007eda:	9201      	str	r2, [sp, #4]
 8007edc:	f000 f87a 	bl	8007fd4 <_malloc_r>
 8007ee0:	9a01      	ldr	r2, [sp, #4]
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	b930      	cbnz	r0, 8007ef4 <_calloc_r+0x24>
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	b003      	add	sp, #12
 8007eea:	bd30      	pop	{r4, r5, pc}
 8007eec:	220c      	movs	r2, #12
 8007eee:	6002      	str	r2, [r0, #0]
 8007ef0:	2500      	movs	r5, #0
 8007ef2:	e7f8      	b.n	8007ee6 <_calloc_r+0x16>
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	f7fd fdf3 	bl	8005ae0 <memset>
 8007efa:	e7f4      	b.n	8007ee6 <_calloc_r+0x16>

08007efc <_free_r>:
 8007efc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007efe:	2900      	cmp	r1, #0
 8007f00:	d044      	beq.n	8007f8c <_free_r+0x90>
 8007f02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f06:	9001      	str	r0, [sp, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f1a1 0404 	sub.w	r4, r1, #4
 8007f0e:	bfb8      	it	lt
 8007f10:	18e4      	addlt	r4, r4, r3
 8007f12:	f000 fb19 	bl	8008548 <__malloc_lock>
 8007f16:	4a1e      	ldr	r2, [pc, #120]	; (8007f90 <_free_r+0x94>)
 8007f18:	9801      	ldr	r0, [sp, #4]
 8007f1a:	6813      	ldr	r3, [r2, #0]
 8007f1c:	b933      	cbnz	r3, 8007f2c <_free_r+0x30>
 8007f1e:	6063      	str	r3, [r4, #4]
 8007f20:	6014      	str	r4, [r2, #0]
 8007f22:	b003      	add	sp, #12
 8007f24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f28:	f000 bb14 	b.w	8008554 <__malloc_unlock>
 8007f2c:	42a3      	cmp	r3, r4
 8007f2e:	d908      	bls.n	8007f42 <_free_r+0x46>
 8007f30:	6825      	ldr	r5, [r4, #0]
 8007f32:	1961      	adds	r1, r4, r5
 8007f34:	428b      	cmp	r3, r1
 8007f36:	bf01      	itttt	eq
 8007f38:	6819      	ldreq	r1, [r3, #0]
 8007f3a:	685b      	ldreq	r3, [r3, #4]
 8007f3c:	1949      	addeq	r1, r1, r5
 8007f3e:	6021      	streq	r1, [r4, #0]
 8007f40:	e7ed      	b.n	8007f1e <_free_r+0x22>
 8007f42:	461a      	mov	r2, r3
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	b10b      	cbz	r3, 8007f4c <_free_r+0x50>
 8007f48:	42a3      	cmp	r3, r4
 8007f4a:	d9fa      	bls.n	8007f42 <_free_r+0x46>
 8007f4c:	6811      	ldr	r1, [r2, #0]
 8007f4e:	1855      	adds	r5, r2, r1
 8007f50:	42a5      	cmp	r5, r4
 8007f52:	d10b      	bne.n	8007f6c <_free_r+0x70>
 8007f54:	6824      	ldr	r4, [r4, #0]
 8007f56:	4421      	add	r1, r4
 8007f58:	1854      	adds	r4, r2, r1
 8007f5a:	42a3      	cmp	r3, r4
 8007f5c:	6011      	str	r1, [r2, #0]
 8007f5e:	d1e0      	bne.n	8007f22 <_free_r+0x26>
 8007f60:	681c      	ldr	r4, [r3, #0]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	6053      	str	r3, [r2, #4]
 8007f66:	4421      	add	r1, r4
 8007f68:	6011      	str	r1, [r2, #0]
 8007f6a:	e7da      	b.n	8007f22 <_free_r+0x26>
 8007f6c:	d902      	bls.n	8007f74 <_free_r+0x78>
 8007f6e:	230c      	movs	r3, #12
 8007f70:	6003      	str	r3, [r0, #0]
 8007f72:	e7d6      	b.n	8007f22 <_free_r+0x26>
 8007f74:	6825      	ldr	r5, [r4, #0]
 8007f76:	1961      	adds	r1, r4, r5
 8007f78:	428b      	cmp	r3, r1
 8007f7a:	bf04      	itt	eq
 8007f7c:	6819      	ldreq	r1, [r3, #0]
 8007f7e:	685b      	ldreq	r3, [r3, #4]
 8007f80:	6063      	str	r3, [r4, #4]
 8007f82:	bf04      	itt	eq
 8007f84:	1949      	addeq	r1, r1, r5
 8007f86:	6021      	streq	r1, [r4, #0]
 8007f88:	6054      	str	r4, [r2, #4]
 8007f8a:	e7ca      	b.n	8007f22 <_free_r+0x26>
 8007f8c:	b003      	add	sp, #12
 8007f8e:	bd30      	pop	{r4, r5, pc}
 8007f90:	20000350 	.word	0x20000350

08007f94 <sbrk_aligned>:
 8007f94:	b570      	push	{r4, r5, r6, lr}
 8007f96:	4e0e      	ldr	r6, [pc, #56]	; (8007fd0 <sbrk_aligned+0x3c>)
 8007f98:	460c      	mov	r4, r1
 8007f9a:	6831      	ldr	r1, [r6, #0]
 8007f9c:	4605      	mov	r5, r0
 8007f9e:	b911      	cbnz	r1, 8007fa6 <sbrk_aligned+0x12>
 8007fa0:	f000 f9e6 	bl	8008370 <_sbrk_r>
 8007fa4:	6030      	str	r0, [r6, #0]
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	4628      	mov	r0, r5
 8007faa:	f000 f9e1 	bl	8008370 <_sbrk_r>
 8007fae:	1c43      	adds	r3, r0, #1
 8007fb0:	d00a      	beq.n	8007fc8 <sbrk_aligned+0x34>
 8007fb2:	1cc4      	adds	r4, r0, #3
 8007fb4:	f024 0403 	bic.w	r4, r4, #3
 8007fb8:	42a0      	cmp	r0, r4
 8007fba:	d007      	beq.n	8007fcc <sbrk_aligned+0x38>
 8007fbc:	1a21      	subs	r1, r4, r0
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	f000 f9d6 	bl	8008370 <_sbrk_r>
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	d101      	bne.n	8007fcc <sbrk_aligned+0x38>
 8007fc8:	f04f 34ff 	mov.w	r4, #4294967295
 8007fcc:	4620      	mov	r0, r4
 8007fce:	bd70      	pop	{r4, r5, r6, pc}
 8007fd0:	20000354 	.word	0x20000354

08007fd4 <_malloc_r>:
 8007fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd8:	1ccd      	adds	r5, r1, #3
 8007fda:	f025 0503 	bic.w	r5, r5, #3
 8007fde:	3508      	adds	r5, #8
 8007fe0:	2d0c      	cmp	r5, #12
 8007fe2:	bf38      	it	cc
 8007fe4:	250c      	movcc	r5, #12
 8007fe6:	2d00      	cmp	r5, #0
 8007fe8:	4607      	mov	r7, r0
 8007fea:	db01      	blt.n	8007ff0 <_malloc_r+0x1c>
 8007fec:	42a9      	cmp	r1, r5
 8007fee:	d905      	bls.n	8007ffc <_malloc_r+0x28>
 8007ff0:	230c      	movs	r3, #12
 8007ff2:	603b      	str	r3, [r7, #0]
 8007ff4:	2600      	movs	r6, #0
 8007ff6:	4630      	mov	r0, r6
 8007ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ffc:	4e2e      	ldr	r6, [pc, #184]	; (80080b8 <_malloc_r+0xe4>)
 8007ffe:	f000 faa3 	bl	8008548 <__malloc_lock>
 8008002:	6833      	ldr	r3, [r6, #0]
 8008004:	461c      	mov	r4, r3
 8008006:	bb34      	cbnz	r4, 8008056 <_malloc_r+0x82>
 8008008:	4629      	mov	r1, r5
 800800a:	4638      	mov	r0, r7
 800800c:	f7ff ffc2 	bl	8007f94 <sbrk_aligned>
 8008010:	1c43      	adds	r3, r0, #1
 8008012:	4604      	mov	r4, r0
 8008014:	d14d      	bne.n	80080b2 <_malloc_r+0xde>
 8008016:	6834      	ldr	r4, [r6, #0]
 8008018:	4626      	mov	r6, r4
 800801a:	2e00      	cmp	r6, #0
 800801c:	d140      	bne.n	80080a0 <_malloc_r+0xcc>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	4631      	mov	r1, r6
 8008022:	4638      	mov	r0, r7
 8008024:	eb04 0803 	add.w	r8, r4, r3
 8008028:	f000 f9a2 	bl	8008370 <_sbrk_r>
 800802c:	4580      	cmp	r8, r0
 800802e:	d13a      	bne.n	80080a6 <_malloc_r+0xd2>
 8008030:	6821      	ldr	r1, [r4, #0]
 8008032:	3503      	adds	r5, #3
 8008034:	1a6d      	subs	r5, r5, r1
 8008036:	f025 0503 	bic.w	r5, r5, #3
 800803a:	3508      	adds	r5, #8
 800803c:	2d0c      	cmp	r5, #12
 800803e:	bf38      	it	cc
 8008040:	250c      	movcc	r5, #12
 8008042:	4629      	mov	r1, r5
 8008044:	4638      	mov	r0, r7
 8008046:	f7ff ffa5 	bl	8007f94 <sbrk_aligned>
 800804a:	3001      	adds	r0, #1
 800804c:	d02b      	beq.n	80080a6 <_malloc_r+0xd2>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	442b      	add	r3, r5
 8008052:	6023      	str	r3, [r4, #0]
 8008054:	e00e      	b.n	8008074 <_malloc_r+0xa0>
 8008056:	6822      	ldr	r2, [r4, #0]
 8008058:	1b52      	subs	r2, r2, r5
 800805a:	d41e      	bmi.n	800809a <_malloc_r+0xc6>
 800805c:	2a0b      	cmp	r2, #11
 800805e:	d916      	bls.n	800808e <_malloc_r+0xba>
 8008060:	1961      	adds	r1, r4, r5
 8008062:	42a3      	cmp	r3, r4
 8008064:	6025      	str	r5, [r4, #0]
 8008066:	bf18      	it	ne
 8008068:	6059      	strne	r1, [r3, #4]
 800806a:	6863      	ldr	r3, [r4, #4]
 800806c:	bf08      	it	eq
 800806e:	6031      	streq	r1, [r6, #0]
 8008070:	5162      	str	r2, [r4, r5]
 8008072:	604b      	str	r3, [r1, #4]
 8008074:	4638      	mov	r0, r7
 8008076:	f104 060b 	add.w	r6, r4, #11
 800807a:	f000 fa6b 	bl	8008554 <__malloc_unlock>
 800807e:	f026 0607 	bic.w	r6, r6, #7
 8008082:	1d23      	adds	r3, r4, #4
 8008084:	1af2      	subs	r2, r6, r3
 8008086:	d0b6      	beq.n	8007ff6 <_malloc_r+0x22>
 8008088:	1b9b      	subs	r3, r3, r6
 800808a:	50a3      	str	r3, [r4, r2]
 800808c:	e7b3      	b.n	8007ff6 <_malloc_r+0x22>
 800808e:	6862      	ldr	r2, [r4, #4]
 8008090:	42a3      	cmp	r3, r4
 8008092:	bf0c      	ite	eq
 8008094:	6032      	streq	r2, [r6, #0]
 8008096:	605a      	strne	r2, [r3, #4]
 8008098:	e7ec      	b.n	8008074 <_malloc_r+0xa0>
 800809a:	4623      	mov	r3, r4
 800809c:	6864      	ldr	r4, [r4, #4]
 800809e:	e7b2      	b.n	8008006 <_malloc_r+0x32>
 80080a0:	4634      	mov	r4, r6
 80080a2:	6876      	ldr	r6, [r6, #4]
 80080a4:	e7b9      	b.n	800801a <_malloc_r+0x46>
 80080a6:	230c      	movs	r3, #12
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	4638      	mov	r0, r7
 80080ac:	f000 fa52 	bl	8008554 <__malloc_unlock>
 80080b0:	e7a1      	b.n	8007ff6 <_malloc_r+0x22>
 80080b2:	6025      	str	r5, [r4, #0]
 80080b4:	e7de      	b.n	8008074 <_malloc_r+0xa0>
 80080b6:	bf00      	nop
 80080b8:	20000350 	.word	0x20000350

080080bc <__sfputc_r>:
 80080bc:	6893      	ldr	r3, [r2, #8]
 80080be:	3b01      	subs	r3, #1
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	b410      	push	{r4}
 80080c4:	6093      	str	r3, [r2, #8]
 80080c6:	da08      	bge.n	80080da <__sfputc_r+0x1e>
 80080c8:	6994      	ldr	r4, [r2, #24]
 80080ca:	42a3      	cmp	r3, r4
 80080cc:	db01      	blt.n	80080d2 <__sfputc_r+0x16>
 80080ce:	290a      	cmp	r1, #10
 80080d0:	d103      	bne.n	80080da <__sfputc_r+0x1e>
 80080d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080d6:	f7fe ba03 	b.w	80064e0 <__swbuf_r>
 80080da:	6813      	ldr	r3, [r2, #0]
 80080dc:	1c58      	adds	r0, r3, #1
 80080de:	6010      	str	r0, [r2, #0]
 80080e0:	7019      	strb	r1, [r3, #0]
 80080e2:	4608      	mov	r0, r1
 80080e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <__sfputs_r>:
 80080ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ec:	4606      	mov	r6, r0
 80080ee:	460f      	mov	r7, r1
 80080f0:	4614      	mov	r4, r2
 80080f2:	18d5      	adds	r5, r2, r3
 80080f4:	42ac      	cmp	r4, r5
 80080f6:	d101      	bne.n	80080fc <__sfputs_r+0x12>
 80080f8:	2000      	movs	r0, #0
 80080fa:	e007      	b.n	800810c <__sfputs_r+0x22>
 80080fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008100:	463a      	mov	r2, r7
 8008102:	4630      	mov	r0, r6
 8008104:	f7ff ffda 	bl	80080bc <__sfputc_r>
 8008108:	1c43      	adds	r3, r0, #1
 800810a:	d1f3      	bne.n	80080f4 <__sfputs_r+0xa>
 800810c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008110 <_vfiprintf_r>:
 8008110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008114:	460d      	mov	r5, r1
 8008116:	b09d      	sub	sp, #116	; 0x74
 8008118:	4614      	mov	r4, r2
 800811a:	4698      	mov	r8, r3
 800811c:	4606      	mov	r6, r0
 800811e:	b118      	cbz	r0, 8008128 <_vfiprintf_r+0x18>
 8008120:	6983      	ldr	r3, [r0, #24]
 8008122:	b90b      	cbnz	r3, 8008128 <_vfiprintf_r+0x18>
 8008124:	f7ff fa30 	bl	8007588 <__sinit>
 8008128:	4b89      	ldr	r3, [pc, #548]	; (8008350 <_vfiprintf_r+0x240>)
 800812a:	429d      	cmp	r5, r3
 800812c:	d11b      	bne.n	8008166 <_vfiprintf_r+0x56>
 800812e:	6875      	ldr	r5, [r6, #4]
 8008130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008132:	07d9      	lsls	r1, r3, #31
 8008134:	d405      	bmi.n	8008142 <_vfiprintf_r+0x32>
 8008136:	89ab      	ldrh	r3, [r5, #12]
 8008138:	059a      	lsls	r2, r3, #22
 800813a:	d402      	bmi.n	8008142 <_vfiprintf_r+0x32>
 800813c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800813e:	f7ff fac6 	bl	80076ce <__retarget_lock_acquire_recursive>
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	071b      	lsls	r3, r3, #28
 8008146:	d501      	bpl.n	800814c <_vfiprintf_r+0x3c>
 8008148:	692b      	ldr	r3, [r5, #16]
 800814a:	b9eb      	cbnz	r3, 8008188 <_vfiprintf_r+0x78>
 800814c:	4629      	mov	r1, r5
 800814e:	4630      	mov	r0, r6
 8008150:	f7fe fa18 	bl	8006584 <__swsetup_r>
 8008154:	b1c0      	cbz	r0, 8008188 <_vfiprintf_r+0x78>
 8008156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008158:	07dc      	lsls	r4, r3, #31
 800815a:	d50e      	bpl.n	800817a <_vfiprintf_r+0x6a>
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	b01d      	add	sp, #116	; 0x74
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	4b7b      	ldr	r3, [pc, #492]	; (8008354 <_vfiprintf_r+0x244>)
 8008168:	429d      	cmp	r5, r3
 800816a:	d101      	bne.n	8008170 <_vfiprintf_r+0x60>
 800816c:	68b5      	ldr	r5, [r6, #8]
 800816e:	e7df      	b.n	8008130 <_vfiprintf_r+0x20>
 8008170:	4b79      	ldr	r3, [pc, #484]	; (8008358 <_vfiprintf_r+0x248>)
 8008172:	429d      	cmp	r5, r3
 8008174:	bf08      	it	eq
 8008176:	68f5      	ldreq	r5, [r6, #12]
 8008178:	e7da      	b.n	8008130 <_vfiprintf_r+0x20>
 800817a:	89ab      	ldrh	r3, [r5, #12]
 800817c:	0598      	lsls	r0, r3, #22
 800817e:	d4ed      	bmi.n	800815c <_vfiprintf_r+0x4c>
 8008180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008182:	f7ff faa5 	bl	80076d0 <__retarget_lock_release_recursive>
 8008186:	e7e9      	b.n	800815c <_vfiprintf_r+0x4c>
 8008188:	2300      	movs	r3, #0
 800818a:	9309      	str	r3, [sp, #36]	; 0x24
 800818c:	2320      	movs	r3, #32
 800818e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008192:	f8cd 800c 	str.w	r8, [sp, #12]
 8008196:	2330      	movs	r3, #48	; 0x30
 8008198:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800835c <_vfiprintf_r+0x24c>
 800819c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081a0:	f04f 0901 	mov.w	r9, #1
 80081a4:	4623      	mov	r3, r4
 80081a6:	469a      	mov	sl, r3
 80081a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081ac:	b10a      	cbz	r2, 80081b2 <_vfiprintf_r+0xa2>
 80081ae:	2a25      	cmp	r2, #37	; 0x25
 80081b0:	d1f9      	bne.n	80081a6 <_vfiprintf_r+0x96>
 80081b2:	ebba 0b04 	subs.w	fp, sl, r4
 80081b6:	d00b      	beq.n	80081d0 <_vfiprintf_r+0xc0>
 80081b8:	465b      	mov	r3, fp
 80081ba:	4622      	mov	r2, r4
 80081bc:	4629      	mov	r1, r5
 80081be:	4630      	mov	r0, r6
 80081c0:	f7ff ff93 	bl	80080ea <__sfputs_r>
 80081c4:	3001      	adds	r0, #1
 80081c6:	f000 80aa 	beq.w	800831e <_vfiprintf_r+0x20e>
 80081ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081cc:	445a      	add	r2, fp
 80081ce:	9209      	str	r2, [sp, #36]	; 0x24
 80081d0:	f89a 3000 	ldrb.w	r3, [sl]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 80a2 	beq.w	800831e <_vfiprintf_r+0x20e>
 80081da:	2300      	movs	r3, #0
 80081dc:	f04f 32ff 	mov.w	r2, #4294967295
 80081e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081e4:	f10a 0a01 	add.w	sl, sl, #1
 80081e8:	9304      	str	r3, [sp, #16]
 80081ea:	9307      	str	r3, [sp, #28]
 80081ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081f0:	931a      	str	r3, [sp, #104]	; 0x68
 80081f2:	4654      	mov	r4, sl
 80081f4:	2205      	movs	r2, #5
 80081f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081fa:	4858      	ldr	r0, [pc, #352]	; (800835c <_vfiprintf_r+0x24c>)
 80081fc:	f7f7 fff8 	bl	80001f0 <memchr>
 8008200:	9a04      	ldr	r2, [sp, #16]
 8008202:	b9d8      	cbnz	r0, 800823c <_vfiprintf_r+0x12c>
 8008204:	06d1      	lsls	r1, r2, #27
 8008206:	bf44      	itt	mi
 8008208:	2320      	movmi	r3, #32
 800820a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800820e:	0713      	lsls	r3, r2, #28
 8008210:	bf44      	itt	mi
 8008212:	232b      	movmi	r3, #43	; 0x2b
 8008214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008218:	f89a 3000 	ldrb.w	r3, [sl]
 800821c:	2b2a      	cmp	r3, #42	; 0x2a
 800821e:	d015      	beq.n	800824c <_vfiprintf_r+0x13c>
 8008220:	9a07      	ldr	r2, [sp, #28]
 8008222:	4654      	mov	r4, sl
 8008224:	2000      	movs	r0, #0
 8008226:	f04f 0c0a 	mov.w	ip, #10
 800822a:	4621      	mov	r1, r4
 800822c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008230:	3b30      	subs	r3, #48	; 0x30
 8008232:	2b09      	cmp	r3, #9
 8008234:	d94e      	bls.n	80082d4 <_vfiprintf_r+0x1c4>
 8008236:	b1b0      	cbz	r0, 8008266 <_vfiprintf_r+0x156>
 8008238:	9207      	str	r2, [sp, #28]
 800823a:	e014      	b.n	8008266 <_vfiprintf_r+0x156>
 800823c:	eba0 0308 	sub.w	r3, r0, r8
 8008240:	fa09 f303 	lsl.w	r3, r9, r3
 8008244:	4313      	orrs	r3, r2
 8008246:	9304      	str	r3, [sp, #16]
 8008248:	46a2      	mov	sl, r4
 800824a:	e7d2      	b.n	80081f2 <_vfiprintf_r+0xe2>
 800824c:	9b03      	ldr	r3, [sp, #12]
 800824e:	1d19      	adds	r1, r3, #4
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	9103      	str	r1, [sp, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	bfbb      	ittet	lt
 8008258:	425b      	neglt	r3, r3
 800825a:	f042 0202 	orrlt.w	r2, r2, #2
 800825e:	9307      	strge	r3, [sp, #28]
 8008260:	9307      	strlt	r3, [sp, #28]
 8008262:	bfb8      	it	lt
 8008264:	9204      	strlt	r2, [sp, #16]
 8008266:	7823      	ldrb	r3, [r4, #0]
 8008268:	2b2e      	cmp	r3, #46	; 0x2e
 800826a:	d10c      	bne.n	8008286 <_vfiprintf_r+0x176>
 800826c:	7863      	ldrb	r3, [r4, #1]
 800826e:	2b2a      	cmp	r3, #42	; 0x2a
 8008270:	d135      	bne.n	80082de <_vfiprintf_r+0x1ce>
 8008272:	9b03      	ldr	r3, [sp, #12]
 8008274:	1d1a      	adds	r2, r3, #4
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	9203      	str	r2, [sp, #12]
 800827a:	2b00      	cmp	r3, #0
 800827c:	bfb8      	it	lt
 800827e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008282:	3402      	adds	r4, #2
 8008284:	9305      	str	r3, [sp, #20]
 8008286:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800836c <_vfiprintf_r+0x25c>
 800828a:	7821      	ldrb	r1, [r4, #0]
 800828c:	2203      	movs	r2, #3
 800828e:	4650      	mov	r0, sl
 8008290:	f7f7 ffae 	bl	80001f0 <memchr>
 8008294:	b140      	cbz	r0, 80082a8 <_vfiprintf_r+0x198>
 8008296:	2340      	movs	r3, #64	; 0x40
 8008298:	eba0 000a 	sub.w	r0, r0, sl
 800829c:	fa03 f000 	lsl.w	r0, r3, r0
 80082a0:	9b04      	ldr	r3, [sp, #16]
 80082a2:	4303      	orrs	r3, r0
 80082a4:	3401      	adds	r4, #1
 80082a6:	9304      	str	r3, [sp, #16]
 80082a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082ac:	482c      	ldr	r0, [pc, #176]	; (8008360 <_vfiprintf_r+0x250>)
 80082ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082b2:	2206      	movs	r2, #6
 80082b4:	f7f7 ff9c 	bl	80001f0 <memchr>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	d03f      	beq.n	800833c <_vfiprintf_r+0x22c>
 80082bc:	4b29      	ldr	r3, [pc, #164]	; (8008364 <_vfiprintf_r+0x254>)
 80082be:	bb1b      	cbnz	r3, 8008308 <_vfiprintf_r+0x1f8>
 80082c0:	9b03      	ldr	r3, [sp, #12]
 80082c2:	3307      	adds	r3, #7
 80082c4:	f023 0307 	bic.w	r3, r3, #7
 80082c8:	3308      	adds	r3, #8
 80082ca:	9303      	str	r3, [sp, #12]
 80082cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082ce:	443b      	add	r3, r7
 80082d0:	9309      	str	r3, [sp, #36]	; 0x24
 80082d2:	e767      	b.n	80081a4 <_vfiprintf_r+0x94>
 80082d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80082d8:	460c      	mov	r4, r1
 80082da:	2001      	movs	r0, #1
 80082dc:	e7a5      	b.n	800822a <_vfiprintf_r+0x11a>
 80082de:	2300      	movs	r3, #0
 80082e0:	3401      	adds	r4, #1
 80082e2:	9305      	str	r3, [sp, #20]
 80082e4:	4619      	mov	r1, r3
 80082e6:	f04f 0c0a 	mov.w	ip, #10
 80082ea:	4620      	mov	r0, r4
 80082ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082f0:	3a30      	subs	r2, #48	; 0x30
 80082f2:	2a09      	cmp	r2, #9
 80082f4:	d903      	bls.n	80082fe <_vfiprintf_r+0x1ee>
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d0c5      	beq.n	8008286 <_vfiprintf_r+0x176>
 80082fa:	9105      	str	r1, [sp, #20]
 80082fc:	e7c3      	b.n	8008286 <_vfiprintf_r+0x176>
 80082fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008302:	4604      	mov	r4, r0
 8008304:	2301      	movs	r3, #1
 8008306:	e7f0      	b.n	80082ea <_vfiprintf_r+0x1da>
 8008308:	ab03      	add	r3, sp, #12
 800830a:	9300      	str	r3, [sp, #0]
 800830c:	462a      	mov	r2, r5
 800830e:	4b16      	ldr	r3, [pc, #88]	; (8008368 <_vfiprintf_r+0x258>)
 8008310:	a904      	add	r1, sp, #16
 8008312:	4630      	mov	r0, r6
 8008314:	f7fd fc8c 	bl	8005c30 <_printf_float>
 8008318:	4607      	mov	r7, r0
 800831a:	1c78      	adds	r0, r7, #1
 800831c:	d1d6      	bne.n	80082cc <_vfiprintf_r+0x1bc>
 800831e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008320:	07d9      	lsls	r1, r3, #31
 8008322:	d405      	bmi.n	8008330 <_vfiprintf_r+0x220>
 8008324:	89ab      	ldrh	r3, [r5, #12]
 8008326:	059a      	lsls	r2, r3, #22
 8008328:	d402      	bmi.n	8008330 <_vfiprintf_r+0x220>
 800832a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800832c:	f7ff f9d0 	bl	80076d0 <__retarget_lock_release_recursive>
 8008330:	89ab      	ldrh	r3, [r5, #12]
 8008332:	065b      	lsls	r3, r3, #25
 8008334:	f53f af12 	bmi.w	800815c <_vfiprintf_r+0x4c>
 8008338:	9809      	ldr	r0, [sp, #36]	; 0x24
 800833a:	e711      	b.n	8008160 <_vfiprintf_r+0x50>
 800833c:	ab03      	add	r3, sp, #12
 800833e:	9300      	str	r3, [sp, #0]
 8008340:	462a      	mov	r2, r5
 8008342:	4b09      	ldr	r3, [pc, #36]	; (8008368 <_vfiprintf_r+0x258>)
 8008344:	a904      	add	r1, sp, #16
 8008346:	4630      	mov	r0, r6
 8008348:	f7fd ff16 	bl	8006178 <_printf_i>
 800834c:	e7e4      	b.n	8008318 <_vfiprintf_r+0x208>
 800834e:	bf00      	nop
 8008350:	0800896c 	.word	0x0800896c
 8008354:	0800898c 	.word	0x0800898c
 8008358:	0800894c 	.word	0x0800894c
 800835c:	08008b04 	.word	0x08008b04
 8008360:	08008b0e 	.word	0x08008b0e
 8008364:	08005c31 	.word	0x08005c31
 8008368:	080080eb 	.word	0x080080eb
 800836c:	08008b0a 	.word	0x08008b0a

08008370 <_sbrk_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4d06      	ldr	r5, [pc, #24]	; (800838c <_sbrk_r+0x1c>)
 8008374:	2300      	movs	r3, #0
 8008376:	4604      	mov	r4, r0
 8008378:	4608      	mov	r0, r1
 800837a:	602b      	str	r3, [r5, #0]
 800837c:	f7fa fca6 	bl	8002ccc <_sbrk>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_sbrk_r+0x1a>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_sbrk_r+0x1a>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	20000358 	.word	0x20000358

08008390 <__sread>:
 8008390:	b510      	push	{r4, lr}
 8008392:	460c      	mov	r4, r1
 8008394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008398:	f000 f8e2 	bl	8008560 <_read_r>
 800839c:	2800      	cmp	r0, #0
 800839e:	bfab      	itete	ge
 80083a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80083a2:	89a3      	ldrhlt	r3, [r4, #12]
 80083a4:	181b      	addge	r3, r3, r0
 80083a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80083aa:	bfac      	ite	ge
 80083ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80083ae:	81a3      	strhlt	r3, [r4, #12]
 80083b0:	bd10      	pop	{r4, pc}

080083b2 <__swrite>:
 80083b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b6:	461f      	mov	r7, r3
 80083b8:	898b      	ldrh	r3, [r1, #12]
 80083ba:	05db      	lsls	r3, r3, #23
 80083bc:	4605      	mov	r5, r0
 80083be:	460c      	mov	r4, r1
 80083c0:	4616      	mov	r6, r2
 80083c2:	d505      	bpl.n	80083d0 <__swrite+0x1e>
 80083c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083c8:	2302      	movs	r3, #2
 80083ca:	2200      	movs	r2, #0
 80083cc:	f000 f898 	bl	8008500 <_lseek_r>
 80083d0:	89a3      	ldrh	r3, [r4, #12]
 80083d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083da:	81a3      	strh	r3, [r4, #12]
 80083dc:	4632      	mov	r2, r6
 80083de:	463b      	mov	r3, r7
 80083e0:	4628      	mov	r0, r5
 80083e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083e6:	f000 b817 	b.w	8008418 <_write_r>

080083ea <__sseek>:
 80083ea:	b510      	push	{r4, lr}
 80083ec:	460c      	mov	r4, r1
 80083ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083f2:	f000 f885 	bl	8008500 <_lseek_r>
 80083f6:	1c43      	adds	r3, r0, #1
 80083f8:	89a3      	ldrh	r3, [r4, #12]
 80083fa:	bf15      	itete	ne
 80083fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80083fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008402:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008406:	81a3      	strheq	r3, [r4, #12]
 8008408:	bf18      	it	ne
 800840a:	81a3      	strhne	r3, [r4, #12]
 800840c:	bd10      	pop	{r4, pc}

0800840e <__sclose>:
 800840e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008412:	f000 b831 	b.w	8008478 <_close_r>
	...

08008418 <_write_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4d07      	ldr	r5, [pc, #28]	; (8008438 <_write_r+0x20>)
 800841c:	4604      	mov	r4, r0
 800841e:	4608      	mov	r0, r1
 8008420:	4611      	mov	r1, r2
 8008422:	2200      	movs	r2, #0
 8008424:	602a      	str	r2, [r5, #0]
 8008426:	461a      	mov	r2, r3
 8008428:	f7fa fbff 	bl	8002c2a <_write>
 800842c:	1c43      	adds	r3, r0, #1
 800842e:	d102      	bne.n	8008436 <_write_r+0x1e>
 8008430:	682b      	ldr	r3, [r5, #0]
 8008432:	b103      	cbz	r3, 8008436 <_write_r+0x1e>
 8008434:	6023      	str	r3, [r4, #0]
 8008436:	bd38      	pop	{r3, r4, r5, pc}
 8008438:	20000358 	.word	0x20000358

0800843c <__assert_func>:
 800843c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800843e:	4614      	mov	r4, r2
 8008440:	461a      	mov	r2, r3
 8008442:	4b09      	ldr	r3, [pc, #36]	; (8008468 <__assert_func+0x2c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4605      	mov	r5, r0
 8008448:	68d8      	ldr	r0, [r3, #12]
 800844a:	b14c      	cbz	r4, 8008460 <__assert_func+0x24>
 800844c:	4b07      	ldr	r3, [pc, #28]	; (800846c <__assert_func+0x30>)
 800844e:	9100      	str	r1, [sp, #0]
 8008450:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008454:	4906      	ldr	r1, [pc, #24]	; (8008470 <__assert_func+0x34>)
 8008456:	462b      	mov	r3, r5
 8008458:	f000 f81e 	bl	8008498 <fiprintf>
 800845c:	f000 f89f 	bl	800859e <abort>
 8008460:	4b04      	ldr	r3, [pc, #16]	; (8008474 <__assert_func+0x38>)
 8008462:	461c      	mov	r4, r3
 8008464:	e7f3      	b.n	800844e <__assert_func+0x12>
 8008466:	bf00      	nop
 8008468:	20000010 	.word	0x20000010
 800846c:	08008b15 	.word	0x08008b15
 8008470:	08008b22 	.word	0x08008b22
 8008474:	08008b50 	.word	0x08008b50

08008478 <_close_r>:
 8008478:	b538      	push	{r3, r4, r5, lr}
 800847a:	4d06      	ldr	r5, [pc, #24]	; (8008494 <_close_r+0x1c>)
 800847c:	2300      	movs	r3, #0
 800847e:	4604      	mov	r4, r0
 8008480:	4608      	mov	r0, r1
 8008482:	602b      	str	r3, [r5, #0]
 8008484:	f7fa fbed 	bl	8002c62 <_close>
 8008488:	1c43      	adds	r3, r0, #1
 800848a:	d102      	bne.n	8008492 <_close_r+0x1a>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	b103      	cbz	r3, 8008492 <_close_r+0x1a>
 8008490:	6023      	str	r3, [r4, #0]
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	20000358 	.word	0x20000358

08008498 <fiprintf>:
 8008498:	b40e      	push	{r1, r2, r3}
 800849a:	b503      	push	{r0, r1, lr}
 800849c:	4601      	mov	r1, r0
 800849e:	ab03      	add	r3, sp, #12
 80084a0:	4805      	ldr	r0, [pc, #20]	; (80084b8 <fiprintf+0x20>)
 80084a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80084a6:	6800      	ldr	r0, [r0, #0]
 80084a8:	9301      	str	r3, [sp, #4]
 80084aa:	f7ff fe31 	bl	8008110 <_vfiprintf_r>
 80084ae:	b002      	add	sp, #8
 80084b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80084b4:	b003      	add	sp, #12
 80084b6:	4770      	bx	lr
 80084b8:	20000010 	.word	0x20000010

080084bc <_fstat_r>:
 80084bc:	b538      	push	{r3, r4, r5, lr}
 80084be:	4d07      	ldr	r5, [pc, #28]	; (80084dc <_fstat_r+0x20>)
 80084c0:	2300      	movs	r3, #0
 80084c2:	4604      	mov	r4, r0
 80084c4:	4608      	mov	r0, r1
 80084c6:	4611      	mov	r1, r2
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	f7fa fbd6 	bl	8002c7a <_fstat>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	d102      	bne.n	80084d8 <_fstat_r+0x1c>
 80084d2:	682b      	ldr	r3, [r5, #0]
 80084d4:	b103      	cbz	r3, 80084d8 <_fstat_r+0x1c>
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	bd38      	pop	{r3, r4, r5, pc}
 80084da:	bf00      	nop
 80084dc:	20000358 	.word	0x20000358

080084e0 <_isatty_r>:
 80084e0:	b538      	push	{r3, r4, r5, lr}
 80084e2:	4d06      	ldr	r5, [pc, #24]	; (80084fc <_isatty_r+0x1c>)
 80084e4:	2300      	movs	r3, #0
 80084e6:	4604      	mov	r4, r0
 80084e8:	4608      	mov	r0, r1
 80084ea:	602b      	str	r3, [r5, #0]
 80084ec:	f7fa fbd5 	bl	8002c9a <_isatty>
 80084f0:	1c43      	adds	r3, r0, #1
 80084f2:	d102      	bne.n	80084fa <_isatty_r+0x1a>
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	b103      	cbz	r3, 80084fa <_isatty_r+0x1a>
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	20000358 	.word	0x20000358

08008500 <_lseek_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d07      	ldr	r5, [pc, #28]	; (8008520 <_lseek_r+0x20>)
 8008504:	4604      	mov	r4, r0
 8008506:	4608      	mov	r0, r1
 8008508:	4611      	mov	r1, r2
 800850a:	2200      	movs	r2, #0
 800850c:	602a      	str	r2, [r5, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f7fa fbce 	bl	8002cb0 <_lseek>
 8008514:	1c43      	adds	r3, r0, #1
 8008516:	d102      	bne.n	800851e <_lseek_r+0x1e>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	b103      	cbz	r3, 800851e <_lseek_r+0x1e>
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	20000358 	.word	0x20000358

08008524 <__ascii_mbtowc>:
 8008524:	b082      	sub	sp, #8
 8008526:	b901      	cbnz	r1, 800852a <__ascii_mbtowc+0x6>
 8008528:	a901      	add	r1, sp, #4
 800852a:	b142      	cbz	r2, 800853e <__ascii_mbtowc+0x1a>
 800852c:	b14b      	cbz	r3, 8008542 <__ascii_mbtowc+0x1e>
 800852e:	7813      	ldrb	r3, [r2, #0]
 8008530:	600b      	str	r3, [r1, #0]
 8008532:	7812      	ldrb	r2, [r2, #0]
 8008534:	1e10      	subs	r0, r2, #0
 8008536:	bf18      	it	ne
 8008538:	2001      	movne	r0, #1
 800853a:	b002      	add	sp, #8
 800853c:	4770      	bx	lr
 800853e:	4610      	mov	r0, r2
 8008540:	e7fb      	b.n	800853a <__ascii_mbtowc+0x16>
 8008542:	f06f 0001 	mvn.w	r0, #1
 8008546:	e7f8      	b.n	800853a <__ascii_mbtowc+0x16>

08008548 <__malloc_lock>:
 8008548:	4801      	ldr	r0, [pc, #4]	; (8008550 <__malloc_lock+0x8>)
 800854a:	f7ff b8c0 	b.w	80076ce <__retarget_lock_acquire_recursive>
 800854e:	bf00      	nop
 8008550:	2000034c 	.word	0x2000034c

08008554 <__malloc_unlock>:
 8008554:	4801      	ldr	r0, [pc, #4]	; (800855c <__malloc_unlock+0x8>)
 8008556:	f7ff b8bb 	b.w	80076d0 <__retarget_lock_release_recursive>
 800855a:	bf00      	nop
 800855c:	2000034c 	.word	0x2000034c

08008560 <_read_r>:
 8008560:	b538      	push	{r3, r4, r5, lr}
 8008562:	4d07      	ldr	r5, [pc, #28]	; (8008580 <_read_r+0x20>)
 8008564:	4604      	mov	r4, r0
 8008566:	4608      	mov	r0, r1
 8008568:	4611      	mov	r1, r2
 800856a:	2200      	movs	r2, #0
 800856c:	602a      	str	r2, [r5, #0]
 800856e:	461a      	mov	r2, r3
 8008570:	f7fa fb3e 	bl	8002bf0 <_read>
 8008574:	1c43      	adds	r3, r0, #1
 8008576:	d102      	bne.n	800857e <_read_r+0x1e>
 8008578:	682b      	ldr	r3, [r5, #0]
 800857a:	b103      	cbz	r3, 800857e <_read_r+0x1e>
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	bd38      	pop	{r3, r4, r5, pc}
 8008580:	20000358 	.word	0x20000358

08008584 <__ascii_wctomb>:
 8008584:	b149      	cbz	r1, 800859a <__ascii_wctomb+0x16>
 8008586:	2aff      	cmp	r2, #255	; 0xff
 8008588:	bf85      	ittet	hi
 800858a:	238a      	movhi	r3, #138	; 0x8a
 800858c:	6003      	strhi	r3, [r0, #0]
 800858e:	700a      	strbls	r2, [r1, #0]
 8008590:	f04f 30ff 	movhi.w	r0, #4294967295
 8008594:	bf98      	it	ls
 8008596:	2001      	movls	r0, #1
 8008598:	4770      	bx	lr
 800859a:	4608      	mov	r0, r1
 800859c:	4770      	bx	lr

0800859e <abort>:
 800859e:	b508      	push	{r3, lr}
 80085a0:	2006      	movs	r0, #6
 80085a2:	f000 f82b 	bl	80085fc <raise>
 80085a6:	2001      	movs	r0, #1
 80085a8:	f7fa fb18 	bl	8002bdc <_exit>

080085ac <_raise_r>:
 80085ac:	291f      	cmp	r1, #31
 80085ae:	b538      	push	{r3, r4, r5, lr}
 80085b0:	4604      	mov	r4, r0
 80085b2:	460d      	mov	r5, r1
 80085b4:	d904      	bls.n	80085c0 <_raise_r+0x14>
 80085b6:	2316      	movs	r3, #22
 80085b8:	6003      	str	r3, [r0, #0]
 80085ba:	f04f 30ff 	mov.w	r0, #4294967295
 80085be:	bd38      	pop	{r3, r4, r5, pc}
 80085c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80085c2:	b112      	cbz	r2, 80085ca <_raise_r+0x1e>
 80085c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085c8:	b94b      	cbnz	r3, 80085de <_raise_r+0x32>
 80085ca:	4620      	mov	r0, r4
 80085cc:	f000 f830 	bl	8008630 <_getpid_r>
 80085d0:	462a      	mov	r2, r5
 80085d2:	4601      	mov	r1, r0
 80085d4:	4620      	mov	r0, r4
 80085d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085da:	f000 b817 	b.w	800860c <_kill_r>
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d00a      	beq.n	80085f8 <_raise_r+0x4c>
 80085e2:	1c59      	adds	r1, r3, #1
 80085e4:	d103      	bne.n	80085ee <_raise_r+0x42>
 80085e6:	2316      	movs	r3, #22
 80085e8:	6003      	str	r3, [r0, #0]
 80085ea:	2001      	movs	r0, #1
 80085ec:	e7e7      	b.n	80085be <_raise_r+0x12>
 80085ee:	2400      	movs	r4, #0
 80085f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085f4:	4628      	mov	r0, r5
 80085f6:	4798      	blx	r3
 80085f8:	2000      	movs	r0, #0
 80085fa:	e7e0      	b.n	80085be <_raise_r+0x12>

080085fc <raise>:
 80085fc:	4b02      	ldr	r3, [pc, #8]	; (8008608 <raise+0xc>)
 80085fe:	4601      	mov	r1, r0
 8008600:	6818      	ldr	r0, [r3, #0]
 8008602:	f7ff bfd3 	b.w	80085ac <_raise_r>
 8008606:	bf00      	nop
 8008608:	20000010 	.word	0x20000010

0800860c <_kill_r>:
 800860c:	b538      	push	{r3, r4, r5, lr}
 800860e:	4d07      	ldr	r5, [pc, #28]	; (800862c <_kill_r+0x20>)
 8008610:	2300      	movs	r3, #0
 8008612:	4604      	mov	r4, r0
 8008614:	4608      	mov	r0, r1
 8008616:	4611      	mov	r1, r2
 8008618:	602b      	str	r3, [r5, #0]
 800861a:	f7fa facf 	bl	8002bbc <_kill>
 800861e:	1c43      	adds	r3, r0, #1
 8008620:	d102      	bne.n	8008628 <_kill_r+0x1c>
 8008622:	682b      	ldr	r3, [r5, #0]
 8008624:	b103      	cbz	r3, 8008628 <_kill_r+0x1c>
 8008626:	6023      	str	r3, [r4, #0]
 8008628:	bd38      	pop	{r3, r4, r5, pc}
 800862a:	bf00      	nop
 800862c:	20000358 	.word	0x20000358

08008630 <_getpid_r>:
 8008630:	f7fa babc 	b.w	8002bac <_getpid>

08008634 <_init>:
 8008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008636:	bf00      	nop
 8008638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863a:	bc08      	pop	{r3}
 800863c:	469e      	mov	lr, r3
 800863e:	4770      	bx	lr

08008640 <_fini>:
 8008640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008642:	bf00      	nop
 8008644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008646:	bc08      	pop	{r3}
 8008648:	469e      	mov	lr, r3
 800864a:	4770      	bx	lr
