#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016f775a9640 .scope module, "universal_tb" "universal_tb" 2 1;
 .timescale 0 0;
v0000016f77442900_0 .var "clk", 0 0;
v0000016f774429a0_0 .var "d", 3 0;
v0000016f77442a40_0 .var "mode", 1 0;
v0000016f77442ae0_0 .net "q", 3 0, v0000016f774427c0_0;  1 drivers
v0000016f77442b80_0 .var "reset", 0 0;
S_0000016f775a97d0 .scope module, "inst" "universal" 2 8, 3 1 0, S_0000016f775a9640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
v0000016f77442df0_0 .net "clk", 0 0, v0000016f77442900_0;  1 drivers
v0000016f775adb90_0 .net "d", 3 0, v0000016f774429a0_0;  1 drivers
v0000016f77442720_0 .net "mode", 1 0, v0000016f77442a40_0;  1 drivers
v0000016f774427c0_0 .var "q", 3 0;
v0000016f77442860_0 .net "reset", 0 0, v0000016f77442b80_0;  1 drivers
E_0000016f77478530 .event posedge, v0000016f77442860_0, v0000016f77442df0_0;
    .scope S_0000016f775a97d0;
T_0 ;
    %wait E_0000016f77478530;
    %load/vec4 v0000016f77442860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f77442720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000016f774427c0_0;
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000016f774427c0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000016f774427c0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000016f775adb90_0;
    %assign/vec4 v0000016f774427c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016f775a9640;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000016f77442900_0;
    %inv;
    %store/vec4 v0000016f77442900_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016f775a9640;
T_2 ;
    %vpi_call 2 11 "$monitor", "Time=%0t d=%04b  mode=%02b q=%04b", $time, v0000016f774429a0_0, v0000016f77442a40_0, v0000016f77442ae0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f77442900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f77442b80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016f774429a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f77442b80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000016f774429a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016f77442a40_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/shift_register_tb.v";
    "rtl/shift_register.v";
