#
#Copyright (C) 1994-2021 Synopsys, Inc.
#This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
#and may only be used pursuant to the terms and conditions of a written license agreement
#with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
#Synopsys software or the associated documentation is strictly prohibited.
#Tool: HAPS (R) ProtoCompiler 100
#Build: R-2020.12-SP1-1
#Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: CentOS release 6.10 (Final)
#Hostname: ws32

#Database state : /home/m110/m110063541/synos/Lab1_PCflow/UC_LED_DEMO/|pa0
#Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327



@S1 AP337 |Connection Model
connection_model DIRECT -modules { \
}
connection_model HSTDM_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model ACPM -modules { \
   ACPM_2 2
   ACPM_3 3
   ACPM_4 4
   ACPM_5 5
   ACPM_6 6
   ACPM_7 7
   ACPM_8 8
   ACPM_9 9
   ACPM_10 10
   ACPM_11 11
   ACPM_12 12
   ACPM_13 13
   ACPM_14 14
   ACPM_15 15
   ACPM_16 16
   ACPM_17 17
   ACPM_18 18
   ACPM_19 19
   ACPM_20 20
   ACPM_24 24
   ACPM_28 28
   ACPM_32 32
}
connection_model HSTDM -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model MGTDM_Y -modules { \
   HSTDM_MGT_64 64
   HSTDM_MGT_128 128
   HSTDM_MGT_256 256
   HSTDM_MGT_512 512
   HSTDM_MGT_1024 1024
}
connection_model MGTDM -modules { \
   HSTDM_ERD_MGT_256 256
   HSTDM_ERD_MGT_512 512
   HSTDM_ERD_MGT_1024 1024
}

@S2 AP336 |Implied Constraints
assign_cell FIR {FB1.uA}
# from assign_port clk1

@S3 AP339 |Dissolve

@S4 AP341 |Assignments

@S4.1 AP342 |Port Assignments
assign_port {Din[0]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[1]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[2]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[3]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[4]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[5]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[6]} {TOP_IO_HT3_FB1_B5}
assign_port {Din[7]} {TOP_IO_HT3_FB1_B5}
assign_port {Dout[0]} -trace {FB1_B5_A[0]}
assign_port {Dout[10]} -trace {FB1_B5_A[10]}
assign_port {Dout[11]} -trace {FB1_B5_A[11]}
assign_port {Dout[12]} -trace {FB1_B5_A[12]}
assign_port {Dout[13]} -trace {FB1_B5_B[0]}
assign_port {Dout[14]} -trace {FB1_B5_B[1]}
assign_port {Dout[15]} -trace {FB1_B5_B[2]}
assign_port {Dout[16]} -trace {FB1_B5_B[3]}
assign_port {Dout[17]} -trace {FB1_B5_B[4]}
assign_port {Dout[1]} -trace {FB1_B5_A[1]}
assign_port {Dout[2]} -trace {FB1_B5_A[2]}
assign_port {Dout[3]} -trace {FB1_B5_A[3]}
assign_port {Dout[4]} -trace {FB1_B5_A[4]}
assign_port {Dout[5]} -trace {FB1_B5_A[5]}
assign_port {Dout[6]} -trace {FB1_B5_A[6]}
assign_port {Dout[7]} -trace {FB1_B5_A[7]}
assign_port {Dout[8]} -trace {FB1_B5_A[8]}
assign_port {Dout[9]} -trace {FB1_B5_A[9]}
assign_port {clk1} {FB1.PLL1}

@S4.2 AP343 |Hierarchical Cell Assignments
assign_cell {FIR} {FB1.uA}
   # LUT 128 DFF 64 

@S4.3 AP344 |Random Logic Assignments
assign_cell {clk1} {FB1.uA}
assign_cell {reset} {FB1.uA}
assign_cell {hyper_connect_USR_LOCAL_RESET} {FB1.uA}

@S5 AP381 |Cell Connections
cell_connections FIR \
   -total_connections 28 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 1 \
   -bins {FB1.uA} -count 1 \
   -bins {FB1.uA TOP_IO_HT3_FB1_B5} -count 26 \
   -bins {FB1.uA FB1.PLL1} -count 1 \
   -usage {LUT 128 DFF 64 }

cell_connections reset \
   -total_connections 2 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {DFF 1 }

cell_connections clk1 \
   -total_connections 1 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.PLL1} -count 1 \
   -usage {}

cell_connections hyper_connect_USR_LOCAL_RESET \
   -total_connections 1 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 1 \
   -bins {FB1.uA} -count 1 \
   -usage {}


@S6 AP345 |Net and Global Routing Information
@N: AP305 |This section contains information only for nets that are external to FPGAs
@N: AP305 |The 'net_connections' reports in this section report only one cell or port per bin


@S6.1 AP346 |Routed Nets

net_attribute -function GCLK -tdm_qualified 0 -is_clock 1 -feedthrough_allowed 0 clk1
net_connections -num_pins 3 clk1 \
   -sink_cell {FB1.uA FIR}
global_route clk1 \
   -from FB1.PLL1 -to {FB1.uA FB1.uB} -using T_FB1.PLL1_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 Din[5]
net_connections -num_pins 2 Din[5] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[5]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route Din[5] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 Din[3]
net_connections -num_pins 2 Din[3] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[3]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 2)
global_route Din[3] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 T_FB1.uA_FB1.uB_2}

net_attribute -tdm_qualified 0 Din[2]
net_connections -num_pins 2 Din[2] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[2]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route Din[2] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 Din[0]
net_connections -num_pins 2 Din[0] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[0]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route Din[0] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 Dout[17]
net_connections -num_pins 2 Dout[17] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[17]}
# route tree for Dout[17]
# FB1.uA (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[17] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {T_FB1.uA_FB1.uB_2 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[16]
net_connections -num_pins 2 Dout[16] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[16]}
# route tree for Dout[16]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[16] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[13]
net_connections -num_pins 2 Dout[13] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[13]}
# route tree for Dout[13]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[13] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[11]
net_connections -num_pins 2 Dout[11] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[11]}
# route tree for Dout[11]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[11] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[10]
net_connections -num_pins 2 Dout[10] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[10]}
# route tree for Dout[10]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[10] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[15]
net_connections -num_pins 2 Dout[15] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[15]}
# route tree for Dout[15]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[15] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[8]
net_connections -num_pins 2 Dout[8] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[8]}
# route tree for Dout[8]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[8] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[7]
net_connections -num_pins 2 Dout[7] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[7]}
# route tree for Dout[7]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[7] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[12]
net_connections -num_pins 2 Dout[12] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[12]}
# route tree for Dout[12]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[12] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Din[4]
net_connections -num_pins 2 Din[4] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[4]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 2)
global_route Din[4] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 T_FB1.uA_FB1.uB_2}

net_attribute -tdm_qualified 0 Dout[4]
net_connections -num_pins 2 Dout[4] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[4]}
# route tree for Dout[4]
# FB1.uA (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[4] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {T_FB1.uA_FB1.uB_2 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[6]
net_connections -num_pins 2 Dout[6] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[6]}
# route tree for Dout[6]
# FB1.uA (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[6] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {T_FB1.uA_FB1.uB_2 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[5]
net_connections -num_pins 2 Dout[5] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[5]}
# route tree for Dout[5]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[5] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[2]
net_connections -num_pins 2 Dout[2] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[2]}
# route tree for Dout[2]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[2] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[3]
net_connections -num_pins 2 Dout[3] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[3]}
# route tree for Dout[3]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[3] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Din[7]
net_connections -num_pins 2 Din[7] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[7]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route Din[7] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 Din[6]
net_connections -num_pins 2 Din[6] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[6]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route Din[6] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 Dout[1]
net_connections -num_pins 2 Dout[1] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[1]}
# route tree for Dout[1]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[1] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[0]
net_connections -num_pins 2 Dout[0] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[0]}
# route tree for Dout[0]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[0] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Dout[14]
net_connections -num_pins 2 Dout[14] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[14]}
# route tree for Dout[14]
# FB1.uA (R) (L 0)->(FB1_A1_B19)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[14] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19 TOP_IO_HT3_FB1_B5}

net_attribute -tdm_qualified 0 Din[1]
net_connections -num_pins 2 Din[1] \
   -sink_cell {FB1.uA FIR}
# route tree for Din[1]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route Din[1] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 Dout[9]
net_connections -num_pins 2 Dout[9] \
   -sink_port {TOP_IO_HT3_FB1_B5 Dout[9]}
# route tree for Dout[9]
# FB1.uA (R) (L 0)->(FB1_A1_B19_1)->FB1.uB (L 1)->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 2)
global_route Dout[9] \
   -feedthrough -from FB1.uA -to TOP_IO_HT3_FB1_B5 -through {FB1.uB} -using {FB1_A1_B19_1 TOP_IO_HT3_FB1_B5}

