# Reading D:/altera/13.0/modelsim_ae/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do dpram_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/ip {D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/ip/dpram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# 
# vlog -vlog01compat -work work +incdir+D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/../testbench {D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/../testbench/dpram_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dpram_tb
# 
# Top level modules:
# 	dpram_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dpram_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps dpram_tb 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.dpram_tb
# Loading work.dpram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dpram_tb.dpram0.altsyncram_component
# Break in Module dpram_tb at D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/../testbench/dpram_tb.v line 48
# Simulation Breakpoint: Break in Module dpram_tb at D:/fpga/ac620/demo_release/book_prj/chapter4/class18_dpram/prj/../testbench/dpram_tb.v line 48
# MACRO ./dpram_run_msim_rtl_verilog.do PAUSED at line 17
