// Seed: 3344271488
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wor id_9,
    output tri id_10,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input wire id_15,
    input tri id_16,
    input wand id_17,
    input wor id_18,
    output tri id_19,
    input supply1 id_20,
    output uwire id_21,
    input wor id_22,
    output tri1 id_23,
    output wand id_24,
    input uwire id_25
);
  assign id_8 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  wand  id_3
);
  module_0(
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1
  );
endmodule
