

================================================================
== Vitis HLS Report for 'write_r'
================================================================
* Date:           Thu Oct 17 03:36:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmult_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133191|   133191|  0.888 ms|  0.888 ms|  133191|  133191|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_103_1  |   133121|   133121|         3|          1|          1|  133120|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    548|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    456|    -|
|Register         |        -|    -|     667|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     667|   1004|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln103_fu_157_p2               |         +|   0|  0|   25|          18|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|    2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|    2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|    2|           2|           2|
    |icmp_ln103_fu_163_p2              |      icmp|   0|  0|   13|          18|          18|
    |icmp_ln105_fu_173_p2              |      icmp|   0|  0|    9|           4|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|    2|           1|           1|
    |select_ln105_fu_204_p3            |    select|   0|  0|  477|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  548|          55|          38|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  366|         72|    1|         72|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |b2_blk_n_AW              |    9|          2|    1|          2|
    |b2_blk_n_B               |    9|          2|    1|          2|
    |b2_blk_n_W               |    9|          2|    1|          2|
    |i_reg_114                |    9|          2|   18|         36|
    |output_r_blk_n           |    9|          2|    1|          2|
    |phi_ln105_reg_125        |    9|          2|  480|        960|
    |result5_blk_n            |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  456|         92|  507|       1084|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   71|   0|   71|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |i_reg_114                         |   18|   0|   18|          0|
    |icmp_ln103_reg_227                |    1|   0|    1|          0|
    |icmp_ln103_reg_227_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln105_reg_231                |    1|   0|    1|          0|
    |icmp_ln105_reg_231_pp0_iter1_reg  |    1|   0|    1|          0|
    |phi_ln105_reg_125                 |  480|   0|  480|          0|
    |tmp_reg_236                       |   32|   0|   32|          0|
    |trunc_ln_reg_211                  |   58|   0|   58|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  667|   0|  667|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|         write|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|         write|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|         write|  return value|
|result5_dout       |   in|   32|     ap_fifo|       result5|       pointer|
|result5_empty_n    |   in|    1|     ap_fifo|       result5|       pointer|
|result5_read       |  out|    1|     ap_fifo|       result5|       pointer|
|m_axi_b2_AWVALID   |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_AWREADY   |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_AWADDR    |  out|   64|       m_axi|            b2|       pointer|
|m_axi_b2_AWID      |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_AWLEN     |  out|   32|       m_axi|            b2|       pointer|
|m_axi_b2_AWSIZE    |  out|    3|       m_axi|            b2|       pointer|
|m_axi_b2_AWBURST   |  out|    2|       m_axi|            b2|       pointer|
|m_axi_b2_AWLOCK    |  out|    2|       m_axi|            b2|       pointer|
|m_axi_b2_AWCACHE   |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_AWPROT    |  out|    3|       m_axi|            b2|       pointer|
|m_axi_b2_AWQOS     |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_AWREGION  |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_AWUSER    |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_WVALID    |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_WREADY    |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_WDATA     |  out|  512|       m_axi|            b2|       pointer|
|m_axi_b2_WSTRB     |  out|   64|       m_axi|            b2|       pointer|
|m_axi_b2_WLAST     |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_WID       |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_WUSER     |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_ARVALID   |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_ARREADY   |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_ARADDR    |  out|   64|       m_axi|            b2|       pointer|
|m_axi_b2_ARID      |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_ARLEN     |  out|   32|       m_axi|            b2|       pointer|
|m_axi_b2_ARSIZE    |  out|    3|       m_axi|            b2|       pointer|
|m_axi_b2_ARBURST   |  out|    2|       m_axi|            b2|       pointer|
|m_axi_b2_ARLOCK    |  out|    2|       m_axi|            b2|       pointer|
|m_axi_b2_ARCACHE   |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_ARPROT    |  out|    3|       m_axi|            b2|       pointer|
|m_axi_b2_ARQOS     |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_ARREGION  |  out|    4|       m_axi|            b2|       pointer|
|m_axi_b2_ARUSER    |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RVALID    |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RREADY    |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RDATA     |   in|  512|       m_axi|            b2|       pointer|
|m_axi_b2_RLAST     |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RID       |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RUSER     |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_RRESP     |   in|    2|       m_axi|            b2|       pointer|
|m_axi_b2_BVALID    |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_BREADY    |  out|    1|       m_axi|            b2|       pointer|
|m_axi_b2_BRESP     |   in|    2|       m_axi|            b2|       pointer|
|m_axi_b2_BID       |   in|    1|       m_axi|            b2|       pointer|
|m_axi_b2_BUSER     |   in|    1|       m_axi|            b2|       pointer|
|output_r_dout      |   in|   64|     ap_fifo|      output_r|       pointer|
|output_r_empty_n   |   in|    1|     ap_fifo|      output_r|       pointer|
|output_r_read      |  out|    1|     ap_fifo|      output_r|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

