<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv10_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv10_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007 Matthieu CASTET &lt;castet.matthieu@free.fr&gt;</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_util.h&quot;</span>

<span class="k">struct</span> <span class="n">nv10_graph_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="n">base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pipe_state</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x0000</span><span class="p">[</span><span class="mh">0x040</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x0040</span><span class="p">[</span><span class="mh">0x010</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x0200</span><span class="p">[</span><span class="mh">0x0c0</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x4400</span><span class="p">[</span><span class="mh">0x080</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x6400</span><span class="p">[</span><span class="mh">0x3b0</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x6800</span><span class="p">[</span><span class="mh">0x2f0</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x6c00</span><span class="p">[</span><span class="mh">0x030</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x7000</span><span class="p">[</span><span class="mh">0x130</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x7400</span><span class="p">[</span><span class="mh">0x0c0</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x7800</span><span class="p">[</span><span class="mh">0x0c0</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">nv10_graph_ctx_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_START_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_START_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_LENGTH</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_MISC</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_DMA_PITCH</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH4</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_SURFACE</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_STATE</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BSWIZZLE2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BSWIZZLE5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPIXEL</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_NOTIFY</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLOR0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLOR1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="p">,</span> <span class="cm">/* 64 values from 0x400900 to 0x4009fc */</span>
	<span class="mh">0x00400904</span><span class="p">,</span>
	<span class="mh">0x00400908</span><span class="p">,</span>
	<span class="mh">0x0040090c</span><span class="p">,</span>
	<span class="mh">0x00400910</span><span class="p">,</span>
	<span class="mh">0x00400914</span><span class="p">,</span>
	<span class="mh">0x00400918</span><span class="p">,</span>
	<span class="mh">0x0040091c</span><span class="p">,</span>
	<span class="mh">0x00400920</span><span class="p">,</span>
	<span class="mh">0x00400924</span><span class="p">,</span>
	<span class="mh">0x00400928</span><span class="p">,</span>
	<span class="mh">0x0040092c</span><span class="p">,</span>
	<span class="mh">0x00400930</span><span class="p">,</span>
	<span class="mh">0x00400934</span><span class="p">,</span>
	<span class="mh">0x00400938</span><span class="p">,</span>
	<span class="mh">0x0040093c</span><span class="p">,</span>
	<span class="mh">0x00400940</span><span class="p">,</span>
	<span class="mh">0x00400944</span><span class="p">,</span>
	<span class="mh">0x00400948</span><span class="p">,</span>
	<span class="mh">0x0040094c</span><span class="p">,</span>
	<span class="mh">0x00400950</span><span class="p">,</span>
	<span class="mh">0x00400954</span><span class="p">,</span>
	<span class="mh">0x00400958</span><span class="p">,</span>
	<span class="mh">0x0040095c</span><span class="p">,</span>
	<span class="mh">0x00400960</span><span class="p">,</span>
	<span class="mh">0x00400964</span><span class="p">,</span>
	<span class="mh">0x00400968</span><span class="p">,</span>
	<span class="mh">0x0040096c</span><span class="p">,</span>
	<span class="mh">0x00400970</span><span class="p">,</span>
	<span class="mh">0x00400974</span><span class="p">,</span>
	<span class="mh">0x00400978</span><span class="p">,</span>
	<span class="mh">0x0040097c</span><span class="p">,</span>
	<span class="mh">0x00400980</span><span class="p">,</span>
	<span class="mh">0x00400984</span><span class="p">,</span>
	<span class="mh">0x00400988</span><span class="p">,</span>
	<span class="mh">0x0040098c</span><span class="p">,</span>
	<span class="mh">0x00400990</span><span class="p">,</span>
	<span class="mh">0x00400994</span><span class="p">,</span>
	<span class="mh">0x00400998</span><span class="p">,</span>
	<span class="mh">0x0040099c</span><span class="p">,</span>
	<span class="mh">0x004009a0</span><span class="p">,</span>
	<span class="mh">0x004009a4</span><span class="p">,</span>
	<span class="mh">0x004009a8</span><span class="p">,</span>
	<span class="mh">0x004009ac</span><span class="p">,</span>
	<span class="mh">0x004009b0</span><span class="p">,</span>
	<span class="mh">0x004009b4</span><span class="p">,</span>
	<span class="mh">0x004009b8</span><span class="p">,</span>
	<span class="mh">0x004009bc</span><span class="p">,</span>
	<span class="mh">0x004009c0</span><span class="p">,</span>
	<span class="mh">0x004009c4</span><span class="p">,</span>
	<span class="mh">0x004009c8</span><span class="p">,</span>
	<span class="mh">0x004009cc</span><span class="p">,</span>
	<span class="mh">0x004009d0</span><span class="p">,</span>
	<span class="mh">0x004009d4</span><span class="p">,</span>
	<span class="mh">0x004009d8</span><span class="p">,</span>
	<span class="mh">0x004009dc</span><span class="p">,</span>
	<span class="mh">0x004009e0</span><span class="p">,</span>
	<span class="mh">0x004009e4</span><span class="p">,</span>
	<span class="mh">0x004009e8</span><span class="p">,</span>
	<span class="mh">0x004009ec</span><span class="p">,</span>
	<span class="mh">0x004009f0</span><span class="p">,</span>
	<span class="mh">0x004009f4</span><span class="p">,</span>
	<span class="mh">0x004009f8</span><span class="p">,</span>
	<span class="mh">0x004009fc</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATTERN</span><span class="p">,</span>	<span class="cm">/* 2 values from 0x400808 to 0x40080c */</span>
	<span class="mh">0x0040080c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATTERN_SHAPE</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_MONO_COLOR0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_ROP3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CHROMA</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BETA_AND</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BETA_PREMULT</span><span class="p">,</span>
	<span class="mh">0x00400e70</span><span class="p">,</span>
	<span class="mh">0x00400e74</span><span class="p">,</span>
	<span class="mh">0x00400e78</span><span class="p">,</span>
	<span class="mh">0x00400e7c</span><span class="p">,</span>
	<span class="mh">0x00400e80</span><span class="p">,</span>
	<span class="mh">0x00400e84</span><span class="p">,</span>
	<span class="mh">0x00400e88</span><span class="p">,</span>
	<span class="mh">0x00400e8c</span><span class="p">,</span>
	<span class="mh">0x00400ea0</span><span class="p">,</span>
	<span class="mh">0x00400ea4</span><span class="p">,</span>
	<span class="mh">0x00400ea8</span><span class="p">,</span>
	<span class="mh">0x00400e90</span><span class="p">,</span>
	<span class="mh">0x00400e94</span><span class="p">,</span>
	<span class="mh">0x00400e98</span><span class="p">,</span>
	<span class="mh">0x00400e9c</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_WINDOWCLIP_HORIZONTAL</span><span class="p">,</span> <span class="cm">/* 8 values from 0x400f00-0x400f1c */</span>
	<span class="n">NV10_PGRAPH_WINDOWCLIP_VERTICAL</span><span class="p">,</span>   <span class="cm">/* 8 values from 0x400f20-0x400f3c */</span>
	<span class="mh">0x00400f04</span><span class="p">,</span>
	<span class="mh">0x00400f24</span><span class="p">,</span>
	<span class="mh">0x00400f08</span><span class="p">,</span>
	<span class="mh">0x00400f28</span><span class="p">,</span>
	<span class="mh">0x00400f0c</span><span class="p">,</span>
	<span class="mh">0x00400f2c</span><span class="p">,</span>
	<span class="mh">0x00400f10</span><span class="p">,</span>
	<span class="mh">0x00400f30</span><span class="p">,</span>
	<span class="mh">0x00400f14</span><span class="p">,</span>
	<span class="mh">0x00400f34</span><span class="p">,</span>
	<span class="mh">0x00400f18</span><span class="p">,</span>
	<span class="mh">0x00400f38</span><span class="p">,</span>
	<span class="mh">0x00400f1c</span><span class="p">,</span>
	<span class="mh">0x00400f3c</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_GLOBALSTATE0</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_GLOBALSTATE1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_STORED_FMT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_SOURCE_COLOR</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_X_RAM</span><span class="p">,</span>	<span class="cm">/* 32 values from 0x400400 to 0x40047c */</span>
	<span class="n">NV03_PGRAPH_ABS_Y_RAM</span><span class="p">,</span>	<span class="cm">/* 32 values from 0x400480 to 0x4004fc */</span>
	<span class="mh">0x00400404</span><span class="p">,</span>
	<span class="mh">0x00400484</span><span class="p">,</span>
	<span class="mh">0x00400408</span><span class="p">,</span>
	<span class="mh">0x00400488</span><span class="p">,</span>
	<span class="mh">0x0040040c</span><span class="p">,</span>
	<span class="mh">0x0040048c</span><span class="p">,</span>
	<span class="mh">0x00400410</span><span class="p">,</span>
	<span class="mh">0x00400490</span><span class="p">,</span>
	<span class="mh">0x00400414</span><span class="p">,</span>
	<span class="mh">0x00400494</span><span class="p">,</span>
	<span class="mh">0x00400418</span><span class="p">,</span>
	<span class="mh">0x00400498</span><span class="p">,</span>
	<span class="mh">0x0040041c</span><span class="p">,</span>
	<span class="mh">0x0040049c</span><span class="p">,</span>
	<span class="mh">0x00400420</span><span class="p">,</span>
	<span class="mh">0x004004a0</span><span class="p">,</span>
	<span class="mh">0x00400424</span><span class="p">,</span>
	<span class="mh">0x004004a4</span><span class="p">,</span>
	<span class="mh">0x00400428</span><span class="p">,</span>
	<span class="mh">0x004004a8</span><span class="p">,</span>
	<span class="mh">0x0040042c</span><span class="p">,</span>
	<span class="mh">0x004004ac</span><span class="p">,</span>
	<span class="mh">0x00400430</span><span class="p">,</span>
	<span class="mh">0x004004b0</span><span class="p">,</span>
	<span class="mh">0x00400434</span><span class="p">,</span>
	<span class="mh">0x004004b4</span><span class="p">,</span>
	<span class="mh">0x00400438</span><span class="p">,</span>
	<span class="mh">0x004004b8</span><span class="p">,</span>
	<span class="mh">0x0040043c</span><span class="p">,</span>
	<span class="mh">0x004004bc</span><span class="p">,</span>
	<span class="mh">0x00400440</span><span class="p">,</span>
	<span class="mh">0x004004c0</span><span class="p">,</span>
	<span class="mh">0x00400444</span><span class="p">,</span>
	<span class="mh">0x004004c4</span><span class="p">,</span>
	<span class="mh">0x00400448</span><span class="p">,</span>
	<span class="mh">0x004004c8</span><span class="p">,</span>
	<span class="mh">0x0040044c</span><span class="p">,</span>
	<span class="mh">0x004004cc</span><span class="p">,</span>
	<span class="mh">0x00400450</span><span class="p">,</span>
	<span class="mh">0x004004d0</span><span class="p">,</span>
	<span class="mh">0x00400454</span><span class="p">,</span>
	<span class="mh">0x004004d4</span><span class="p">,</span>
	<span class="mh">0x00400458</span><span class="p">,</span>
	<span class="mh">0x004004d8</span><span class="p">,</span>
	<span class="mh">0x0040045c</span><span class="p">,</span>
	<span class="mh">0x004004dc</span><span class="p">,</span>
	<span class="mh">0x00400460</span><span class="p">,</span>
	<span class="mh">0x004004e0</span><span class="p">,</span>
	<span class="mh">0x00400464</span><span class="p">,</span>
	<span class="mh">0x004004e4</span><span class="p">,</span>
	<span class="mh">0x00400468</span><span class="p">,</span>
	<span class="mh">0x004004e8</span><span class="p">,</span>
	<span class="mh">0x0040046c</span><span class="p">,</span>
	<span class="mh">0x004004ec</span><span class="p">,</span>
	<span class="mh">0x00400470</span><span class="p">,</span>
	<span class="mh">0x004004f0</span><span class="p">,</span>
	<span class="mh">0x00400474</span><span class="p">,</span>
	<span class="mh">0x004004f4</span><span class="p">,</span>
	<span class="mh">0x00400478</span><span class="p">,</span>
	<span class="mh">0x004004f8</span><span class="p">,</span>
	<span class="mh">0x0040047c</span><span class="p">,</span>
	<span class="mh">0x004004fc</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIP_XMIN</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIP_XMAX</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIP_YMIN</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIP_YMAX</span><span class="p">,</span>
	<span class="mh">0x00400550</span><span class="p">,</span>
	<span class="mh">0x00400558</span><span class="p">,</span>
	<span class="mh">0x00400554</span><span class="p">,</span>
	<span class="mh">0x0040055c</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIPA_XMIN</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIPA_XMAX</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIPA_YMIN</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_UCLIPA_YMAX</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_ICLIP_XMAX</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_ABS_ICLIP_YMAX</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_XY_LOGIC_MISC0</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_XY_LOGIC_MISC1</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_XY_LOGIC_MISC2</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_XY_LOGIC_MISC3</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_CLIPX_0</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_CLIPX_1</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_CLIPY_0</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_CLIPY_1</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER0_IN_ALPHA</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER1_IN_ALPHA</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER0_IN_RGB</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER1_IN_RGB</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER_COLOR0</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER_COLOR1</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER0_OUT_ALPHA</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER1_OUT_ALPHA</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER0_OUT_RGB</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER1_OUT_RGB</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER_FINAL0</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_COMBINER_FINAL1</span><span class="p">,</span>
	<span class="mh">0x00400e00</span><span class="p">,</span>
	<span class="mh">0x00400e04</span><span class="p">,</span>
	<span class="mh">0x00400e08</span><span class="p">,</span>
	<span class="mh">0x00400e0c</span><span class="p">,</span>
	<span class="mh">0x00400e10</span><span class="p">,</span>
	<span class="mh">0x00400e14</span><span class="p">,</span>
	<span class="mh">0x00400e18</span><span class="p">,</span>
	<span class="mh">0x00400e1c</span><span class="p">,</span>
	<span class="mh">0x00400e20</span><span class="p">,</span>
	<span class="mh">0x00400e24</span><span class="p">,</span>
	<span class="mh">0x00400e28</span><span class="p">,</span>
	<span class="mh">0x00400e2c</span><span class="p">,</span>
	<span class="mh">0x00400e30</span><span class="p">,</span>
	<span class="mh">0x00400e34</span><span class="p">,</span>
	<span class="mh">0x00400e38</span><span class="p">,</span>
	<span class="mh">0x00400e3c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_2</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_DIMX_TEXTURE</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_WDIMX_TEXTURE</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_DVD_COLORFMT</span><span class="p">,</span>
	<span class="n">NV10_PGRAPH_SCALED_FORMAT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_2</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_X_MISC</span><span class="p">,</span>
	<span class="n">NV03_PGRAPH_Y_MISC</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_VALID1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_VALID2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">nv17_graph_ctx_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span>
	<span class="mh">0x004006b0</span><span class="p">,</span>
	<span class="mh">0x00400eac</span><span class="p">,</span>
	<span class="mh">0x00400eb0</span><span class="p">,</span>
	<span class="mh">0x00400eb4</span><span class="p">,</span>
	<span class="mh">0x00400eb8</span><span class="p">,</span>
	<span class="mh">0x00400ebc</span><span class="p">,</span>
	<span class="mh">0x00400ec0</span><span class="p">,</span>
	<span class="mh">0x00400ec4</span><span class="p">,</span>
	<span class="mh">0x00400ec8</span><span class="p">,</span>
	<span class="mh">0x00400ecc</span><span class="p">,</span>
	<span class="mh">0x00400ed0</span><span class="p">,</span>
	<span class="mh">0x00400ed4</span><span class="p">,</span>
	<span class="mh">0x00400ed8</span><span class="p">,</span>
	<span class="mh">0x00400edc</span><span class="p">,</span>
	<span class="mh">0x00400ee0</span><span class="p">,</span>
	<span class="mh">0x00400a00</span><span class="p">,</span>
	<span class="mh">0x00400a04</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">graph_state</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">nv10</span><span class="p">[</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv10_graph_ctx_regs</span><span class="p">)];</span>
	<span class="kt">int</span> <span class="n">nv17</span><span class="p">[</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv17_graph_ctx_regs</span><span class="p">)];</span>
	<span class="k">struct</span> <span class="n">pipe_state</span> <span class="n">pipe_state</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">lma_window</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define PIPE_SAVE(dev, state, addr)					\</span>
<span class="cp">	do {								\</span>
<span class="cp">		int __i;						\</span>
<span class="cp">		nv_wr32(dev, NV10_PGRAPH_PIPE_ADDRESS, addr);		\</span>
<span class="cp">		for (__i = 0; __i &lt; ARRAY_SIZE(state); __i++)		\</span>
<span class="cp">			state[__i] = nv_rd32(dev, NV10_PGRAPH_PIPE_DATA); \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define PIPE_RESTORE(dev, state, addr)					\</span>
<span class="cp">	do {								\</span>
<span class="cp">		int __i;						\</span>
<span class="cp">		nv_wr32(dev, NV10_PGRAPH_PIPE_ADDRESS, addr);		\</span>
<span class="cp">		for (__i = 0; __i &lt; ARRAY_SIZE(state); __i++)		\</span>
<span class="cp">			nv_wr32(dev, NV10_PGRAPH_PIPE_DATA, state[__i]); \</span>
<span class="cp">	} while (0)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv10_graph_save_pipe</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pipe_state</span> <span class="o">*</span><span class="n">pipe</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">pipe_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x4400</span><span class="p">,</span> <span class="mh">0x4400</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0200</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6400</span><span class="p">,</span> <span class="mh">0x6400</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6800</span><span class="p">,</span> <span class="mh">0x6800</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6c00</span><span class="p">,</span> <span class="mh">0x6c00</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7000</span><span class="p">,</span> <span class="mh">0x7000</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7400</span><span class="p">,</span> <span class="mh">0x7400</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7800</span><span class="p">,</span> <span class="mh">0x7800</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0040</span><span class="p">,</span> <span class="mh">0x0040</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv10_graph_load_pipe</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pipe_state</span> <span class="o">*</span><span class="n">pipe</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">pipe_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">xfmode0</span><span class="p">,</span> <span class="n">xfmode1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="cm">/* XXX check haiku comments */</span>
	<span class="n">xfmode0</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">);</span>
	<span class="n">xfmode1</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x000064c0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00006ab0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00006a80</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>


	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0200</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">);</span>
	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* restore XFMODE */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">,</span> <span class="n">xfmode0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">,</span> <span class="n">xfmode1</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6400</span><span class="p">,</span> <span class="mh">0x6400</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6800</span><span class="p">,</span> <span class="mh">0x6800</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x6c00</span><span class="p">,</span> <span class="mh">0x6c00</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7000</span><span class="p">,</span> <span class="mh">0x7000</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7400</span><span class="p">,</span> <span class="mh">0x7400</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x7800</span><span class="p">,</span> <span class="mh">0x7800</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x4400</span><span class="p">,</span> <span class="mh">0x4400</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0040</span><span class="p">,</span> <span class="mh">0x0040</span><span class="p">);</span>
	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv10_graph_create_pipe</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pipe_state</span> <span class="o">*</span><span class="n">fifo_pipe_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">pipe_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="o">*</span><span class="n">fifo_pipe_state_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#define PIPE_INIT(addr) \</span>
<span class="cp">	do { \</span>
<span class="cp">		fifo_pipe_state_addr = fifo_pipe_state-&gt;pipe_##addr; \</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define PIPE_INIT_END(addr) \</span>
<span class="cp">	do { \</span>
<span class="cp">		uint32_t *__end_addr = fifo_pipe_state-&gt;pipe_##addr + \</span>
<span class="cp">				ARRAY_SIZE(fifo_pipe_state-&gt;pipe_##addr); \</span>
<span class="cp">		if (fifo_pipe_state_addr != __end_addr) \</span>
<span class="cp">			NV_ERROR(dev, &quot;incomplete pipe init for 0x%x :  %p/%p\n&quot;, \</span>
<span class="cp">				addr, fifo_pipe_state_addr, __end_addr); \</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define NV_WRITE_PIPE_INIT(value) *(fifo_pipe_state_addr++) = value</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x0200</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">48</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x0200</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x6400</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">211</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x6400</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x6800</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">162</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">25</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x6800</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x6c00</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x6c00</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x7000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x7149f2ca</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">35</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x7000</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x7400</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">48</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x7400</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x7800</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">48</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x7800</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x4400</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x4400</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">);</span>

	<span class="n">PIPE_INIT</span><span class="p">(</span><span class="mh">0x0040</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">NV_WRITE_PIPE_INIT</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">PIPE_INIT_END</span><span class="p">(</span><span class="mh">0x0040</span><span class="p">);</span>

<span class="cp">#undef PIPE_INIT</span>
<span class="cp">#undef PIPE_INIT_END</span>
<span class="cp">#undef NV_WRITE_PIPE_INIT</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nv10_graph_ctx_regs_find_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv10_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv10_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">reg</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknow offset nv10_ctx_regs %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nv17_graph_ctx_regs_find_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv17_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv17_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">reg</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknow offset nv17_ctx_regs %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv10_graph_load_dma_vtxbuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				       <span class="kt">uint32_t</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">st2</span><span class="p">,</span> <span class="n">st2_dl</span><span class="p">,</span> <span class="n">st2_dh</span><span class="p">,</span> <span class="n">fifo_ptr</span><span class="p">,</span> <span class="n">fifo</span><span class="p">[</span><span class="mh">0x60</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">ctx_user</span><span class="p">,</span> <span class="n">ctx_switch</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">subchan</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* NV10TCL_DMA_VTXBUF (method 0x18c) modifies hidden state</span>
<span class="cm">	 * that cannot be restored via MMIO. Do it through the FIFO</span>
<span class="cm">	 * instead.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Look for a celsius object */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0x56</span> <span class="o">||</span> <span class="n">class</span> <span class="o">==</span> <span class="mh">0x96</span> <span class="o">||</span> <span class="n">class</span> <span class="o">==</span> <span class="mh">0x99</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">subchan</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">subchan</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="o">!</span><span class="n">inst</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Save the current ctx object */</span>
	<span class="n">ctx_user</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ctx_switch</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* Save the FIFO state */</span>
	<span class="n">st2</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">);</span>
	<span class="n">st2_dl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2_DL</span><span class="p">);</span>
	<span class="n">st2_dh</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2_DH</span><span class="p">);</span>
	<span class="n">fifo_ptr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_FIFO_PTR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fifo</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">fifo</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4007a0</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* Switch to the celsius subchannel */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
			<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CACHE</span><span class="p">(</span><span class="n">subchan</span><span class="p">,</span> <span class="n">i</span><span class="p">)));</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="mh">0xe000</span><span class="p">,</span> <span class="n">subchan</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">);</span>

	<span class="cm">/* Inject NV10TCL_DMA_VTXBUF */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_FIFO_PTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">,</span>
		<span class="mh">0x2c000000</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="o">|</span> <span class="n">subchan</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="mh">0x18c</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2_DL</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Restore the FIFO state */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fifo</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4007a0</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">fifo</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_FIFO_PTR</span><span class="p">,</span> <span class="n">fifo_ptr</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">,</span> <span class="n">st2</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2_DL</span><span class="p">,</span> <span class="n">st2_dl</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2_DH</span><span class="p">,</span> <span class="n">st2_dh</span><span class="p">);</span>

	<span class="cm">/* Restore the current ctx object */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">ctx_switch</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">ctx_user</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv10_graph_load_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv10_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv10_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">nv10</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x17</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv17_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv17_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						<span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">nv17</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">nv10_graph_load_pipe</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">nv10_graph_load_dma_vtxbuf</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_GLOBALSTATE1</span><span class="p">)</span>
					  <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10010100</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xffffff</span><span class="p">)</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xcfffffff</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv10_graph_unload_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">ctx</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">nv10_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv10_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ctx</span><span class="o">-&gt;</span><span class="n">nv10</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv10_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x17</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv17_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">ctx</span><span class="o">-&gt;</span><span class="n">nv17</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv17_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">nv10_graph_save_pipe</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">31</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_graph_context_switch</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span><span class="p">;</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* If previous context is valid, we need to save it */</span>
	<span class="n">nv10_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Load context for next channel */</span>
	<span class="n">chid</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">])</span>
		<span class="n">nv10_graph_load_context</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define NV_WRITE_CTX(reg, val) do { \</span>
<span class="cp">	int offset = nv10_graph_ctx_regs_find_offset(dev, reg); \</span>
<span class="cp">	if (offset &gt; 0) \</span>
<span class="cp">		pgraph_ctx-&gt;nv10[offset] = val; \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define NV17_WRITE_CTX(reg, val) do { \</span>
<span class="cp">	int offset = nv17_graph_ctx_regs_find_offset(dev, reg); \</span>
<span class="cp">	if (offset &gt; 0) \</span>
<span class="cp">		pgraph_ctx-&gt;nv17[offset] = val; \</span>
<span class="cp">	} while (0)</span>

<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span>
<span class="nf">nv10_graph_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00010000</span><span class="p">)</span>
		<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chid</span> <span class="o">&gt;=</span> <span class="mi">31</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv10_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;nv10_graph_context_create %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph_ctx</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pgraph_ctx</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">pgraph_ctx</span><span class="p">;</span>

	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e88</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e9c</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="n">NV03_PGRAPH_XY_LOGIC_MISC0</span><span class="p">,</span> <span class="mh">0x0001ffff</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e10</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e14</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e30</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400e34</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x17</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* is it really needed ??? */</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span>
					<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">));</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="mh">0x004006b0</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004006b0</span><span class="p">));</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400eac</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400eb0</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400ec0</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
		<span class="n">NV17_WRITE_CTX</span><span class="p">(</span><span class="mh">0x00400ed0</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">NV_WRITE_CTX</span><span class="p">(</span><span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>

	<span class="n">nv10_graph_create_pipe</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Unload the context if it&#39;s the currently active one */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv10_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">==</span> <span class="n">chan</span><span class="p">)</span>
		<span class="n">nv10_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Free the context resources */</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph_ctx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_graph_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv10_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>
			 <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span>   <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_1</span><span class="p">,</span> <span class="mh">0x00118700</span><span class="p">);</span>
	<span class="cm">/* nv_wr32(dev, NV04_PGRAPH_DEBUG_2, 0x24E00810); */</span> <span class="cm">/* 0x25f92ad9 */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_2</span><span class="p">,</span> <span class="mh">0x25f92ad9</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">,</span> <span class="mh">0x55DE0830</span> <span class="o">|</span>
				      <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">29</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x17</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span> <span class="mh">0x1f000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400a10</span><span class="p">,</span> <span class="mh">0x3ff3fb6</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400838</span><span class="p">,</span> <span class="mh">0x2f8684</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40083c</span><span class="p">,</span> <span class="mh">0x115f3f</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004006b0</span><span class="p">,</span> <span class="mh">0x40000020</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NV10_PFB_TILE__SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv10_graph_set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_SWITCH</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_STATE</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">31</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_FFINTFC_ST2</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv10_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_STATUS</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">suspend</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nv10_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv17_graph_mthd_lma_window</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pipe_state</span> <span class="o">*</span><span class="n">pipe</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">pipe_state</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_0x0040</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">pipe_0x64c0</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">pipe_0x6a80</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">pipe_0x6ab0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">xfmode0</span><span class="p">,</span> <span class="n">xfmode1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ctx</span><span class="o">-&gt;</span><span class="n">lma_window</span><span class="p">[(</span><span class="n">mthd</span> <span class="o">-</span> <span class="mh">0x1638</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mthd</span> <span class="o">!=</span> <span class="mh">0x1644</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x0040</span><span class="p">,</span> <span class="mh">0x0040</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0200</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">);</span>

	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">lma_window</span><span class="p">,</span> <span class="mh">0x6790</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">xfmode0</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">);</span>
	<span class="n">xfmode1</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">);</span>

	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x4400</span><span class="p">,</span> <span class="mh">0x4400</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x64c0</span><span class="p">,</span> <span class="mh">0x64c0</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x6ab0</span><span class="p">,</span> <span class="mh">0x6ab0</span><span class="p">);</span>
	<span class="n">PIPE_SAVE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x6a80</span><span class="p">,</span> <span class="mh">0x6a80</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x000064c0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00006ab0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00006a80</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>

	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x0200</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x0040</span><span class="p">,</span> <span class="mh">0x0040</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE0</span><span class="p">,</span> <span class="n">xfmode0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_XFMODE1</span><span class="p">,</span> <span class="n">xfmode1</span><span class="p">);</span>

	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x64c0</span><span class="p">,</span> <span class="mh">0x64c0</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x6ab0</span><span class="p">,</span> <span class="mh">0x6ab0</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe_0x6a80</span><span class="p">,</span> <span class="mh">0x6a80</span><span class="p">);</span>
	<span class="n">PIPE_RESTORE</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="o">-&gt;</span><span class="n">pipe_0x4400</span><span class="p">,</span> <span class="mh">0x4400</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_ADDRESS</span><span class="p">,</span> <span class="mh">0x000000c0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_PIPE_DATA</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv17_graph_mthd_lma_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004006b0</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004006b0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x8</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv10_graph_intr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV_PGRAPH_INTR_NOTIFY</span><span class="p">,</span> <span class="s">&quot;NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">,</span>  <span class="s">&quot;ERROR&quot;</span>  <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv10_graph_nstatus</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV10_PGRAPH_NSTATUS_STATE_IN_USE</span><span class="p">,</span>       <span class="s">&quot;STATE_IN_USE&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV10_PGRAPH_NSTATUS_INVALID_STATE</span><span class="p">,</span>      <span class="s">&quot;INVALID_STATE&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV10_PGRAPH_NSTATUS_BAD_ARGUMENT</span><span class="p">,</span>       <span class="s">&quot;BAD_ARGUMENT&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV10_PGRAPH_NSTATUS_PROTECTION_FAULT</span><span class="p">,</span>   <span class="s">&quot;PROTECTION_FAULT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">nsource</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSOURCE</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">nstatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSTATUS</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x01f00000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_DATA</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400160</span> <span class="o">+</span> <span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">show</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsource</span> <span class="o">&amp;</span> <span class="n">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
					<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">);</span>
			<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">;</span>
			<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">;</span>
			<span class="n">nv10_graph_context_switch</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_ratelimit</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH -&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_intr</span><span class="p">,</span> <span class="n">show</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nsource:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_nsource</span><span class="p">,</span> <span class="n">nsource</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nstatus:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_nstatus</span><span class="p">,</span> <span class="n">nstatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d/%d class 0x%04x &quot;</span>
				     <span class="s">&quot;mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv10_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv10_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv10_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span><span class="p">;</span>

	<span class="n">pgraph</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pgraph</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv10_graph_destroy</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv10_graph_init</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv10_graph_fini</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv10_graph_context_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv10_graph_context_del</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nv04_graph_object_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">set_tile_region</span> <span class="o">=</span> <span class="n">nv10_graph_set_tile_region</span><span class="p">;</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nv10_graph_isr</span><span class="p">);</span>

	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* null */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* m2mf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* gdirect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* imageblit */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x009f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* imageblit (nv12) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x008a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0089</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* sifm */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0062</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf2d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0043</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* rop */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0012</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta1 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0072</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta4 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0019</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* cliprect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* pattern */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0052</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* swzsurf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0093</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf3d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* tex_tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0095</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* multitex_tri */</span>

	<span class="cm">/* celcius */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;=</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0056</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0x17</span> <span class="o">||</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x1a</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0096</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
		<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="mh">0x1638</span><span class="p">,</span> <span class="n">nv17_graph_mthd_lma_window</span><span class="p">);</span>
		<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="mh">0x163c</span><span class="p">,</span> <span class="n">nv17_graph_mthd_lma_window</span><span class="p">);</span>
		<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="mh">0x1640</span><span class="p">,</span> <span class="n">nv17_graph_mthd_lma_window</span><span class="p">);</span>
		<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="mh">0x1644</span><span class="p">,</span> <span class="n">nv17_graph_mthd_lma_window</span><span class="p">);</span>
		<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0099</span><span class="p">,</span> <span class="mh">0x1658</span><span class="p">,</span> <span class="n">nv17_graph_mthd_lma_enable</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
