From b7754b126a824b143efa662b8fa13e6e62e9e9b6 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Fri, 6 Mar 2020 16:59:58 +0800
Subject: [PATCH] clk: rockchip: rv1126: Fix aclk core mask and shift

Change-Id: Id175dcd268616a1745ec2dae797f6a38d4d0113c
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-rv1126.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rv1126.c b/drivers/clk/rockchip/clk-rv1126.c
index 65f1e32001ab..7c800081808f 100644
--- a/drivers/clk/rockchip/clk-rv1126.c
+++ b/drivers/clk/rockchip/clk-rv1126.c
@@ -74,10 +74,10 @@ static struct rockchip_pll_rate_table rv1126_pll_rates[] = {
 	{ /* sentinel */ },
 };
 
-#define RV1126_DIV_ACLK_CORE_MASK	0x7
-#define RV1126_DIV_ACLK_CORE_SHIFT	0
-#define RV1126_DIV_PCLK_DBG_MASK	0xf
-#define RV1126_DIV_PCLK_DBG_SHIFT	4
+#define RV1126_DIV_ACLK_CORE_MASK	0xf
+#define RV1126_DIV_ACLK_CORE_SHIFT	4
+#define RV1126_DIV_PCLK_DBG_MASK	0x7
+#define RV1126_DIV_PCLK_DBG_SHIFT	0
 
 #define RV1126_CLKSEL1(_aclk_core, _pclk_dbg)				\
 {									\
-- 
2.35.3

