// Seed: 2596667859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_1 = id_1 & id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4
);
  wand id_6;
  assign id_0 = 1;
  assign id_6 = 'b0;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
  genvar id_8;
endmodule
