
*** Running vivado
    with args -log bram_stn_16bit_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_stn_16bit_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bram_stn_16bit_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/gen_withRegister4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.cache/ip 
Command: synth_design -top bram_stn_16bit_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/synth/bram_stn_16bit_0.vhd:68]
INFO: [Synth 8-3491] module 'bram_stn_16bit' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1975' bound to instance 'U0' of component 'bram_stn_16bit' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/synth/bram_stn_16bit_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1983]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_default_clock_driver' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1955]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (1#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (2#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_default_clock_driver' (4#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1955]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_struct' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1920]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_subsystem' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1219]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_subsystem_x0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:202]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_bram_cordic' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xladdsub' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_16bit_c_addsub_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i0/synth/bram_stn_16bit_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_16bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:914]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i0/synth/bram_stn_16bit_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 17 - type: integer 
	Parameter C_B_WIDTH bound to: 17 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i0/synth/bram_stn_16bit_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_c_addsub_v12_0_i0' (11#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i0/synth/bram_stn_16bit_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xladdsub' (12#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_dfb878427c' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_dfb878427c' (13#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:242]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_44fb0f4486' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_44fb0f4486' (14#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:619]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_7b60df68a9ee6ba81ab4affad4813e48' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1015]
INFO: [Synth 8-3491] module 'bram_stn_16bit_div_gen_v5_1_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_div_gen_v5_1_i0/synth/bram_stn_16bit_div_gen_v5_1_i0.vhd:59' bound to instance 'bram_stn_16bit_div_gen_v5_1_i0_instance' of component 'bram_stn_16bit_div_gen_v5_1_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_div_gen_v5_1_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_div_gen_v5_1_i0/synth/bram_stn_16bit_div_gen_v5_1_i0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 23 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 16 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_div_gen_v5_1_i0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_div_gen_v5_1_i0/synth/bram_stn_16bit_div_gen_v5_1_i0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_div_gen_v5_1_i0' (26#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_div_gen_v5_1_i0/synth/bram_stn_16bit_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_7b60df68a9ee6ba81ab4affad4813e48' (27#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlregister' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:132]
	Parameter width bound to: 16 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 16'b0000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:158]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 16 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (27#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (27#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlregister' (28#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:132]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_ac8d1a4e65' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_ac8d1a4e65' (29#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:639]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlsprom' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:694]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_161541_vivado.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at 'C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:702]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file 'xpm_161541_vivado.mem' is read successfully [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1127]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom' (31#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlsprom' (32#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:694]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlsprom__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:694]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_184d04_vivado.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at 'C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:702]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom__parameterized1' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file 'xpm_184d04_vivado.mem' is read successfully [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1127]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (32#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom__parameterized1' (32#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlsprom__parameterized0' (32#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:694]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlregister__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:132]
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:158]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (32#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (32#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlregister__parameterized0' (32#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_bram_cordic' (33#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xladdsub__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_16bit_c_addsub_v12_0_i1' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/synth/bram_stn_16bit_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'bram_stn_16bit_c_addsub_v12_0_i1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:925]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_c_addsub_v12_0_i1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/synth/bram_stn_16bit_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 17 - type: integer 
	Parameter C_B_WIDTH bound to: 17 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/synth/bram_stn_16bit_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_c_addsub_v12_0_i1' (34#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i1/synth/bram_stn_16bit_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xladdsub__parameterized0' (34#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xladdsub__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_16bit_c_addsub_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_c_addsub_v12_0_i0/synth/bram_stn_16bit_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_16bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:914]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xladdsub__parameterized1' (34#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_855464f6af' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_855464f6af' (35#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2594e951d7' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2594e951d7' (36#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_b84959297c' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_b84959297c' (37#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:223]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a16ea9f928' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a16ea9f928' (38#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_f29dfe6a87' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_f29dfe6a87' (39#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:280]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_530d40a06c' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_530d40a06c' (40#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:300]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_71aa2209b8' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_71aa2209b8' (41#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:344]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_89920bf785' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_89920bf785' (42#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:391]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_649090ed30' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_649090ed30' (43#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:450]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_7c9aa26dc9' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:496]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_7c9aa26dc9' (44#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:496]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_8ae68988a0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_8ae68988a0' (45#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:541]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlslice' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlslice' (46#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_subsystem_x0' (47#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:202]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_subsystem1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:804]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_bram_cordic_x0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_bram_cordic_x0' (48#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_subsystem1' (49#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:804]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_cde639aef9' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_cde639aef9' (50#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlmult' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_16bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_16bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_mult_gen_v12_0_i0' (56#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlmult' (57#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlmult__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_16bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_16bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1203]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlmult__parameterized0' (57#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'bram_stn_16bit_xlmult__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_16bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/bram_stn_16bit_mult_gen_v12_0_i0/synth/bram_stn_16bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_16bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1203]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_xlmult__parameterized1' (57#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_57ccc14919' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_57ccc14919' (58#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5d347156bc' [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5d347156bc' (59#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_subsystem' (60#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_struct' (61#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit' (62#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/xil_defaultlib/hdl/bram_stn_16bit.vhd:1983]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_16bit_0' (63#1) [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/synth/bram_stn_16bit_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.738 ; gain = 5.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.738 ; gain = 5.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.738 ; gain = 5.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1286.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/constrs/bram_stn_16bit.xdc] for cell 'U0'
Finished Parsing XDC File [e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_16bit_0_6/constrs/bram_stn_16bit.xdc] for cell 'U0'
Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_16bit_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_16bit_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1324.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1327.508 ; gain = 3.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1327.508 ; gain = 46.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1327.508 ; gain = 46.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_16bit_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult2/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/mult5/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/bram_cordic/divide/bram_stn_16bit_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/bram_cordic/divide/bram_stn_16bit_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/bram_cordic/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/addsub7/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_16bit_struct/subsystem/subsystem1/bram_cordic/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1327.508 ; gain = 46.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.508 ; gain = 46.648
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/subsystem/constant4' (sysgen_constant_b84959297c) to 'U0/bram_stn_16bit_struct/subsystem/subsystem/constant8'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/subsystem/constant5' (sysgen_constant_dfb878427c) to 'U0/bram_stn_16bit_struct/subsystem/subsystem/constant9'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/subsystem1/constant4' (sysgen_constant_b84959297c) to 'U0/bram_stn_16bit_struct/subsystem/subsystem1/constant8'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/subsystem1/constant5' (sysgen_constant_dfb878427c) to 'U0/bram_stn_16bit_struct/subsystem/subsystem1/constant9'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/exp_theta_hdl_1' (sysgen_constant_cde639aef9) to 'U0/bram_stn_16bit_struct/subsystem/exp_theta_hdl_2'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/exp_theta_hdl_1' (sysgen_constant_cde639aef9) to 'U0/bram_stn_16bit_struct/subsystem/omega_hdl_2'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_16bit_struct/subsystem/phi_hdl_1' (sysgen_constant_5d347156bc) to 'U0/bram_stn_16bit_struct/subsystem/phi_hdl_2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1327.508 ; gain = 46.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1333.082 ; gain = 52.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1337.426 ; gain = 56.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_16bit_struct/subsystem/subsystem/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_16bit_struct/subsystem/subsystem/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_16bit_struct/subsystem/subsystem1/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_16bit_struct/subsystem/subsystem1/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    30|
|2     |DSP48E1  |     6|
|4     |LUT1     |   204|
|5     |LUT2     |   244|
|6     |LUT3     |   730|
|7     |LUT4     |     2|
|8     |MUXCY    |   842|
|9     |RAMB36E1 |     4|
|11    |SRLC32E  |     4|
|12    |XORCY    |   854|
|13    |FDRE     |  2936|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1366.902 ; gain = 86.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1366.902 ; gain = 45.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1366.902 ; gain = 86.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1366.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1381.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 248 instances

Synth Design complete, checksum: 47a6ca83
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1381.371 ; gain = 100.512
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_16bit_0_synth_1/bram_stn_16bit_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bram_stn_16bit_0, cache-ID = e9bf50920a50168f
INFO: [Coretcl 2-1174] Renamed 653 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_16bit_0_synth_1/bram_stn_16bit_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_stn_16bit_0_utilization_synth.rpt -pb bram_stn_16bit_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 19:32:58 2022...
