{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 19:51:58 2018 " "Info: Processing started: Sat Dec 15 19:51:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TYJCQZ -c TYJCQZ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TYJCQZ -c TYJCQZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TYJCQZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TYJCQZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYJCQZ-main " "Info: Found design unit 1: TYJCQZ-main" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TYJCQZ " "Info: Found entity 1: TYJCQZ" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TYJCQZ " "Info: Elaborating entity \"TYJCQZ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_A TYJCQZ.vhd(19) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(19): signal \"JCQ_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_B TYJCQZ.vhd(21) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(21): signal \"JCQ_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_C TYJCQZ.vhd(23) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(23): signal \"JCQ_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_A TYJCQZ.vhd(26) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(26): signal \"JCQ_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_B TYJCQZ.vhd(28) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(28): signal \"JCQ_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JCQ_C TYJCQZ.vhd(30) " "Warning (10492): VHDL Process Statement warning at TYJCQZ.vhd(30): signal \"JCQ_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TY_outB TYJCQZ.vhd(16) " "Warning (10631): VHDL Process Statement warning at TYJCQZ.vhd(16): inferring latch(es) for signal or variable \"TY_outB\", which holds its previous value in one or more paths through the process" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TY_outA TYJCQZ.vhd(16) " "Warning (10631): VHDL Process Statement warning at TYJCQZ.vhd(16): inferring latch(es) for signal or variable \"TY_outA\", which holds its previous value in one or more paths through the process" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[0\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[0\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[1\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[1\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[2\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[2\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[3\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[3\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[4\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[4\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[5\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[5\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[6\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[6\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outA\[7\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outA\[7\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[0\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[0\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[1\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[1\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[2\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[2\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[3\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[3\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[4\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[4\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[5\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[5\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[6\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[6\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TY_outB\[7\] TYJCQZ.vhd(16) " "Info (10041): Inferred latch for \"TY_outB\[7\]\" at TYJCQZ.vhd(16)" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[0\]\$latch " "Warning: LATCH primitive \"TY_outB\[0\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[1\]\$latch " "Warning: LATCH primitive \"TY_outB\[1\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[2\]\$latch " "Warning: LATCH primitive \"TY_outB\[2\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[3\]\$latch " "Warning: LATCH primitive \"TY_outB\[3\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[4\]\$latch " "Warning: LATCH primitive \"TY_outB\[4\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[5\]\$latch " "Warning: LATCH primitive \"TY_outB\[5\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[6\]\$latch " "Warning: LATCH primitive \"TY_outB\[6\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outB\[7\]\$latch " "Warning: LATCH primitive \"TY_outB\[7\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[0\]\$latch " "Warning: LATCH primitive \"TY_outA\[0\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[1\]\$latch " "Warning: LATCH primitive \"TY_outA\[1\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[2\]\$latch " "Warning: LATCH primitive \"TY_outA\[2\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[3\]\$latch " "Warning: LATCH primitive \"TY_outA\[3\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[4\]\$latch " "Warning: LATCH primitive \"TY_outA\[4\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[5\]\$latch " "Warning: LATCH primitive \"TY_outA\[5\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[6\]\$latch " "Warning: LATCH primitive \"TY_outA\[6\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "TY_outA\[7\]\$latch " "Warning: LATCH primitive \"TY_outA\[7\]\$latch\" is permanently enabled" {  } { { "TYJCQZ.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/TYJCQZ/TYJCQZ.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 19:51:59 2018 " "Info: Processing ended: Sat Dec 15 19:51:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
