<!DOCTYPE html>
<html lang="en-us">
<head>
<title>MICRO Test of Time Award - Eligible Papers for 2017</title>
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />

<link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" integrity="sha384-1q8mTJOASx8j1Au+a5WDVnPi2lkFfwwEAa8hDDdjZlpLegxhjVME1fgjWPGmkzs7" crossorigin="anonymous">
<!--[if lt IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.2/html5shiv.js"></script>
<![endif]-->

<style>
/* compatibility for browsers w/o HTML5 support */
header, section, footer, aside, nav, main, article, figure {
    display: block;
}

/* body padding to compensate for fixed navbar */
body {
  padding-top: 50px;
  padding-bottom: 10px;
}

/* body padding to compensate for fixed navbar */
.anchor {
  padding-top: 50px;
  margin-top: -50px;
}

.vertical-align {
  display: flex;
  align-items: center;
}

/* collapses navbar for tablet as well */
@media (max-width: 991px) {
  .navbar-header {
    float: none;
  }

  .navbar-toggle {
    display: block;
  }

  .navbar-collapse {
    border-top: 1px solid transparent;
    box-shadow: inset 0 1px 0 rgba(255,255,255,0.1);
  }
 
  .navbar-collapse.collapse {
    display: none!important;
  }

  .navbar-nav {
    float: none!important;
    margin: 7.5px -15px;
  }

  .navbar-nav > li {
    float: none;
  }

  .navbar-nav > li > a {
    padding-top: 10px;
    padding-bottom: 10px;
  }

  .navbar-text {
    float: none;
    margin: 15px 0;
  }
  
  /* since 3.1.0 */
  .navbar-collapse.collapse.in { 
    display: block !important;
  }

  .collapsing {
    overflow: hidden !important;
  }
}

/* custom styles */

.navbar-inverse .navbar-brand:link, .navbar-inverse .navbar-brand:visited {
  color: #ffffff;
}

.navbar-inverse .navbar-brand:hover, .navbar-inverse .navbar-brand:active {
  color: #ffffff;
  text-decoration: underline;
}

.navbar-inverse .navbar-nav a:link, .navbar-inverse .navbar-nav a:visited {
  color: #bbbbbb;
}

.navbar-nav li.active > a {
  color: #ffffff !important;
}

.jumbotron {
  margin-bottom: 0px;
  padding-top: 10px;
  padding-bottom: 10px;
}

.jumbotron h1 {
  color: #cc0000;
}

#deadline {
  color: #4682B4;
}
</style>
</head>

<body data-spy="scroll" data-target=".navbar" data-offset="70">

<nav class="navbar navbar-inverse navbar-fixed-top">
  <div class="container">
    <div class="navbar-header">
      <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#totNavBar">
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
      <a class="navbar-brand" href="index.html">MICRO Test of Time Award</a>
    </div>
    <div class="collapse navbar-collapse" id="totNavBar">
      <ul class="nav navbar-nav">
        <li><a href="index.html#about">About</a></li>
        <li><a href="index.html#winners">Past Winners</a></li>
        <li><a href="cfn.html">Nominate</a></li>
        <li class="active"><a href="#top">Eligible Papers</a></li>
      </ul>
      <ul class="nav navbar-nav navbar-right">
        <li><a href="pdf/cfn.pdf"><span class="glyphicon glyphicon-download"></span> PDF</a></li>
        <li><a href="http://www.microarch.org/micro49/"><span class="glyphicon glyphicon-globe"></span> MICRO-49</a></li>
        <li><a href="http://www.microarch.org/"><span class="glyphicon glyphicon-home"></span> microarch.org</a></li>
      </ul>
    </div>
  </div>
</nav>

<a class="anchor" name="top"></a>

<div class="jumbotron">
  <div class="container">
    <div class="row vertical-align">
      <div class="col-xs-2 col-md-1">
        <img src="images/micro.png" alt="MICRO logo" />
      </div>
      <div class="col-xs-10 col-md-11 text-right">
        <h2>Annual IEEE/ACM International Symposium on Microarchitecture</h2>
      </div>
    </div>
    <h1 class="text-center">MICRO Test of Time Award</h1>
  </div>
</div>

<div class="container">
  <h1 class="text-center" id="deadline">List of Eligible Papers for the 2017 Award</h1>
  <p align="center">View the <a href="cfn.html">2017 call for nominations</a>.</p>

  <h2><a href="http://dl.acm.org/citation.cfm?id=225160">MICRO 1995</a></h2>
  <table class="table table-striped">
    <thead>
      <tr><th>Paper Title</th><th>Authors</th></tr>
    </thead>
    <tbody>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225164">Performance Issues in Correlated Branch Prediction Schemes</a></td><td>Nicolas Gloy, Michael D. Smith, Cliff Young</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225168">Dynamic Path-Based Branch Correlation</a></td><td>Ravi Nair</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225169">The Predictability of Branches in Libraries</a></td><td>Brad Calder, Dirk Grunwald, Amitabh Srivastava</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225170">The Performance Impact of Incomplete Bypassing in Processor Pipelines</a></td><td>Pritpal S. Ahuja, Douglas W. Clark, Anne Rogers</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225172">Efficient Instruction Scheduling Using Finite State Automata</a></td><td>Vasanth Bala, Norman Rubin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225174">Critical Path Reduction for Scalar Programs</a></td><td>Michael Schlansker, Vinod Kathail</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225175">A Limit Study of Local Memory Requirements Using Value Reuse Profiles</a></td><td>Andrew S. Huang, John P. Shen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225176">Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency</a></td><td>Todd M. Austin, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225177">A Modified Approach to Data Cache Management</a></td><td>Gary Tyson, Matthew Farrens, John Matthews, Andrew R. Pleszkun</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225179">Petri Net Versus Modulo Scheduling for Software Pipelining</a></td><td>Vicki H. Allan, U. R. Shah, K. M. Reddy</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225180">Modulo Scheduling with Multiple Initiation Intervals</a></td><td>Nancy J. Warter-Perez, Noubar Partamian</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225182">Spill-Free Parallel Scheduling of Basic Blocks</a></td><td>B. Natarajan, M. Schlansker</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225184">Improving Instruction-Level Parallelism by Loop Unrolling and Dynamic Memory Disambiguation</a></td><td>Jack W. Davidson, Sanjay Jinturkar</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225185">Self-Regulation of Workload in the Manchester Data-Flow Computer</a></td><td>John R. Gurd, David F. Snelling</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225187">The M-Machine Multicomputer</a></td><td>Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, Whay S. Lee</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225189">Region-Based Compilation: An Introduction and Motivation</a></td><td>Richard E. Hank, Wen-Mei W. Hwu, B. Ramakrishna Rau</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225190">An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies</a></td><td>Cindy Norris, Lori L. Pollock</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225192">Register Allocation for Predicated Code</a></td><td>Alexandre E. Eichenberger, Edward S. Davidson</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225193">Partial Resolution in Branch Target Buffers</a></td><td>Barry Fagin, Kathryn Russell</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225194">A System Level Perspective On Branch Architecture Performance</a></td><td>Brad Calder, Dirk Grunwald, Joel Emer</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225195">Dynamic Rescheduling: A Technique for Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte, Sumedh W. Sathaye</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225196">Improving CISC Instruction Decoding Performance Using a Fill Unit</a></td><td>Mark Smotherman, Manoj Franklin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225197">SPAID: Software Prefetching in Pointer- and Call-Intensive Environments</a></td><td>Mikko H. Lipasti, William J. Schmidt, Steven R. Kunkel, Robert R. Roediger</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225198">An Effective Programmable Prefetch Engine for On-Chip Caches</a></td><td>Tien-Fu Chen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225199">Cache Miss Heuristics and Preloading Techniques for General-Purpose Programs</a></td><td>Toshihiro Ozawa, Yasunori Kimura, Shin'ichiro Nishizaki</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225200">Alternative Implementations of Hybrid Branch Predictors</a></td><td>Po-Ying Chang, Eric Hao, Yale N. Patt</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225201">Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors</a></td><td>Simonjit Dutta, Manoj Franklin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225202">The Role of Adaptivity in Two-Level Adaptive Branch Prediction</a></td><td>Stuart Sechrest, Chih-Chieh Lee, Trevor Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225203">Design of Storage Hierarchy in Multithreaded Architectures</a></td><td>Lucas Roh, Walid A. Najjar</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225204">An Investigation of the Performance of Various Instruction-Issue Buffer Topologies</a></td><td>St&#233;phan Jourdan, Pascal Sainrat, Daniel Litaize</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225205">Decoupling Integer Execution in Superscalar Processors</a></td><td>Subbarao Palacharla, J. E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225206">Exploiting Short-Lived Variables in Superscalar Processors</a></td><td>Luis A. Lozano, Guang R. Gao</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225207">Partitioned Register File for TTAs</a></td><td>Johan Janssen, Henk Corporaal</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225208">Disjoint Eager Execution: An Optimal Form of Speculative Execution</a></td><td>Augustus K. Uht, Vijay Sindagi, Kelley Hall</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225209">Unrolling-Based Optimizations for Modulo Scheduling</a></td><td>Daniel M. Lavery, Wen-Mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225210">Stage Scheduling: A Technique to Reduce the Register Requirements of a Modulo Schedule</a></td><td>Alexandre E. Eichenberger, Edward S. Davidson</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225211">Hypernode Reduction Modulo Scheduling</a></td><td>Josep Llosa, Mateo Valero, Eduard Ayguad&#233;, Antonio Gonz&#225;lez</td></tr>
    </tbody>
  </table>

  <hr />

  <h2><a href="http://dl.acm.org/citation.cfm?id=243846">MICRO 1996</a></h2>
  <table class="table table-striped">
    <thead>
      <tr><th>Paper Title</th><th>Authors</th></tr>
    </thead>
    <tbody>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243850">A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte, Sumedh W. Sathaye, Sanjeev Banerjia</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243852">Integrating a Misprediction Recovery Cache (MRC) Into a Superscalar Pipeline</a></td><td>James O. Bondi, Ashwini K. Nanda, Simonjit Dutta</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243855">Accurate and Practical Profile-Driven Compilation Using the Profile Buffer</a></td><td>Thomas M. Conte, Kishore N. Menezes, Mary Ann Hirsch</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243857">Efficient Path Profiling</a></td><td>Thomas Ball, James R. Larus</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243858">Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks</a></td><td>C. Chekuri, R. Johnson, R. Motwani, B. Natarajan, B. R. Rau, M. Schlansker</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243859">Speculative Hedge: Regulating Compile-Time Speculation Against Profile Variations</a></td><td>Brian L. Deitrich, Wen-mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243861">Hot Cold Optimization of Large Windows/NT Applications</a></td><td>Robert Cohn, P. Geoffrey Lowney</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243864">Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results</a></td><td>Cheng-Hsueh A. Hsieh, John C. Gyllenhaal, Wen-mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243867">Analysis Techniques for Predicated Code</a></td><td>Richard Johnson, Michael Schlansker</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243868">Global Predicate Analysis and Its Application to Register Allocation</a></td><td>David M. Gillies, Dz-ching Roy Ju, Richard Johnson, Michael Schlansker</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243879">Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs</a></td><td>Daniel M. Lavery, Wen-mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243880">Assigning Confidence to Conditional Branch Predictions</a></td><td>Erik Jacobsen, Eric Rotenberg, J. E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243881">Compiler Synthesized Dynamic Branch Prediction</a></td><td>Scott Mahlke, Balas Natarajan</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243882">Wrong-Path Instruction Prefetching</a></td><td>Jim Pierce, Trevor Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243884">Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture</a></td><td>Robert Yung</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243885">Increasing the Instruction Fetch Rate Via Block-Structured Instruction Set Architectures</a></td><td>Eric Hao, Po-Yung Chang, Marius Evers, Yale N. Patt</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243886">Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings</a></td><td>Thomas M. Conte, Sanjeev Banerjia, Sergei Y. Larin, Kishore N. Menezes, Sumedh W. Sathaye</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243887">Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors</a></td><td>Shlomit S. Pinter, Adi Yoaz</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243889">Exceeding the Dataflow Limit Via Value Prediction</a></td><td>Mikko H. Lipasti, John Paul Shen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243890">The Performance Potential of Data Dependence Speculation & Collapsing</a></td><td>Yiannakis Sazeides, Stamatis Vassiliadis, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243892">Heuristics for Register-Constrained Software Pipelining</a></td><td>Josep Llosa, Mateo Valero, Eduard Ayguad&#233;</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243893">Software Pipelining Loops with Conditional Branches</a></td><td>Mark G. Stoodley, Corinna G. Lee</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243895">Combining Loop Transformations Considering Caches and Scheduling</a></td><td>Michael E. Wolf, Dror E. Maydan, Ding-Kai Chen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243898">Instruction Scheduling and Executable Editing</a></td><td>Eric Schnarr, James R. Larus</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243900">Instruction Scheduling for the HP PA-8000</a></td><td>David A. Dunn, Wei-Chung Hsu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243903">Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries</a></td><td>Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243905">Custom-Fit Processors: Letting Applications Define Architectures</a></td><td>Joseph A. Fisher, Paolo Faraboschi, Giuseppe Desoli</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243907">Optimization for a Superscalar Out-of-Order Machine</a></td><td>Anne M. Holler</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243909">Optimization of Machine Descriptions for Efficient Use</a></td><td>John C. Gyllenhaal, Wen-mei W. Hwu, B. Ramabriohna Rau</td></tr>
    </tbody>
  </table>

  <hr />

  <h2><a href="http://dl.acm.org/citation.cfm?id=266800">MICRO 1997</a></h2>
  <table class="table table-striped">
    <thead>
      <tr><th>Paper Title</th><th>Authors</th></tr>
    </thead>
    <tbody>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266801">The Bi-Mode Branch Predictor</a></td><td>Chih-Chieh Lee, I-Cheng K. Chen, Trevor N. Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266802">Path-Based Next Trace Prediction</a></td><td>Quinn Jacobson, Eric Rotenberg, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266803">Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism</a></td><td>Daniel Holmes Friendly, Sanjay Jeram Patel, Yale N. Patt</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266804">Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions Into the Reservation Stations Out-of-Order</a></td><td>Jared Stark, Paul Racunas, Yale N. Patt</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266805">On High-Bandwidth Data Cache Design for Multi-Issue Processors</a></td><td>Jude A. Rivers, Gary S. Tyson, Edward S. Davidson, Todd M. Austin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266806">Run-Time Spatial Locality Detection and Optimization</a></td><td>Teresa L. Johnson, Matthew C. Merten, Wen-Mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266807">A Comparison of Data Prefetching On an Access Decoupled and Superscalar Machine</a></td><td>G. P. Jones, N. P. Topham</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266808">The Design and Performance of a Conflict-Avoiding Cache</a></td><td>Nigel Topham, Antonio Gonz&#225;lez, Jos&#233; Gonz&#225;lez</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266809">Prediction Caches for Superscalar Processors</a></td><td>James E. Bennett, Michael J. Flynn</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266810">A Framework for Balancing Control Flow and Predication</a></td><td>David I. August, Wen-mei W. Hwu, Scott A. Mahlke</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266811">Evaluation of Scheduling Techniques On a SPARC-Based VLIW Testbed</a></td><td>Seongbae Park, SangMin Shim, Soo-Mook Moon</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266812">Tuning Compiler Optimizations for Simultaneous Multithreading</a></td><td>Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay S. Parekh, Dean M. Tullsen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266813">Exploiting Dead Value Information</a></td><td>Milo M. Martin, Amir Roth, Charles N. Fischer</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266814">Trace Processors</a></td><td>Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, Jim Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266815">The Multicluster Architecture: Reducing Cycle Time Through Partitioning</a></td><td>Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko Vranesic</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266816">Out-of-Order Vector Architectures</a></td><td>Roger Espasa, Mateo Valero, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266817">Initial Results On the Performance and Cost of Vector Microprocessors</a></td><td>Corinna G. Lee, Derek J. DeVries</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266818">The Filter Cache: An Energy Efficient Memory Structure</a></td><td>Johnson Kin, Munish Gupta, William H. Mangione-Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266819">Improving Code Density Using Compression Techniques</a></td><td>Charles Lefurgy, Peter Bird, I-Cheng Chen, Trevor Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266820">Procedure Based Program Compression</a></td><td>Darko Kirovski, Johnson Kin, William H. Mangione-Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266821">Improving the Accuracy and Performance of Memory Communication Through Renaming</a></td><td>Gary S. Tyson, Todd M. Austin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266822">Microarchitecture Support for Improving the Performance of Load Target Prediction</a></td><td>Chung-Ho Chen, Akida Wu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266823">Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction</a></td><td>Andreas Moshovos, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266824">The Predictability of Data Values</a></td><td>Yiannakis Sazeides, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266825">Value Profiling</a></td><td>Brad Calder, Peter Feller, Alan Eustace</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266826">Can Program Profiling Support Value Prediction?</a></td><td>Freddy Gabbay, Avi Mendelson</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266827">Highly Accurate Data Value Prediction Using Hybrid Predictors</a></td><td>Kai Wang, Manoj Franklin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266828">ProfileMe: Hardware Support for Instruction-Level Profiling On Out-of-Order Processors</a></td><td>Jeffrey Dean, James E. Hicks, Carl A. Waldspurger, William E. Weihl, George Chrysos</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266829">Procedure Placement Using Temporal Ordering Information</a></td><td>Nikolas Gloy, Trevor Blackwell, Michael D. Smith, Brad Calder</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266830">Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling</a></td><td>Todd C. Mowry, Chi-Keung Luk</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266831">Available Paralellism in Video Applications</a></td><td>Heng Liao, Andrew Wolfe</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266832">MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems</a></td><td>Chunho Lee, Miodrag Potkonjak, William H. Mangione-Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266833">Cache Sensitive Modulo Scheduling</a></td><td>F. Jes&#250;s S&#225;nchez, Antonio Gonz&#225;lez</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266835">Unroll-and-Jam Using Uniformly Generated Sets</a></td><td>Steve Carr, Yiping Guan</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266836">Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization</a></td><td>Rajiv Gupta, David A. Berson, Jesse Z. Fang</td></tr>
    </tbody>
  </table>

  <hr />

  <h2><a href="http://dl.acm.org/citation.cfm?id=290940">MICRO 1998</a></h2>
  <table class="table table-striped">
    <thead>
      <tr><th>Paper Title</th><th>Authors</th></tr>
    </thead>
    <tbody>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290946">A Bandwidth-Efficient Architecture for Media Processing</a></td><td>Scott Rixner, William J. Dally, Ujval J. Kapasi, Brucek Khailany, Abelardo L&oacute;pez-Lagunas, Peter R. Mattson, John D. Owens</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290949">Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications</a></td><td>Chia-Lin Yang, Barton Sano, Alvin R. Lebeck</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290951">Simple Vector Microprocessors for Multimedia Applications</a></td><td>Corinna G. Lee, Mark G. Stoodley</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290952">Evaluating MMX Technology Using DSP and Multimedia Applications</a></td><td>Ravi Bhargava, Lizy K. John, Brian L. Evans, Ramesh Radhakrishnan</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290955">Analyzing the Working Set Characteristics of Branch Execution</a></td><td>Sangwook P. Kim, Gary S. Tyson</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290960">Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes</a></td><td>Alexandre Farcy, Olivier Temam, Roger Espasa, Toni Juan</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290962">The YAGS Branch Prediction Scheme</a></td><td>Avinoam N. Eden, Trevor Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290963">Task Selection for a Multiscalar Processor</a></td><td>T. N. Vijaykumar, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290964">Split-Path Enhanced Pipeline Scheduling for Loops with Control Flows</a></td><td>SangMin Shim, Soo-Mook Moon</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290966">Effective Cluster Assignment for Modulo Scheduling</a></td><td>Erik Nystrom, Alexandre E. Eichenberger</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290968">Better Global Scheduling Using Path Profiles</a></td><td>Cliff Young, Michael D. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290969">Predictive Techniques for Aggressive Load Speculation</a></td><td>Glenn Reinman, Brad Calder</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290971">Compiler-Directed Early Load-Address Generation</a></td><td>Ben-Chung Cheng, Daniel A. Connors, Wen-mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290973">Load Latency Tolerance in Dynamically Scheduled Processors</a></td><td>Srikanth T. Srinivasan, Alvin R. Lebeck</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290975">Improving I/O Performance with a Conditional Store Buffer</a></td><td>Lambert Schaelicke, Al Davis</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290977">Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors</a></td><td>Daniel Holmes Friendly, Sanjay Jeram Patel, Yale N. Patt</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290979">Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors</a></td><td>Chi-Keung Luk, Todd C. Mowry</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290981">Code Compression Based on Operand Factorization</a></td><td>Guido Araujo, Paulo Centoducatte, Mario Cartes, Ricardo Pannain</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290983">Understanding the Differences Between Value Prediction and Instruction Reuse</a></td><td>Avinash Sodani, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290985">A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification</a></td><td>Stephen Jourdan, Ronny Ronen, Michael Bekerman, Bishara Shomar, Adi Yoaz</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290988">A Dynamic Multithreading Processor</a></td><td>Haitham Akkary, Michael A. Driscoll</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290990">Widening Resources: A Cost-Effective Technique for Aggressive ILP Architectures</a></td><td>David L&oacute;pez, Josep Llosa, Mateo Valero, Eduard Ayguad&eacute;</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290993">The Cascaded Predictor: Economical and Adaptive Branch Target Prediction</a></td><td>Karel Driesen, Urs H&ouml;lzle </td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290994">Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms</a></td><td>Kevin Skadron, Pritpal S. Ahuja, Margaret Martonosi, Douglas W. Clark</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290997">Predicting Indirect Branches via Data Compression</a></td><td>John Kalamatianos, David R. Kaeli </td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290999">Improving Locality Using Loop and Data Transformations in an Integrated Framework</a></td><td>Mahmut Kandemir, Alok Choudhary, J. Ramanujam, Prithviraj Banerjee</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=291002">Precise Register Allocation for Irregular Architectures</a></td><td>Timothy Kong, Kent D. Wilken</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=291004">Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures</a></td><td>Emre &Ouml;zer, Sanjeev Banerjia, Thomas M. Conte</td></tr>
    </tbody>
  </table>

  <hr />

  <h2><a href="http://dl.acm.org/citation.cfm?id=320080">MICRO 1999</a></h2>
  <table class="table table-striped">
    <thead>
      <tr><th>Paper Title</th><th>Authors</th></tr>
    </thead>
    <tbody>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320084">Control Independence in Trace Processors</a></td><td>Eric Rotenberg, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320085">Fetch Directed Instruction Prefetching</a></td><td>Glenn Reinman, Brad Calder, Todd M. Austin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320086">Improving Branch Predictors by Correlating on Data Values</a></td><td>Timothy H. Heil, Zak Smith, James E. Smith</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320087">Instruction Fetch Mechanisms for Multipath Execution Processors</a></td><td>Artur Klauser, Dirk Grunwald</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320089">A Superscalar 3D Graphics Engine</a></td><td>Andrew Wolfe, Derek B. Noonburg</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320090">Dynamic 3D Graphics Workload Characterization and the Architectural Implications</a></td><td>Tulika Mitra, Tzi-cker Chiueh</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320093">Exploiting a New Level of DLP in Multimedia Applications</a></td><td>Jesus Corbal, Roger Espasa, Mateo Valero</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320094">Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors</a></td><td>Sergei Y. Larin, Thomas M. Conte</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320096">Evaluation of a High Performance Code Compression Method</a></td><td>Charles Lefurgy, Eva Piccininni, Trevor N. Mudge</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320097">Low-Cost Branch Folding for Embedded Applications with Small Tight Loops</a></td><td>Lea Hwang Lee, Jeff Scott, Bill Moyer, John Arends</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320098">Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems</a></td><td>Santosh G. Abraham, Scott A. Mahlke</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320100">Hardware Identification of Cache Conflict Misses</a></td><td>Jamison D. Collins, Dean M. Tullsen</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320101">Access Region Locality for High-Bandwidth Processor Memory System Design</a></td><td>Sangyeun Cho, Pen-Chung Yew, Gyungho Lee</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320103">Code Transformations to Improve Memory Parallelism</a></td><td>Vijay S. Pai, Sarita V. Adve</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320104">Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results</a></td><td>Daniel A. Connors, Wen-mei W. Hwu</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320105">Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing</a></td><td>Soner Onder, Rajiv Gupta</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320106">Read-After-Read Memory Dependence Prediction</a></td><td>Andreas Moshovos, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320108">Delaying Physical Register Allocation through Virtual-Physical Registers</a></td><td>Teresa Monreal, Antonio Gonz, Mateo Valero, José González, Victor Viñals</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320111">DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design</a></td><td>Todd M. Austin</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320113">Exploiting ILP in Page-based Intelligent Memory</a></td><td>Mark Oskin, Justin Hensley, Diana Keen, Frederic T. Chong, Matthew K. Farrens, Aneet Chopra</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320114">The Use of Multithreading for Exception Handling</a></td><td>Craig B. Zilles, Joel S. Emer, Gurindar S. Sohi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320116">Value Prediction for Speculative Multithreaded Architectures</a></td><td>Pedro Marcuello, Jordi Tubella, Antonio Gonz</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320117">Predicting the Usefulness of a Block Result: A Micro-Architectural Technique for High-Performance Low-Power Processors</a></td><td>Enric Musoll</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320119">Selective Cache Ways: On-Demand Cache Resource Allocation</a></td><td>David H. Albonesi</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320120">Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs</a></td><td>Jay Bharadwaj, Kishore N. Menezes, Chris McKinsey</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320122">Balance Scheduling: Weighting Branch Tradeoffs in Superblocks</a></td><td>Alexandre E. Eichenberger, Waleed Meleis</td></tr>
      <tr><td width="60%"><a href="http://dl.acm.org/citation.cfm?id=320124">Optimizations and Oracle Parallelism with Dynamic Translation</a></td><td>Kemal Ebcioglu, Erik R. Altman, Sumedh W. Sathaye, Michael Gschwind</td></tr>
    </tbody>
  </table>

  <hr />

  <footer>
    <p>Last updated May 16, 2017.</p>
  </footer>
</div>

<!-- JS scripts at end of page to reduce load time -->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.1/jquery.min.js"></script>
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js" integrity="sha384-0mSbJDEHialfmuBBQP6A4Qrprq5OVfW37PRR3j5ELqxss1yVqOtnepnHVP9aJ7xS" crossorigin="anonymous"></script>

</body>
</html>
