{"vcs1":{"timestamp_begin":1769598352.795749424, "rt":7.74, "ut":7.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1769598360.587094783, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769598360.930463729, "rt":0.24, "ut":0.17, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769598352.535400405}
{"VCS_COMP_START_TIME": 1769598352.535400405}
{"VCS_COMP_END_TIME": 1769598361.227698579}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353176}}
{"vcselab": {"peak_mem": 173708}}
