/**
 *
 * @file PWM_RegisterDefines_GEN_ISC.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 dic. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 dic. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_ISC_H_
#define XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_ISC_H_

#include <xDriver_MCU/PWM/Peripheral/xHeader/PWM_Enum.h>

/******************************************************************************************
************************************ 15 GEN_ISC *********************************************
******************************************************************************************/
/*--------*/
#define PWM_GEN_ISC_R_CNT_ZERO_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_R_CNT_ZERO_INT_BIT    ((UBase_t) 0UL)
#define PWM_GEN_ISC_R_CNT_ZERO_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_CNT_ZERO_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_CNT_ZERO_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_R_CNT_ZERO_INT_CLEAR    ((UBase_t) 0x00000001UL)

#define PWM_GEN_ISC_CNT_ZERO_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_CNT_ZERO_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_CNT_ZERO_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_CNT_ZERO_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_CNT_ZERO_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_ISC_R_CNT_LOAD_INT_MASK    ((UBase_t) 0x00000002UL)
#define PWM_GEN_ISC_R_CNT_LOAD_INT_BIT    ((UBase_t) 1UL)
#define PWM_GEN_ISC_R_CNT_LOAD_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_CNT_LOAD_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_CNT_LOAD_INT_ACTIVE    ((UBase_t) 0x00000002UL)
#define PWM_GEN_ISC_R_CNT_LOAD_INT_CLEAR    ((UBase_t) 0x00000002UL)

#define PWM_GEN_ISC_CNT_LOAD_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_CNT_LOAD_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_CNT_LOAD_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_CNT_LOAD_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_CNT_LOAD_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_MASK    ((UBase_t) 0x00000004UL)
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_BIT    ((UBase_t) 2UL)
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_ACTIVE    ((UBase_t) 0x00000004UL)
#define PWM_GEN_ISC_R_OUTA_CMP_UP_INT_CLEAR    ((UBase_t) 0x00000004UL)

#define PWM_GEN_ISC_OUTA_CMP_UP_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTA_CMP_UP_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTA_CMP_UP_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTA_CMP_UP_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTA_CMP_UP_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_MASK    ((UBase_t) 0x00000008UL)
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_BIT    ((UBase_t) 3UL)
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_ACTIVE    ((UBase_t) 0x00000008UL)
#define PWM_GEN_ISC_R_OUTA_CMP_DOWN_INT_CLEAR    ((UBase_t) 0x00000008UL)

#define PWM_GEN_ISC_OUTA_CMP_DOWN_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTA_CMP_DOWN_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTA_CMP_DOWN_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTA_CMP_DOWN_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTA_CMP_DOWN_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_MASK    ((UBase_t) 0x00000010UL)
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_BIT    ((UBase_t) 4UL)
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_ACTIVE    ((UBase_t) 0x00000010UL)
#define PWM_GEN_ISC_R_OUTB_CMP_UP_INT_CLEAR    ((UBase_t) 0x00000010UL)

#define PWM_GEN_ISC_OUTB_CMP_UP_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTB_CMP_UP_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTB_CMP_UP_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTB_CMP_UP_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTB_CMP_UP_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_MASK    ((UBase_t) 0x00000020UL)
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_BIT    ((UBase_t) 5UL)
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_ACTIVE    ((UBase_t) 0x00000020UL)
#define PWM_GEN_ISC_R_OUTB_CMP_DOWN_INT_CLEAR    ((UBase_t) 0x00000020UL)

#define PWM_GEN_ISC_OUTB_CMP_DOWN_INT_MASK    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTB_CMP_DOWN_INT_INACTIVE    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTB_CMP_DOWN_INT_NA    ((UBase_t) 0x00000000UL)
#define PWM_GEN_ISC_OUTB_CMP_DOWN_INT_ACTIVE    ((UBase_t) 0x00000001UL)
#define PWM_GEN_ISC_OUTB_CMP_DOWN_INT_CLEAR    ((UBase_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_ISC_H_ */
