/*
 * $Id: mos_intr_common.h,v 1.3 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:    mos_intr_common.h
 */

#ifndef _SOC_SHARED_MOS_INTR_COMMON_H
#define _SOC_SHARED_MOS_INTR_COMMON_H


/*
 * Common definitions for cross-cpu interrupts
 */

/* Define each of the 4 bits in the S/W interrupt reg based on the
   source of the interrupt */
#define CMICM_SW_INTR_HOST 0
#define CMICM_SW_INTR_RCPU 1
#define CMICM_SW_INTR_UC0  2
#define CMICM_SW_INTR_UC1  3

#define CMICM_NUM_UCS           3   /* This is now the max UCs supported. */
#define CMICM_SW_INTR_NUM_HOSTS (CMICM_NUM_UCS+2)

#define CMICM_SW_INTR_UC(num)                                   \
    (((num) == 0) ? CMICM_SW_INTR_UC0 :                         \
     ((num) == 1 ? CMICM_SW_INTR_UC1 : CMICM_SW_INTR_RCPU))

#endif
