// Seed: 3625900007
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3
);
  assign id_0 = -1;
  wire [1 : -1 'd0] id_5;
  logic [7:0] id_6;
  parameter id_7 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wire id_8
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0,
      id_0
  );
endmodule
