// Seed: 2847590447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic   id_5;
  integer id_6;
  initial id_6 = id_1;
  assign module_1.id_4 = 0;
  logic id_7 = id_1;
  initial $clog2(12);
  ;
  wire id_8, id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3
    , id_8,
    input supply1 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  logic id_9;
  logic id_10;
  ;
  assign id_0 = ~(id_4) && id_9;
  localparam id_11 = 1;
  always $clog2(96);
  ;
  nor primCall (id_0, id_10, id_2, id_5, id_4);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9
  );
  genvar id_12;
endmodule
