# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BranchPredictorVersion2test.srcs/sources_1/new/PredictorSel.v" \

sv xil_defaultlib  \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/BranchPredictor.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/PC_4.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/TargetPC.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/adder.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/alu.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/aludec.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/branchunit.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/controller.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/dmem.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/extend.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/flopenr.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/flopr.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/floprc.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/forward_unit.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/hazard_detection_unit.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/hexcoder.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/imem.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/load_unit.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/maindec.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/output_mux.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/regfile.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/store_unit.sv" \
"../../../../BranchPredictorVersion2test.srcs/sources_1/imports/BranchPredictorVersion2test/top.sv" \

verilog xil_defaultlib  \
"../../../../BranchPredictorVersion2test.srcs/sim_1/new/TopTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
