Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2604d4a57c0d4c50ab330261e9226b1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot oc8051_fpga_top_tb_func_synth xil_defaultlib.oc8051_fpga_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.clock_divider
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.disp
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.oc8051_decoder
Compiling module xil_defaultlib.oc8051_memory_interface
Compiling module xil_defaultlib.oc8051_top
Compiling module xil_defaultlib.oc8051_fpga_top
Compiling module xil_defaultlib.oc8051_fpga_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot oc8051_fpga_top_tb_func_synth
