var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[63.1598, 32.2522, 32.7305, 95.0687, 69.9306], "total":[581703, 1221658, 11143, 4028, 1010], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[474980, 949960, 2768, 1047, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[28084, 38336, 104, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 20 global loads and 12 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"inner_update_mm0", "compute_units":1, "type":"function", "total_percent":[1.49491, 0.648041, 0.862965, 11.0827, 10.0521], "total_kernel_resources":[9594, 32210, 1299, 579, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:796)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":796}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:852)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:853)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":853}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:854)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":854}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:726 (a_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":726}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:727 (top_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":727}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:728 (left_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":728}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[525, 4274, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[525, 4251, 4, 0, 6]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:739", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":739}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:734", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":734}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:735", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":735}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:736", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":736}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[167, 305, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:734", "type":"resource", "data":[75, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:735", "type":"resource", "data":[86, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":735}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:736", "type":"resource", "data":[61, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":736}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:739", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":739}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"726"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:743", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":743}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"727"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:747", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":747}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"728"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 3123, 0, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 3123, 0, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:796", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":796}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:840", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":840}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:796", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":796}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:809", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":809}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"727"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:817", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":817}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"728"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:830", "type":"resource", "data":[0, 4096, 0, 512, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":830}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:840", "type":"resource", "data":[1068, 2081, 0, 64, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":840}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"726"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"726"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:852", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:852", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:857", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:862", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":862}]]}]}]}, {"name":"inner_update_mm0.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 476, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 476, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:852", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:853", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":853}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:857", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 204, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:853", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":853}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:857", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 1049, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 1049, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[156, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:852", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:853", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":853}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:854", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":854}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 397, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:854", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":854}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:857", "type":"resource", "data":[519, 2701, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"726"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm1", "compute_units":1, "type":"function", "total_percent":[1.49491, 0.648041, 0.862965, 11.0827, 10.0521], "total_kernel_resources":[9594, 32210, 1299, 579, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:949)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":949}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1005)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1006)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1006}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1007)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1007}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:879 (a_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":879}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:880 (top_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":880}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:881 (left_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":881}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[525, 4274, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[525, 4251, 4, 0, 6]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:892", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":892}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:887", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":887}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:888", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":888}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:889", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":889}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[167, 305, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:887", "type":"resource", "data":[75, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":887}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:888", "type":"resource", "data":[86, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":888}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:889", "type":"resource", "data":[61, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":889}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:892", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":892}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"879"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:896", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":896}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"880"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:900", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":900}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"881"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 3123, 0, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 3123, 0, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:949", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":949}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:993", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":993}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:949", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":949}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:962", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":962}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"880"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:970", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":970}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"881"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:983", "type":"resource", "data":[0, 4096, 0, 512, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":983}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:993", "type":"resource", "data":[1068, 2081, 0, 64, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":993}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"879"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"879"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1005", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1005", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1010", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1015", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1015}]]}]}]}, {"name":"inner_update_mm1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 476, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 476, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1005", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1006", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1006}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1010", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 204, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1006", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1006}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1010", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 1049, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 1049, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[156, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1005", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1006", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1006}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1007", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1007}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 397, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1007", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1007}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1010", "type":"resource", "data":[519, 2701, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"879"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm2", "compute_units":1, "type":"function", "total_percent":[1.49491, 0.648041, 0.862965, 11.0827, 10.0521], "total_kernel_resources":[9594, 32210, 1299, 579, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1102)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1102}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1158)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1159)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1159}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1160)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1160}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1032 (a_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1032}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1033 (top_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1033}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1034 (left_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1034}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[525, 4274, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[525, 4251, 4, 0, 6]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1045", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1045}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1040", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1040}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1041", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1041}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1042", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1042}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[167, 305, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1040", "type":"resource", "data":[75, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1040}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1041", "type":"resource", "data":[86, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1041}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1042", "type":"resource", "data":[61, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1042}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1045", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1045}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1032"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1049", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1049}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1033"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1053", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1053}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1034"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 3123, 0, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 3123, 0, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1102", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1102}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1146", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1146}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1102", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1102}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1115", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1115}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1033"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1123", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1123}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1034"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1136", "type":"resource", "data":[0, 4096, 0, 512, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1136}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1146", "type":"resource", "data":[1068, 2081, 0, 64, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1146}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1032"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1032"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1158", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1158", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1163", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1168", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1168}]]}]}]}, {"name":"inner_update_mm2.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 476, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 476, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1158", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1159", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1159}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1163", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 204, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1159", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1159}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1163", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 1049, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 1049, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[156, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1158", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1159", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1159}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1160", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1160}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 397, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1160", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1160}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1163", "type":"resource", "data":[519, 2701, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1032"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm3", "compute_units":1, "type":"function", "total_percent":[1.49491, 0.648041, 0.862965, 11.0827, 10.0521], "total_kernel_resources":[9594, 32210, 1299, 579, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1255)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1255}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1311)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1312)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1312}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1313)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1185 (a_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1185}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1186 (top_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1186}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1187 (left_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1187}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm3.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[525, 4274, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[525, 4251, 4, 0, 6]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1198", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1198}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1193", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1193}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1194", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1194}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1195", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1195}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[167, 305, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1193", "type":"resource", "data":[75, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1193}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1194", "type":"resource", "data":[86, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1194}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1195", "type":"resource", "data":[61, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1195}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1198", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1198}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1185"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1202", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1202}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1186"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1206", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1206}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1187"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 3123, 0, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 3123, 0, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1255", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1255}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1299", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1299}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1255", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1255}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1268", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1268}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1186"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1276", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1276}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1187"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1289", "type":"resource", "data":[0, 4096, 0, 512, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1289}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1299", "type":"resource", "data":[1068, 2081, 0, 64, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1299}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1185"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1185"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1311", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1311", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1316", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1321", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1321}]]}]}]}, {"name":"inner_update_mm3.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 476, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 476, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1311", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1312", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1312}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1316", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 204, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1312", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1312}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1316", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 1049, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 1049, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[156, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1311", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1312", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1312}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1313", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1313}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 397, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1313", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1316", "type":"resource", "data":[519, 2701, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1185"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm4", "compute_units":1, "type":"function", "total_percent":[1.49491, 0.648041, 0.862965, 11.0827, 10.0521], "total_kernel_resources":[9594, 32210, 1299, 579, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1408)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1408}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1464)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1465)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1465}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1466)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1466}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1338 (a_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1338}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1339 (top_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1339}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1340 (left_buffer)", "type":"resource", "data":[0, 0, 410, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1340}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm4.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm4.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[525, 4274, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[525, 4251, 4, 0, 6]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1351", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1351}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1346", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1346}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1347", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1347}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1348", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1348}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[167, 305, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1346", "type":"resource", "data":[75, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1346}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1347", "type":"resource", "data":[86, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1347}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1348", "type":"resource", "data":[61, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1348}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1351", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1351}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1355", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1355}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1339"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1359", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1359}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1340"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 3123, 0, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 3123, 0, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1408", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1408}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1452", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1452}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1408", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1408}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1421", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1421}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1339"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1429", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1429}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1340"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1442", "type":"resource", "data":[0, 4096, 0, 512, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1442}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1452", "type":"resource", "data":[1068, 2081, 0, 64, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1452}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1464", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1464", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1469", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1474", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1474}]]}]}]}, {"name":"inner_update_mm4.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 476, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 476, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1464", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1465", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1465}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1469", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 204, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1465", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1465}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1469", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 1049, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 1049, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[156, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1464", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1465", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1465}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1466", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1466}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 397, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:1466", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1466}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:1469", "type":"resource", "data":[519, 2701, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"left_update", "compute_units":1, "type":"function", "total_percent":[1.02617, 0.475448, 0.568951, 5.02517, 0.329861], "total_kernel_resources":[7313, 21236, 589, 19, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'col\' (hpl_torus_PCIE_replicated_intel.cl:625)", "type":"resource", "data":[16, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":625}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:599 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":599}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"2 (banked on bit 5)", "Bank width":"256 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 11 reads and 3 writes. "}, {"type":"text", "text":"Banked on bit 5 into 2 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:622 (current_lu_row)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":622}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:623 (current_col)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":623}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"left_update.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"left_update.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[39, 871, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[39, 871, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:686", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":686}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:687", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":687}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:688", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":688}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:686", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":686}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:687", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":687}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:688", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":688}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:691", "type":"resource", "data":[578, 2443, 17, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":691}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[94, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"left_update.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[22, 1829, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[22, 1829, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[186, 303, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:699", "type":"resource", "data":[84, 121, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":699}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:700", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":700}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:701", "type":"resource", "data":[68, 112, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":701}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:699", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":699}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:700", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":700}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:701", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":701}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:704", "type":"resource", "data":[521, 2424, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"left_update.B12", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:709", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":709}]]}]}]}, {"name":"left_update.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 1046, 3, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 1023, 3, 0, 4]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:608", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":608}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:603", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":603}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:604", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":604}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:605", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":605}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[86, 144, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:603", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":603}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:604", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":604}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:605", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":605}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:608", "type":"resource", "data":[685, 2168, 15, 1.5, 7], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":608}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[92, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 160, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 65, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:617", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":617}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:619", "type":"resource", "data":[0, 63, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":619}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:617", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":617}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:619", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":619}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"left_update.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[164, 2571, 2, 0, 3], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[164, 2571, 2, 0, 3]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:625", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":625}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[73, 115, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:625", "type":"resource", "data":[45, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":625}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:630", "type":"resource", "data":[104, 164, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":630}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:637", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":637}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"623"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:643", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":643}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:647", "type":"resource", "data":[592, 2098, 15, 0, 7], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":647}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:651", "type":"resource", "data":[163, 27, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":651}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[48, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"622"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[48, 1164, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 1164, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[133, 252, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:660", "type":"resource", "data":[65, 140, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":660}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:667", "type":"resource", "data":[68, 112, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":667}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:660", "type":"resource", "data":[158, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":660}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:667", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":667}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:671", "type":"resource", "data":[74, 137, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":671}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"623"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:677", "type":"resource", "data":[450, 715, 0, 16, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}, {"name":"Load", "type":"resource", "count":3, "data":[350, 667, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"599"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:617", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":617}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:617", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":617}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"lu", "compute_units":1, "type":"function", "total_percent":[1.87939, 1.10029, 0.866314, 5.08489, 0.763889], "total_kernel_resources":[15994, 32335, 596, 43.5, 227], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:77)", "type":"resource", "data":[32, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":77}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'lu_a_buffer_out\' (hpl_torus_PCIE_replicated_intel.cl:260)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":260}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'tj\' (hpl_torus_PCIE_replicated_intel.cl:286)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:221 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":221}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"2 (banked on bit 5)", "Bank width":"256 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 12 reads and 7 writes. "}, {"type":"text", "text":"Banked on bit 5 into 2 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:226 (top_buffer)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":226}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:227 (left_buffer)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":227}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"lu.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"lu.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:245", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":245}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:245", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":245}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 838, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 838, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[154, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:413", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":413}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:414", "type":"resource", "data":[66, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":414}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:415", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":415}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:413", "type":"resource", "data":[79, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":413}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:414", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":414}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:415", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":415}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:418", "type":"resource", "data":[578, 2443, 17, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":418}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[94, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"lu.B14", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[22, 1829, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[22, 1829, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[186, 303, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:425", "type":"resource", "data":[84, 121, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":425}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:426", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":426}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:427", "type":"resource", "data":[68, 112, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":427}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:425", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":425}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:426", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":426}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:427", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":427}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:430", "type":"resource", "data":[521, 2424, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"lu.B15", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[22, 595, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[22, 595, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[154, 272, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:436", "type":"resource", "data":[84, 122, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":436}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:437", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":437}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:438", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":438}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:436", "type":"resource", "data":[79, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":436}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:437", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":437}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:438", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":438}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:441", "type":"resource", "data":[491, 2397, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":441}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"lu.B16", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:446", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":446}]]}]}]}, {"name":"lu.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 1046, 3, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 1023, 3, 0, 4]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:236", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":236}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:231", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":231}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:232", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":232}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:233", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":233}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[86, 144, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:231", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":231}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:232", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":232}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:233", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":233}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:236", "type":"resource", "data":[685, 2168, 15, 1.5, 7], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":236}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[92, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"lu.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 160, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 65, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:245", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":245}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:247", "type":"resource", "data":[0, 63, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":247}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:245", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":245}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:247", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":247}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[527, 3032, 0, 0, 30], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[527, 2367, 0, 0, 30]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:248", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":248}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:256", "type":"resource", "data":[0, 149, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":256}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:260", "type":"resource", "data":[0, 96, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":260}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":58}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62", "type":"resource", "data":[0, 104, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":62}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":67}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84", "type":"resource", "data":[0, 208, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":84}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90", "type":"resource", "data":[0, 104, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":90}]]}]}, {"name":"Feedback", "type":"resource", "data":[466, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:260", "type":"resource", "data":[392, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":260}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77", "type":"resource", "data":[48, 41, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":77}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[288, 96, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[288, 96, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:248", "type":"resource", "data":[3.66667, 0.333333, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":248}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:256", "type":"resource", "data":[276, 530, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":256}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[276, 530, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:260", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":260}]], "children":[{"name":"32-bit Select", "type":"resource", "count":15, "data":[78, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58", "type":"resource", "data":[594, 257, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":58}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":12, "data":[336, 128, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62", "type":"resource", "data":[830.5, 842, 3, 2.5, 4], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":62}]], "children":[{"name":"32-bit Select", "type":"resource", "count":24, "data":[238.5, 128, 0, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":1, "data":[528, 682, 3, 2.5, 4]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67", "type":"resource", "data":[115, 2, 0, 1, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":67}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[37, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:68", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":68}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77", "type":"resource", "data":[62.6667, 2.33333, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":77}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":5, "data":[25.6667, 2.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:78", "type":"resource", "data":[118, 34, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[22, 2, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[96, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:81", "type":"resource", "data":[3.66667, 0.333333, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":81}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84", "type":"resource", "data":[605, 196, 0, 3, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 3, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":43, "data":[311, 64, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":3, "data":[0, 0, 0, 3, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90", "type":"resource", "data":[116.5, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":264}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":90}]], "children":[{"name":"32-bit Select", "type":"resource", "count":20, "data":[116.5, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 258, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:274", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":274}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:278", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":278}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:283", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":283}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:269", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":269}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:274", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":274}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:278", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":278}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:283", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":283}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2323, 0, 0, 43], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2321, 0, 0, 43]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":311}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":175}]]}]}, {"name":"Feedback", "type":"resource", "data":[60, 57, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:286", "type":"resource", "data":[60, 57, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":286}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:283", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":283}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:286", "type":"resource", "data":[48, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:291", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":291}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:306", "type":"resource", "data":[276, 530, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":306}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[276, 530, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:150", "type":"resource", "data":[464, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":311}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":150}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:167", "type":"resource", "data":[0, 0, 0, 12, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":311}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":167}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175", "type":"resource", "data":[150, 130, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":311}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":175}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[128, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:181", "type":"resource", "data":[312, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":311}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":181}]], "children":[{"name":"32-bit Select", "type":"resource", "count":12, "data":[312, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:320", "type":"resource", "data":[290, 24, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":320}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"227"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:326", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":326}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"lu.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[275, 3352, 0, 0, 85], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[275, 3352, 0, 0, 85]}]}, {"name":"Feedback", "type":"resource", "data":[159, 252, 1, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:341", "type":"resource", "data":[65, 139, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":341}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:345", "type":"resource", "data":[68, 112, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":345}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:395", "type":"resource", "data":[26, 1, 1, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":395}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:283", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":283}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:341", "type":"resource", "data":[162.5, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":341}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[4.5, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:345", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":345}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:348", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":348}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:352", "type":"resource", "data":[47, 3, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":352}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:368", "type":"resource", "data":[178, 137, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":368}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[104, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"227"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:376", "type":"resource", "data":[276, 530, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":376}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[276, 530, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:382", "type":"resource", "data":[74, 137, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":382}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"226"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:150", "type":"resource", "data":[592, 256, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":385}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":150}]], "children":[{"name":"32-bit Select", "type":"resource", "count":12, "data":[336, 128, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:156", "type":"resource", "data":[64, 32, 0, 4, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":385}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":156}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:167", "type":"resource", "data":[513, 512, 0, 16, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":385}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":167}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:174", "type":"resource", "data":[110, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":385}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":174}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[110, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:181", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":385}, {"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":181}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:395", "type":"resource", "data":[290, 24, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":395}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"226"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":4, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:402", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":402}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"221"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}, {"name":"top_update", "compute_units":1, "type":"function", "total_percent":[0.954476, 0.48011, 0.500204, 5.02517, 0.399306], "total_kernel_resources":[7360, 18670, 589, 23, 80], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'col\' (hpl_torus_PCIE_replicated_intel.cl:491)", "type":"resource", "data":[16, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":491}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'current_scale\' (hpl_torus_PCIE_replicated_intel.cl:489)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":489}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:463 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":463}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 4 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:487 (current_lu_col)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":487}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:488 (current_row)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":488}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"top_update.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"top_update.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 838, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 838, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[154, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:560", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":560}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:561", "type":"resource", "data":[66, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":561}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:562", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":562}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:560", "type":"resource", "data":[79, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":560}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:561", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":561}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:562", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":562}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:565", "type":"resource", "data":[578, 2443, 17, 1.5, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":565}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[94, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"top_update.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[22, 596, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[22, 596, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[154, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:572", "type":"resource", "data":[84, 121, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":572}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:573", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":573}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:574", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":574}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[110, 202, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:572", "type":"resource", "data":[79, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":572}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:573", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":573}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:574", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":574}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:577", "type":"resource", "data":[491, 2397, 17, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":577}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[355, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"top_update.B12", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:582", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":582}]]}]}]}, {"name":"top_update.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 1046, 3, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 1023, 3, 0, 4]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:473", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":473}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:468", "type":"resource", "data":[52, 89, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":468}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:469", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":469}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:470", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":470}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[86, 144, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:468", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":468}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:469", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":469}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:470", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":470}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:473", "type":"resource", "data":[685, 2168, 15, 1.5, 7], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":473}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[92, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 160, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 65, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:482", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":482}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:484", "type":"resource", "data":[0, 63, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":484}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:482", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":482}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:484", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":484}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"top_update.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[182, 1631, 2, 0, 9], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[182, 1631, 2, 0, 9]}]}, {"name":"Feedback", "type":"resource", "data":[62, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:489", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":489}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:491", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":491}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[75, 117, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:491", "type":"resource", "data":[44, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":491}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:499", "type":"resource", "data":[74, 137, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":499}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:503", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":503}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:507", "type":"resource", "data":[566, 2098, 15, 0, 7], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":507}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[62, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:509", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":509}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:510", "type":"resource", "data":[91, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":510}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:514", "type":"resource", "data":[189, 27, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":514}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[48, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[104, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"487"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:521", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":521}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:526", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":526}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"488"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:532", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":532}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 800, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[40, 800, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[101, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:538", "type":"resource", "data":[65, 139, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":538}]]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:541", "type":"resource", "data":[36, 80, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":541}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:538", "type":"resource", "data":[159, 2, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":538}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:541", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":541}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:545", "type":"resource", "data":[74, 137, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":545}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"487"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_PCIE_replicated_intel.cl:551", "type":"resource", "data":[406, 682, 0, 16, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":551}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[340, 658, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"463"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_PCIE_replicated_intel.cl:482", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":482}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_PCIE_replicated_intel.cl:482", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":482}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[474980,949960,2768,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[28084,38336,104,0,0],"details":[{"text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 20 global loads and 12 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:796)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:852)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:853)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:854)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:726 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:727 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:728 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"hpl_torus_PCIE_replicated_intel.cl:739","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"hpl_torus_PCIE_replicated_intel.cl:734","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"hpl_torus_PCIE_replicated_intel.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"hpl_torus_PCIE_replicated_intel.cl:736","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"hpl_torus_PCIE_replicated_intel.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"hpl_torus_PCIE_replicated_intel.cl:747","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"hpl_torus_PCIE_replicated_intel.cl:796","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":809}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":809}]],"name":"hpl_torus_PCIE_replicated_intel.cl:809","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":817}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":817}]],"name":"hpl_torus_PCIE_replicated_intel.cl:817","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":830}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":830}]],"name":"hpl_torus_PCIE_replicated_intel.cl:830","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"hpl_torus_PCIE_replicated_intel.cl:840","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"hpl_torus_PCIE_replicated_intel.cl:852","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"hpl_torus_PCIE_replicated_intel.cl:857","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"hpl_torus_PCIE_replicated_intel.cl:853","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"hpl_torus_PCIE_replicated_intel.cl:854","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":726}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm0","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:949)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1005)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1006)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1007)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:879 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:880 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:881 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"hpl_torus_PCIE_replicated_intel.cl:892","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"hpl_torus_PCIE_replicated_intel.cl:887","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"hpl_torus_PCIE_replicated_intel.cl:888","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"hpl_torus_PCIE_replicated_intel.cl:889","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"hpl_torus_PCIE_replicated_intel.cl:896","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"hpl_torus_PCIE_replicated_intel.cl:900","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"hpl_torus_PCIE_replicated_intel.cl:949","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":962}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":962}]],"name":"hpl_torus_PCIE_replicated_intel.cl:962","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":970}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":970}]],"name":"hpl_torus_PCIE_replicated_intel.cl:970","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":983}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":983}]],"name":"hpl_torus_PCIE_replicated_intel.cl:983","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"hpl_torus_PCIE_replicated_intel.cl:993","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1005","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1010","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1006","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1007","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":879}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm1","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1102)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1158)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1159)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1160)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1032 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1033 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1034 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1045","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1040","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1041","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1042","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1049","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1053","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1115}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1115}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1123}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1123}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1123","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1136}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1136}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1136","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1158","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1159","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1160","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1032}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm2","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1255)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1311)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1312)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1313)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1185 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1186 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1187 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1198","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1194","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1195","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1255","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1268}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1268}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1268","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1276}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1276}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1276","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1289}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1289}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1289","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1299","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1311","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1313","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1185}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm3","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_PCIE_replicated_intel.cl:1408)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_PCIE_replicated_intel.cl:1464)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ii\' (hpl_torus_PCIE_replicated_intel.cl:1465)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:1466)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1338 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1339 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1340 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1351","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1346","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1347","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1348","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1355","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1359","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1408","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1421}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1421}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1421","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1429}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1429}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1429","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1442}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1442}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1442","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1452","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1464","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1465","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1466","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1338}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm4","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1029,1744,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,80,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 8 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'col\' (hpl_torus_PCIE_replicated_intel.cl:625)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 11 reads and 3 writes. ","type":"text"},{"text":"Banked on bit 5 into 2 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":"2 (banked on bit 5)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:599 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:622 (current_lu_row)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:623 (current_col)","type":"resource"},{"children":[{"count":8,"data":[384,7588,5,0,19],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[448,7588,5,0,19],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"hpl_torus_PCIE_replicated_intel.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"hpl_torus_PCIE_replicated_intel.cl:687","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"hpl_torus_PCIE_replicated_intel.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"hpl_torus_PCIE_replicated_intel.cl:691","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"hpl_torus_PCIE_replicated_intel.cl:699","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"hpl_torus_PCIE_replicated_intel.cl:700","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"hpl_torus_PCIE_replicated_intel.cl:701","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"Store","type":"resource"}],"data":[521,2424,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"hpl_torus_PCIE_replicated_intel.cl:704","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"hpl_torus_PCIE_replicated_intel.cl:608","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"hpl_torus_PCIE_replicated_intel.cl:603","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"hpl_torus_PCIE_replicated_intel.cl:604","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"hpl_torus_PCIE_replicated_intel.cl:605","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"hpl_torus_PCIE_replicated_intel.cl:617","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"hpl_torus_PCIE_replicated_intel.cl:619","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[45,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"hpl_torus_PCIE_replicated_intel.cl:625","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":630}]],"name":"Load","type":"resource"}],"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":630}]],"name":"hpl_torus_PCIE_replicated_intel.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":637}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":637}]],"name":"hpl_torus_PCIE_replicated_intel.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"hpl_torus_PCIE_replicated_intel.cl:643","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"Load","type":"resource"}],"data":[592,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"hpl_torus_PCIE_replicated_intel.cl:647","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[48,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"Store","type":"resource"}],"data":[163,27,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"hpl_torus_PCIE_replicated_intel.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Select","type":"resource"}],"data":[158,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"hpl_torus_PCIE_replicated_intel.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"hpl_torus_PCIE_replicated_intel.cl:667","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":671}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":671}]],"name":"hpl_torus_PCIE_replicated_intel.cl:671","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":3,"data":[350,667,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Load","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Store","type":"resource"}],"data":[450,715,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"hpl_torus_PCIE_replicated_intel.cl:677","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7313,21236,589,19,78],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":599}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"left_update","total_kernel_resources":[7313,21236,589,19,78],"total_percent":[1.02617,0.475448,0.568951,5.02517,0.329861],"type":"function"},{"children":[{"data":[1807,2253,4,0,42],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[32,70,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 3 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_PCIE_replicated_intel.cl:77)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'lu_a_buffer_out\' (hpl_torus_PCIE_replicated_intel.cl:260)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'tj\' (hpl_torus_PCIE_replicated_intel.cl:286)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 12 reads and 7 writes. ","type":"text"},{"text":"Banked on bit 5 into 2 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":"2 (banked on bit 5)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:221 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:226 (top_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:227 (left_buffer)","type":"resource"},{"children":[{"count":11,"data":[1117,12456,3,0,168],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[288,96,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[1470,12552,3,0,168],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Select","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"hpl_torus_PCIE_replicated_intel.cl:245","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"hpl_torus_PCIE_replicated_intel.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"hpl_torus_PCIE_replicated_intel.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"hpl_torus_PCIE_replicated_intel.cl:415","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"hpl_torus_PCIE_replicated_intel.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"hpl_torus_PCIE_replicated_intel.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"hpl_torus_PCIE_replicated_intel.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"hpl_torus_PCIE_replicated_intel.cl:427","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"Store","type":"resource"}],"data":[521,2424,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"hpl_torus_PCIE_replicated_intel.cl:430","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"hpl_torus_PCIE_replicated_intel.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"hpl_torus_PCIE_replicated_intel.cl:437","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"hpl_torus_PCIE_replicated_intel.cl:438","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"Store","type":"resource"}],"data":[491,2397,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"hpl_torus_PCIE_replicated_intel.cl:441","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"hpl_torus_PCIE_replicated_intel.cl:236","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"hpl_torus_PCIE_replicated_intel.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"hpl_torus_PCIE_replicated_intel.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"hpl_torus_PCIE_replicated_intel.cl:233","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"hpl_torus_PCIE_replicated_intel.cl:247","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"State","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.66667,2.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"hpl_torus_PCIE_replicated_intel.cl:248","type":"resource"},{"children":[{"count":1,"data":[0,149,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"State","type":"resource"},{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"Load","type":"resource"}],"data":[276,679,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"hpl_torus_PCIE_replicated_intel.cl:256","type":"resource"},{"children":[{"count":1,"data":[0,96,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"State","type":"resource"},{"count":15,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"32-bit Select","type":"resource"}],"data":[78,96,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"hpl_torus_PCIE_replicated_intel.cl:260","type":"resource"},{"children":[{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":12,"data":[336,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[594,258,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":58}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,104,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":24,"data":[238.5,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[528,682,3,2.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Floating-point Divide","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[830.5,946,3,2.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":62}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":3,"data":[37,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[115,3,0,1,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":67}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,208,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":3,"data":[3,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":43,"data":[311,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[605,404,0,3,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":84}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,104,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":20,"data":[116.5,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"}],"data":[116.5,136,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":90}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":68}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:68","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[25.6667,2.33333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[62.6667,2.33333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":77}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[22,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[96,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[118,34,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":78}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:78","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":81}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:81","replace_name":true,"type":"resource"}],"data":[2445.33337,1783.666663,3,8.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264","type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"State","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"llvm.fpga.case","type":"resource"}],"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"hpl_torus_PCIE_replicated_intel.cl:274","type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"State","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"llvm.fpga.case","type":"resource"}],"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"hpl_torus_PCIE_replicated_intel.cl:278","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"1-bit Or","type":"resource"}],"data":[40.5,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"hpl_torus_PCIE_replicated_intel.cl:283","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":269}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":269}]],"name":"hpl_torus_PCIE_replicated_intel.cl:269","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"State","type":"resource"},{"count":2,"data":[22,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[150,132,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":175}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"llvm.fpga.case","type":"resource"}],"data":[464,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":150}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:150","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":167}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:167","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[312,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[312,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":181}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:181","replace_name":true,"type":"resource"}],"data":[926,132,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[48,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"hpl_torus_PCIE_replicated_intel.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":291}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":291}]],"name":"hpl_torus_PCIE_replicated_intel.cl:291","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":306}]],"name":"Load","type":"resource"}],"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":306}]],"name":"hpl_torus_PCIE_replicated_intel.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"Store","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"llvm.fpga.case","type":"resource"}],"data":[290,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"hpl_torus_PCIE_replicated_intel.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":326}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":326}]],"name":"hpl_torus_PCIE_replicated_intel.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[4.5,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Select","type":"resource"}],"data":[162.5,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"hpl_torus_PCIE_replicated_intel.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"hpl_torus_PCIE_replicated_intel.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":348}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":348}]],"name":"hpl_torus_PCIE_replicated_intel.cl:348","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[46,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[47,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"hpl_torus_PCIE_replicated_intel.cl:352","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"Load","type":"resource"}],"data":[178,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"hpl_torus_PCIE_replicated_intel.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":376}]],"name":"Load","type":"resource"}],"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":376}]],"name":"hpl_torus_PCIE_replicated_intel.cl:376","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":382}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":382}]],"name":"hpl_torus_PCIE_replicated_intel.cl:382","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":12,"data":[336,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"llvm.fpga.case","type":"resource"}],"data":[592,256,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":150}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:150","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"llvm.fpga.case","type":"resource"}],"data":[64,32,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":156}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:156","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[513,512,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":167}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:167","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[110,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"}],"data":[110,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":174}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:174","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":181}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:181","replace_name":true,"type":"resource"}],"data":[1487,832,0,20,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"Store","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"llvm.fpga.case","type":"resource"}],"data":[290,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"hpl_torus_PCIE_replicated_intel.cl:395","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":402}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":402}]],"name":"hpl_torus_PCIE_replicated_intel.cl:402","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15994.00004,32334.999996,596,43.5,227],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":77}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"lu","total_kernel_resources":[15994,32335,596,43.5,227],"total_percent":[1.87939,1.10029,0.866314,5.08489,0.763889],"type":"function"},{"children":[{"data":[1025,1713,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,80,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 8 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'col\' (hpl_torus_PCIE_replicated_intel.cl:491)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'current_scale\' (hpl_torus_PCIE_replicated_intel.cl:489)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 4 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:463 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:487 (current_lu_col)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:488 (current_row)","type":"resource"},{"children":[{"count":8,"data":[393,5018,5,0,21],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[457,5018,5,0,21],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"hpl_torus_PCIE_replicated_intel.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"hpl_torus_PCIE_replicated_intel.cl:561","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"hpl_torus_PCIE_replicated_intel.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"hpl_torus_PCIE_replicated_intel.cl:565","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"hpl_torus_PCIE_replicated_intel.cl:572","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"hpl_torus_PCIE_replicated_intel.cl:573","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"hpl_torus_PCIE_replicated_intel.cl:574","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"Store","type":"resource"}],"data":[491,2397,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"hpl_torus_PCIE_replicated_intel.cl:577","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"hpl_torus_PCIE_replicated_intel.cl:473","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"hpl_torus_PCIE_replicated_intel.cl:468","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"hpl_torus_PCIE_replicated_intel.cl:469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"hpl_torus_PCIE_replicated_intel.cl:470","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"hpl_torus_PCIE_replicated_intel.cl:482","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"hpl_torus_PCIE_replicated_intel.cl:484","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[44,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"hpl_torus_PCIE_replicated_intel.cl:491","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":499}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":499}]],"name":"hpl_torus_PCIE_replicated_intel.cl:499","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"hpl_torus_PCIE_replicated_intel.cl:503","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"Load","type":"resource"}],"data":[566,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"hpl_torus_PCIE_replicated_intel.cl:507","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":509}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":509}]],"name":"hpl_torus_PCIE_replicated_intel.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"llvm.fpga.case","type":"resource"}],"data":[91,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"hpl_torus_PCIE_replicated_intel.cl:510","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[48,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[104,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"Store","type":"resource"}],"data":[189,27,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"hpl_torus_PCIE_replicated_intel.cl:514","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":521}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":521}]],"name":"hpl_torus_PCIE_replicated_intel.cl:521","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":526}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":526}]],"name":"hpl_torus_PCIE_replicated_intel.cl:526","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":532}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":532}]],"name":"hpl_torus_PCIE_replicated_intel.cl:532","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Select","type":"resource"}],"data":[159,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"hpl_torus_PCIE_replicated_intel.cl:538","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"hpl_torus_PCIE_replicated_intel.cl:541","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":545}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":545}]],"name":"hpl_torus_PCIE_replicated_intel.cl:545","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[340,658,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Store","type":"resource"}],"data":[406,682,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"hpl_torus_PCIE_replicated_intel.cl:551","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7360,18670,589,23,80],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":463}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"top_update","total_kernel_resources":[7360,18670,589,23,80],"total_percent":[0.954476,0.48011,0.500204,5.02517,0.399306],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[106723.00004,271697.999996,8375,2980.5,1010],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[581703,1221658,11143,4028,1010],"total_percent":[63.1598,32.2522,32.7305,95.0687,69.9306],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"lu", "children":[{"type":"bb", "id":3, "name":"lu.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":4, "name":"lu.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"lu.B2", "children":[{"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":236}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":236}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"211", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":231}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":48, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"216", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"216", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":6, "name":"lu.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":7, "name":"lu.B4", "details":[{"type":"table", "Latency":"8", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"13"}]}, {"type":"bb", "id":8, "name":"lu.B5", "children":[{"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":256}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":256}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":77}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"60", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"60", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":9, "name":"lu.B6", "children":[{"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":269}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":269}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":52, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":10, "name":"lu.B7", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":11, "name":"lu.B8", "children":[{"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":306}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":306}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":320}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":326}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":326}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":286}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"54"}]}, {"type":"inst", "id":54, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":12, "name":"lu.B9", "children":[{"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":368}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"13", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":376}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":376}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":382}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":395}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":402}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":402}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":55, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":341}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"56"}]}, {"type":"inst", "id":56, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"38", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"38", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":13, "name":"lu.B10", "details":[{"type":"table", "Latency":"6", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":14, "name":"lu.B11", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":15, "name":"lu.B12", "children":[{"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":418}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":418}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":57, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":413}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"58"}]}, {"type":"inst", "id":58, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":16, "name":"lu.B13", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":17, "name":"lu.B14", "children":[{"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":430}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":425}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"60"}]}, {"type":"inst", "id":60, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":18, "name":"lu.B15", "children":[{"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":441}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":441}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":436}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"62"}]}, {"type":"inst", "id":62, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":19, "name":"lu.B16", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":63, "name":"Local Memory", "children":[{"type":"memsys", "id":64, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":221}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"2", "Bank width":"256 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":75, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":227}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":79, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":226}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":84, "name":"top_update", "children":[{"type":"bb", "id":85, "name":"top_update.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":86, "name":"top_update.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":87, "name":"top_update.B2", "children":[{"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":473}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":473}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"211", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":468}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"114"}]}, {"type":"inst", "id":114, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"216", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"216", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":88, "name":"top_update.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":89, "name":"top_update.B4", "details":[{"type":"table", "Latency":"8", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"93"}]}, {"type":"bb", "id":90, "name":"top_update.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":91, "name":"top_update.B6", "children":[{"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":507}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":499}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"207", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":514}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_lu_col", "Start Cycle":"204", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":526}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_row", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":532}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":491}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"116"}]}, {"type":"inst", "id":116, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"222", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"222", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":92, "name":"top_update.B7", "children":[{"type":"inst", "id":105, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":545}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_lu_col", "Start Cycle":"11", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":551}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_row", "Start Cycle":"11", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":551}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":551}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":538}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"118"}]}, {"type":"inst", "id":118, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"25", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"25", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":93, "name":"top_update.B8", "details":[{"type":"table", "Latency":"6", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":94, "name":"top_update.B9", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":95, "name":"top_update.B10", "children":[{"type":"inst", "id":109, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":565}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":565}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"120"}]}, {"type":"inst", "id":120, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":96, "name":"top_update.B11", "children":[{"type":"inst", "id":111, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":577}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":577}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":572}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"122"}]}, {"type":"inst", "id":122, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":97, "name":"top_update.B12", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":123, "name":"Local Memory", "children":[{"type":"memsys", "id":124, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":463}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":130, "name":"current_lu_col", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":487}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":134, "name":"current_row", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":488}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":138, "name":"left_update", "children":[{"type":"bb", "id":139, "name":"left_update.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":140, "name":"left_update.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":141, "name":"left_update.B2", "children":[{"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":608}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":608}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"211", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":174, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":603}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"175"}]}, {"type":"inst", "id":175, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"216", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"216", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":142, "name":"left_update.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":143, "name":"left_update.B4", "details":[{"type":"table", "Latency":"8", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"147"}]}, {"type":"bb", "id":144, "name":"left_update.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":145, "name":"left_update.B6", "children":[{"type":"inst", "id":154, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":647}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":155, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":630}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"206", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":630}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"207", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":157, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":630}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"207", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":158, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":630}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"207", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":159, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":637}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_col", "Start Cycle":"214", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":160, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":651}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_lu_row", "Start Cycle":"204", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":176, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":625}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"177"}]}, {"type":"inst", "id":177, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"219", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"219", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":146, "name":"left_update.B7", "children":[{"type":"inst", "id":161, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_lu_row", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":162, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":671}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_col", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":163, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":164, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":165, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":166, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":677}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":178, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":660}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"179"}]}, {"type":"inst", "id":179, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":147, "name":"left_update.B8", "details":[{"type":"table", "Latency":"6", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":148, "name":"left_update.B9", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":149, "name":"left_update.B10", "children":[{"type":"inst", "id":167, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":691}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":168, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":691}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":180, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":686}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"181"}]}, {"type":"inst", "id":181, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":150, "name":"left_update.B11", "children":[{"type":"inst", "id":169, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":170, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":171, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":172, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"11", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":173, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":704}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":182, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":699}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"183"}]}, {"type":"inst", "id":183, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":151, "name":"left_update.B12", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":184, "name":"Local Memory", "children":[{"type":"memsys", "id":185, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":599}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"2", "Bank width":"256 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":196, "name":"current_lu_row", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":622}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":200, "name":"current_col", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":623}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":204, "name":"inner_update_mm0", "children":[{"type":"bb", "id":205, "name":"inner_update_mm0.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":206, "name":"inner_update_mm0.B1", "children":[{"type":"inst", "id":216, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":739}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":217, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":743}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":218, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":747}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":219, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":739}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":220, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":743}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":221, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":747}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":228, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":734}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"229"}]}, {"type":"inst", "id":229, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"236", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"236", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":207, "name":"inner_update_mm0.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":208, "name":"inner_update_mm0.B3", "children":[{"type":"inst", "id":222, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":809}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":223, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":817}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":224, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":840}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"24", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":225, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":840}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":230, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":796}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"231"}]}, {"type":"inst", "id":231, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":209, "name":"inner_update_mm0.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":210, "name":"inner_update_mm0.B5", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"213"}]}, {"type":"bb", "id":211, "name":"inner_update_mm0.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":212, "name":"inner_update_mm0.B7", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"215"}]}, {"type":"bb", "id":213, "name":"inner_update_mm0.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":214, "name":"inner_update_mm0.B9", "children":[{"type":"inst", "id":226, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":227, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":857}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":232, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":854}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"233"}]}, {"type":"inst", "id":233, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":215, "name":"inner_update_mm0.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":234, "name":"Local Memory", "children":[{"type":"memsys", "id":235, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":726}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":241, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":727}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":245, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":728}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":249, "name":"inner_update_mm1", "children":[{"type":"bb", "id":250, "name":"inner_update_mm1.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":251, "name":"inner_update_mm1.B1", "children":[{"type":"inst", "id":261, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":892}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":262, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":896}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":263, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":900}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":264, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":892}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":265, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":896}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":266, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":900}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":273, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":887}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"274"}]}, {"type":"inst", "id":274, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"236", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"236", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":252, "name":"inner_update_mm1.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":253, "name":"inner_update_mm1.B3", "children":[{"type":"inst", "id":267, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":962}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":268, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":970}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":269, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":993}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"24", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":270, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":993}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":275, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":949}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"276"}]}, {"type":"inst", "id":276, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":254, "name":"inner_update_mm1.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":255, "name":"inner_update_mm1.B5", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"258"}]}, {"type":"bb", "id":256, "name":"inner_update_mm1.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":257, "name":"inner_update_mm1.B7", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"260"}]}, {"type":"bb", "id":258, "name":"inner_update_mm1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":259, "name":"inner_update_mm1.B9", "children":[{"type":"inst", "id":271, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":272, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1010}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":277, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1007}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"278"}]}, {"type":"inst", "id":278, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":260, "name":"inner_update_mm1.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":279, "name":"Local Memory", "children":[{"type":"memsys", "id":280, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":879}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":286, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":880}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":290, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":881}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":294, "name":"inner_update_mm2", "children":[{"type":"bb", "id":295, "name":"inner_update_mm2.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":296, "name":"inner_update_mm2.B1", "children":[{"type":"inst", "id":306, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1045}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":307, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1049}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":308, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1053}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":309, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1045}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":310, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1049}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":311, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1053}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":318, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1040}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"319"}]}, {"type":"inst", "id":319, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"236", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"236", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":297, "name":"inner_update_mm2.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":298, "name":"inner_update_mm2.B3", "children":[{"type":"inst", "id":312, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1115}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":313, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1123}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":314, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1146}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"24", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":315, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1146}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":320, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1102}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"321"}]}, {"type":"inst", "id":321, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":299, "name":"inner_update_mm2.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":300, "name":"inner_update_mm2.B5", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"303"}]}, {"type":"bb", "id":301, "name":"inner_update_mm2.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":302, "name":"inner_update_mm2.B7", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"305"}]}, {"type":"bb", "id":303, "name":"inner_update_mm2.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":304, "name":"inner_update_mm2.B9", "children":[{"type":"inst", "id":316, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":317, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1163}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":322, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1160}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"323"}]}, {"type":"inst", "id":323, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":305, "name":"inner_update_mm2.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":324, "name":"Local Memory", "children":[{"type":"memsys", "id":325, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1032}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":331, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1033}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":335, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1034}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":339, "name":"inner_update_mm3", "children":[{"type":"bb", "id":340, "name":"inner_update_mm3.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":341, "name":"inner_update_mm3.B1", "children":[{"type":"inst", "id":351, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1198}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":352, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1202}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":353, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1206}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":354, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1198}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":355, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1202}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":356, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1206}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":363, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1193}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"364"}]}, {"type":"inst", "id":364, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"236", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"236", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":342, "name":"inner_update_mm3.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":343, "name":"inner_update_mm3.B3", "children":[{"type":"inst", "id":357, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1268}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":358, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1276}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":359, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1299}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"24", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":360, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1299}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":365, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1255}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"366"}]}, {"type":"inst", "id":366, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":344, "name":"inner_update_mm3.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":345, "name":"inner_update_mm3.B5", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"348"}]}, {"type":"bb", "id":346, "name":"inner_update_mm3.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":347, "name":"inner_update_mm3.B7", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"350"}]}, {"type":"bb", "id":348, "name":"inner_update_mm3.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":349, "name":"inner_update_mm3.B9", "children":[{"type":"inst", "id":361, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":362, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1316}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":367, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1313}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"368"}]}, {"type":"inst", "id":368, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":350, "name":"inner_update_mm3.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":369, "name":"Local Memory", "children":[{"type":"memsys", "id":370, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1185}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":376, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1186}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":380, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1187}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":384, "name":"inner_update_mm4", "children":[{"type":"bb", "id":385, "name":"inner_update_mm4.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":386, "name":"inner_update_mm4.B1", "children":[{"type":"inst", "id":396, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1351}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":397, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1355}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":398, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1359}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":399, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1351}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":400, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1355}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":401, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1359}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"231", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":408, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1346}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"409"}]}, {"type":"inst", "id":409, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"236", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"236", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":387, "name":"inner_update_mm4.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":388, "name":"inner_update_mm4.B3", "children":[{"type":"inst", "id":402, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1421}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":403, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1429}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":404, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1452}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"24", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":405, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1452}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":410, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1408}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"411"}]}, {"type":"inst", "id":411, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":389, "name":"inner_update_mm4.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":390, "name":"inner_update_mm4.B5", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"393"}]}, {"type":"bb", "id":391, "name":"inner_update_mm4.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":392, "name":"inner_update_mm4.B7", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"395"}]}, {"type":"bb", "id":393, "name":"inner_update_mm4.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":394, "name":"inner_update_mm4.B9", "children":[{"type":"inst", "id":406, "name":"Load", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"10", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":407, "name":"Store", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1469}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":412, "name":"Loop Input", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1466}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"413"}]}, {"type":"inst", "id":413, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":395, "name":"inner_update_mm4.B10", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":414, "name":"Local Memory", "children":[{"type":"memsys", "id":415, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1338}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":421, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1339}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":425, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1340}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":83, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":64, "to":22}, {"from":64, "to":26}, {"from":64, "to":32}, {"from":64, "to":38}, {"from":64, "to":41}, {"from":64, "to":45}, {"from":64, "to":23}, {"from":64, "to":27}, {"from":64, "to":33}, {"from":64, "to":43}, {"from":21, "to":64}, {"from":36, "to":64}, {"from":24, "to":64}, {"from":29, "to":64}, {"from":64, "to":40}, {"from":37, "to":64}, {"from":25, "to":64}, {"from":30, "to":64}, {"from":64, "to":42}, {"from":75, "to":31}, {"from":28, "to":75}, {"from":79, "to":34}, {"from":35, "to":79}, {"from":48, "to":4}, {"from":48, "to":47}, {"from":3, "to":47}, {"from":20, "to":48}, {"from":21, "to":48}, {"from":13, "to":6}, {"from":13, "to":7}, {"from":4, "to":7}, {"from":50, "to":49}, {"from":7, "to":49}, {"from":22, "to":50}, {"from":23, "to":50}, {"from":50, "to":51}, {"from":24, "to":52}, {"from":25, "to":52}, {"from":54, "to":10}, {"from":54, "to":53}, {"from":52, "to":53}, {"from":28, "to":54}, {"from":29, "to":54}, {"from":30, "to":54}, {"from":56, "to":55}, {"from":10, "to":55}, {"from":35, "to":56}, {"from":36, "to":56}, {"from":37, "to":56}, {"from":56, "to":13}, {"from":58, "to":14}, {"from":58, "to":57}, {"from":6, "to":57}, {"from":38, "to":58}, {"from":39, "to":58}, {"from":60, "to":16}, {"from":60, "to":59}, {"from":14, "to":59}, {"from":40, "to":60}, {"from":41, "to":60}, {"from":42, "to":60}, {"from":43, "to":60}, {"from":44, "to":60}, {"from":62, "to":61}, {"from":16, "to":61}, {"from":45, "to":62}, {"from":46, "to":62}, {"from":62, "to":19}, {"from":47, "to":20}, {"from":20, "to":21}, {"from":49, "to":22}, {"from":49, "to":23}, {"from":51, "to":24}, {"from":51, "to":25}, {"from":53, "to":26}, {"from":53, "to":27}, {"from":26, "to":28}, {"from":27, "to":28}, {"from":26, "to":29}, {"from":27, "to":30}, {"from":55, "to":31}, {"from":55, "to":32}, {"from":55, "to":33}, {"from":55, "to":34}, {"from":31, "to":35}, {"from":32, "to":35}, {"from":34, "to":35}, {"from":33, "to":35}, {"from":31, "to":36}, {"from":32, "to":36}, {"from":34, "to":36}, {"from":33, "to":36}, {"from":31, "to":37}, {"from":33, "to":37}, {"from":34, "to":37}, {"from":32, "to":37}, {"from":57, "to":38}, {"from":38, "to":39}, {"from":59, "to":40}, {"from":59, "to":41}, {"from":59, "to":42}, {"from":59, "to":43}, {"from":40, "to":44}, {"from":41, "to":44}, {"from":42, "to":44}, {"from":43, "to":44}, {"from":61, "to":45}, {"from":45, "to":46}, {"from":44, "to":83}, {"from":46, "to":83}, {"from":39, "to":83}, {"from":83, "to":20}, {"from":124, "to":101}, {"from":124, "to":107}, {"from":124, "to":109}, {"from":124, "to":111}, {"from":99, "to":124}, {"from":104, "to":124}, {"from":108, "to":124}, {"from":130, "to":105}, {"from":102, "to":130}, {"from":134, "to":106}, {"from":103, "to":134}, {"from":114, "to":86}, {"from":114, "to":113}, {"from":85, "to":113}, {"from":98, "to":114}, {"from":99, "to":114}, {"from":93, "to":88}, {"from":93, "to":89}, {"from":86, "to":89}, {"from":116, "to":90}, {"from":116, "to":115}, {"from":89, "to":115}, {"from":100, "to":116}, {"from":102, "to":116}, {"from":103, "to":116}, {"from":104, "to":116}, {"from":118, "to":117}, {"from":90, "to":117}, {"from":108, "to":118}, {"from":118, "to":93}, {"from":120, "to":94}, {"from":120, "to":119}, {"from":88, "to":119}, {"from":109, "to":120}, {"from":110, "to":120}, {"from":122, "to":121}, {"from":94, "to":121}, {"from":111, "to":122}, {"from":112, "to":122}, {"from":122, "to":97}, {"from":113, "to":98}, {"from":98, "to":99}, {"from":115, "to":100}, {"from":100, "to":101}, {"from":100, "to":102}, {"from":101, "to":103}, {"from":101, "to":104}, {"from":117, "to":105}, {"from":117, "to":106}, {"from":117, "to":107}, {"from":105, "to":108}, {"from":106, "to":108}, {"from":107, "to":108}, {"from":119, "to":109}, {"from":109, "to":110}, {"from":121, "to":111}, {"from":111, "to":112}, {"from":110, "to":83}, {"from":112, "to":83}, {"from":83, "to":98}, {"from":83, "to":100}, {"from":153, "to":185}, {"from":185, "to":155}, {"from":164, "to":185}, {"from":185, "to":169}, {"from":185, "to":156}, {"from":185, "to":163}, {"from":185, "to":167}, {"from":185, "to":170}, {"from":185, "to":157}, {"from":166, "to":185}, {"from":185, "to":171}, {"from":185, "to":158}, {"from":185, "to":165}, {"from":185, "to":172}, {"from":196, "to":161}, {"from":160, "to":196}, {"from":200, "to":162}, {"from":159, "to":200}, {"from":175, "to":140}, {"from":175, "to":174}, {"from":139, "to":174}, {"from":152, "to":175}, {"from":153, "to":175}, {"from":147, "to":142}, {"from":147, "to":143}, {"from":140, "to":143}, {"from":177, "to":144}, {"from":177, "to":176}, {"from":143, "to":176}, {"from":154, "to":177}, {"from":159, "to":177}, {"from":160, "to":177}, {"from":179, "to":178}, {"from":144, "to":178}, {"from":164, "to":179}, {"from":166, "to":179}, {"from":179, "to":147}, {"from":181, "to":148}, {"from":181, "to":180}, {"from":142, "to":180}, {"from":167, "to":181}, {"from":168, "to":181}, {"from":183, "to":182}, {"from":148, "to":182}, {"from":169, "to":183}, {"from":170, "to":183}, {"from":171, "to":183}, {"from":172, "to":183}, {"from":173, "to":183}, {"from":183, "to":151}, {"from":174, "to":152}, {"from":152, "to":153}, {"from":176, "to":154}, {"from":154, "to":155}, {"from":154, "to":156}, {"from":154, "to":157}, {"from":154, "to":158}, {"from":155, "to":159}, {"from":156, "to":159}, {"from":157, "to":159}, {"from":158, "to":159}, {"from":154, "to":160}, {"from":178, "to":161}, {"from":178, "to":162}, {"from":178, "to":163}, {"from":161, "to":164}, {"from":162, "to":164}, {"from":163, "to":164}, {"from":178, "to":165}, {"from":161, "to":166}, {"from":162, "to":166}, {"from":165, "to":166}, {"from":180, "to":167}, {"from":167, "to":168}, {"from":182, "to":169}, {"from":182, "to":170}, {"from":182, "to":171}, {"from":182, "to":172}, {"from":169, "to":173}, {"from":170, "to":173}, {"from":171, "to":173}, {"from":172, "to":173}, {"from":168, "to":83}, {"from":173, "to":83}, {"from":83, "to":154}, {"from":83, "to":152}, {"from":235, "to":224}, {"from":235, "to":226}, {"from":219, "to":235}, {"from":225, "to":235}, {"from":241, "to":222}, {"from":220, "to":241}, {"from":245, "to":223}, {"from":221, "to":245}, {"from":229, "to":228}, {"from":205, "to":228}, {"from":216, "to":229}, {"from":217, "to":229}, {"from":218, "to":229}, {"from":219, "to":229}, {"from":220, "to":229}, {"from":221, "to":229}, {"from":229, "to":207}, {"from":231, "to":230}, {"from":207, "to":230}, {"from":225, "to":231}, {"from":231, "to":209}, {"from":213, "to":210}, {"from":209, "to":210}, {"from":213, "to":211}, {"from":215, "to":212}, {"from":210, "to":212}, {"from":215, "to":213}, {"from":233, "to":232}, {"from":212, "to":232}, {"from":226, "to":233}, {"from":227, "to":233}, {"from":233, "to":215}, {"from":228, "to":216}, {"from":228, "to":217}, {"from":228, "to":218}, {"from":216, "to":219}, {"from":217, "to":219}, {"from":218, "to":219}, {"from":216, "to":220}, {"from":217, "to":220}, {"from":218, "to":220}, {"from":216, "to":221}, {"from":217, "to":221}, {"from":218, "to":221}, {"from":230, "to":222}, {"from":230, "to":223}, {"from":230, "to":224}, {"from":223, "to":225}, {"from":222, "to":225}, {"from":224, "to":225}, {"from":232, "to":226}, {"from":226, "to":227}, {"from":83, "to":218}, {"from":227, "to":83}, {"from":83, "to":217}, {"from":83, "to":216}, {"from":280, "to":269}, {"from":280, "to":271}, {"from":264, "to":280}, {"from":270, "to":280}, {"from":286, "to":267}, {"from":265, "to":286}, {"from":290, "to":268}, {"from":266, "to":290}, {"from":274, "to":273}, {"from":250, "to":273}, {"from":261, "to":274}, {"from":262, "to":274}, {"from":263, "to":274}, {"from":264, "to":274}, {"from":265, "to":274}, {"from":266, "to":274}, {"from":274, "to":252}, {"from":276, "to":275}, {"from":252, "to":275}, {"from":270, "to":276}, {"from":276, "to":254}, {"from":258, "to":255}, {"from":254, "to":255}, {"from":258, "to":256}, {"from":260, "to":257}, {"from":255, "to":257}, {"from":260, "to":258}, {"from":278, "to":277}, {"from":257, "to":277}, {"from":271, "to":278}, {"from":272, "to":278}, {"from":278, "to":260}, {"from":273, "to":261}, {"from":273, "to":262}, {"from":273, "to":263}, {"from":261, "to":264}, {"from":262, "to":264}, {"from":263, "to":264}, {"from":261, "to":265}, {"from":262, "to":265}, {"from":263, "to":265}, {"from":261, "to":266}, {"from":262, "to":266}, {"from":263, "to":266}, {"from":275, "to":267}, {"from":275, "to":268}, {"from":275, "to":269}, {"from":268, "to":270}, {"from":267, "to":270}, {"from":269, "to":270}, {"from":277, "to":271}, {"from":271, "to":272}, {"from":83, "to":263}, {"from":83, "to":262}, {"from":272, "to":83}, {"from":83, "to":261}, {"from":325, "to":314}, {"from":325, "to":316}, {"from":309, "to":325}, {"from":315, "to":325}, {"from":331, "to":312}, {"from":310, "to":331}, {"from":335, "to":313}, {"from":311, "to":335}, {"from":319, "to":318}, {"from":295, "to":318}, {"from":306, "to":319}, {"from":307, "to":319}, {"from":308, "to":319}, {"from":309, "to":319}, {"from":310, "to":319}, {"from":311, "to":319}, {"from":319, "to":297}, {"from":321, "to":320}, {"from":297, "to":320}, {"from":315, "to":321}, {"from":321, "to":299}, {"from":303, "to":300}, {"from":299, "to":300}, {"from":303, "to":301}, {"from":305, "to":302}, {"from":300, "to":302}, {"from":305, "to":303}, {"from":323, "to":322}, {"from":302, "to":322}, {"from":316, "to":323}, {"from":317, "to":323}, {"from":323, "to":305}, {"from":318, "to":306}, {"from":318, "to":307}, {"from":318, "to":308}, {"from":306, "to":309}, {"from":307, "to":309}, {"from":308, "to":309}, {"from":306, "to":310}, {"from":307, "to":310}, {"from":308, "to":310}, {"from":306, "to":311}, {"from":307, "to":311}, {"from":308, "to":311}, {"from":320, "to":312}, {"from":320, "to":313}, {"from":320, "to":314}, {"from":313, "to":315}, {"from":312, "to":315}, {"from":314, "to":315}, {"from":322, "to":316}, {"from":316, "to":317}, {"from":317, "to":83}, {"from":83, "to":306}, {"from":83, "to":307}, {"from":83, "to":308}, {"from":370, "to":359}, {"from":370, "to":361}, {"from":354, "to":370}, {"from":360, "to":370}, {"from":376, "to":357}, {"from":355, "to":376}, {"from":380, "to":358}, {"from":356, "to":380}, {"from":364, "to":363}, {"from":340, "to":363}, {"from":351, "to":364}, {"from":352, "to":364}, {"from":353, "to":364}, {"from":354, "to":364}, {"from":355, "to":364}, {"from":356, "to":364}, {"from":364, "to":342}, {"from":366, "to":365}, {"from":342, "to":365}, {"from":360, "to":366}, {"from":366, "to":344}, {"from":348, "to":345}, {"from":344, "to":345}, {"from":348, "to":346}, {"from":350, "to":347}, {"from":345, "to":347}, {"from":350, "to":348}, {"from":368, "to":367}, {"from":347, "to":367}, {"from":361, "to":368}, {"from":362, "to":368}, {"from":368, "to":350}, {"from":363, "to":351}, {"from":363, "to":352}, {"from":363, "to":353}, {"from":351, "to":354}, {"from":352, "to":354}, {"from":353, "to":354}, {"from":351, "to":355}, {"from":352, "to":355}, {"from":353, "to":355}, {"from":351, "to":356}, {"from":352, "to":356}, {"from":353, "to":356}, {"from":365, "to":357}, {"from":365, "to":358}, {"from":365, "to":359}, {"from":358, "to":360}, {"from":357, "to":360}, {"from":359, "to":360}, {"from":367, "to":361}, {"from":361, "to":362}, {"from":83, "to":353}, {"from":83, "to":351}, {"from":362, "to":83}, {"from":83, "to":352}, {"from":415, "to":404}, {"from":415, "to":406}, {"from":399, "to":415}, {"from":405, "to":415}, {"from":421, "to":402}, {"from":400, "to":421}, {"from":425, "to":403}, {"from":401, "to":425}, {"from":409, "to":408}, {"from":385, "to":408}, {"from":396, "to":409}, {"from":397, "to":409}, {"from":398, "to":409}, {"from":399, "to":409}, {"from":400, "to":409}, {"from":401, "to":409}, {"from":409, "to":387}, {"from":411, "to":410}, {"from":387, "to":410}, {"from":405, "to":411}, {"from":411, "to":389}, {"from":393, "to":390}, {"from":389, "to":390}, {"from":393, "to":391}, {"from":395, "to":392}, {"from":390, "to":392}, {"from":395, "to":393}, {"from":413, "to":412}, {"from":392, "to":412}, {"from":406, "to":413}, {"from":407, "to":413}, {"from":413, "to":395}, {"from":408, "to":396}, {"from":408, "to":397}, {"from":408, "to":398}, {"from":396, "to":399}, {"from":397, "to":399}, {"from":398, "to":399}, {"from":396, "to":400}, {"from":397, "to":400}, {"from":398, "to":400}, {"from":396, "to":401}, {"from":397, "to":401}, {"from":398, "to":401}, {"from":410, "to":402}, {"from":410, "to":403}, {"from":410, "to":404}, {"from":403, "to":405}, {"from":402, "to":405}, {"from":404, "to":405}, {"from":412, "to":406}, {"from":406, "to":407}, {"from":83, "to":398}, {"from":83, "to":397}, {"from":407, "to":83}, {"from":83, "to":396}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: lu", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":214}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"lu.B2", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":231}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"236"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":232}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":233}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":235}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"lu.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":245}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":57}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":66}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":253}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":255}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":266}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":268}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":273}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":277}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"lu.B8", "data":["Yes", "1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":286}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":122}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":124}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":149}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":163}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":165}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":165}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":174}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":177}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":177}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":183}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":183}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":193}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":195}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":298}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":303}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":305}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":319}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":323}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":325}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"lu.B9", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":341}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"382"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"395"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":345}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":131}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":133}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":143}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":149}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":155}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":163}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":174}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":202}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":204}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":360}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":367}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":373}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":375}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":381}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":394}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":399}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":401}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"lu.B5", "data":["Yes", "1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":77}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":83}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":89}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"lu.B12", "data":["Yes", "~1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":413}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"418"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":414}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":415}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":417}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"lu.B14", "data":["Yes", "~1", "7"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":425}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"430"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":426}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":427}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":429}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"lu.B15", "data":["Yes", "~1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":436}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"441"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":437}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":438}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":440}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: top_update", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":454}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"top_update.B2", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":468}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"473"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":469}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":470}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":472}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"top_update.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":482}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"top_update.B6", "data":["Yes", "~1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":491}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"507"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":498}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":506}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":513}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":520}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":525}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":531}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"top_update.B7", "data":["Yes", "1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":538}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":541}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":544}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":548}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":550}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"top_update.B10", "data":["Yes", "~1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":560}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"565"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":561}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":562}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":564}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"top_update.B11", "data":["Yes", "~1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":572}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"577"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":573}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":574}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":576}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: left_update", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":590}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"left_update.B2", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":603}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"608"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":604}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":605}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":607}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"left_update.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":617}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"left_update.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":625}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"647"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":629}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":636}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":646}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":650}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"left_update.B7", "data":["Yes", "1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":660}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":667}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":670}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":674}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":676}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"left_update.B10", "data":["Yes", "~1", "6"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":686}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"691"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":687}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":688}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"left_update.B11", "data":["Yes", "~1", "7"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":699}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"704"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":700}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":701}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":703}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm0", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":718}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"inner_update_mm0.B1", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":734}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"739"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"743"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"747"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":735}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":736}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":738}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":742}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":746}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm0.B3", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":796}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"840"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"840"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":806}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":808}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":814}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":816}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":823}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":825}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":829}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":837}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":839}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm0.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":852}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm0.B7", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":853}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm0.B9", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":854}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"857"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":856}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm1", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":871}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"inner_update_mm1.B1", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":887}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"892"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"896"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"900"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":888}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":889}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":891}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":895}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":899}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm1.B3", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":949}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"993"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"993"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":959}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":961}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":967}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":969}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":976}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":978}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":982}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":990}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":992}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm1.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1005}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm1.B7", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1006}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm1.B9", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1007}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1010"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1009}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm2", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1024}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"inner_update_mm2.B1", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1040}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1045"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1049"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1053"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1041}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1042}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1044}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1048}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1052}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm2.B3", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1102}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1146"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1146"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1112}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1114}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1120}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1122}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1129}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1131}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1135}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1143}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1145}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm2.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1158}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm2.B7", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1159}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm2.B9", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1160}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1163"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1162}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm3", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1177}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"inner_update_mm3.B1", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1193}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1198"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1202"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1206"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1194}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1195}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1197}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1201}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1205}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm3.B3", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1255}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1299"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1299"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1265}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1267}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1273}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1275}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1282}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1284}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1288}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1296}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1298}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm3.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1311}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm3.B7", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1312}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm3.B9", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1313}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1316"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1315}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm4", "data":["", "", ""], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1330}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"inner_update_mm4.B1", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1346}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1351"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1355"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1359"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1347}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1348}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1350}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1354}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1358}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm4.B3", "data":["Yes", "1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1408}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1452"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1452"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1418}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1420}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1426}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1428}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1435}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1437}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1441}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1449}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1451}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm4.B5", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1464}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm4.B7", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1465}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"inner_update_mm4.B9", "data":["Yes", "~1", "5"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1466}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1469"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1468}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"lu.B0":{"name":"lu.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lu.B1":{"name":"lu.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lu.B2":{"name":"lu.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":216, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"231"}]}]}}, "lu.B3":{"name":"lu.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lu.B4":{"name":"lu.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"245"}]}]}}, "lu.B5":{"name":"lu.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":60, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"77"}]}]}}, "lu.B6":{"name":"lu.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "lu.B7":{"name":"lu.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "lu.B8":{"name":"lu.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":32, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"286"}]}]}}, "lu.B9":{"name":"lu.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":38, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"341"}]}]}}, "lu.B10":{"name":"lu.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "lu.B11":{"name":"lu.B11", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lu.B12":{"name":"lu.B12", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"413"}]}]}}, "lu.B13":{"name":"lu.B13", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lu.B14":{"name":"lu.B14", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"425"}]}]}}, "lu.B15":{"name":"lu.B15", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"436"}]}]}}, "lu.B16":{"name":"lu.B16", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "top_update.B0":{"name":"top_update.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "top_update.B1":{"name":"top_update.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "top_update.B2":{"name":"top_update.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":216, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"468"}]}]}}, "top_update.B3":{"name":"top_update.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "top_update.B4":{"name":"top_update.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"482"}]}]}}, "top_update.B5":{"name":"top_update.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "top_update.B6":{"name":"top_update.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":222, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"491"}]}]}}, "top_update.B7":{"name":"top_update.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":25, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"538"}]}]}}, "top_update.B8":{"name":"top_update.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "top_update.B9":{"name":"top_update.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "top_update.B10":{"name":"top_update.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"560"}]}]}}, "top_update.B11":{"name":"top_update.B11", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"572"}]}]}}, "top_update.B12":{"name":"top_update.B12", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "left_update.B0":{"name":"left_update.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "left_update.B1":{"name":"left_update.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "left_update.B2":{"name":"left_update.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":216, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"603"}]}]}}, "left_update.B3":{"name":"left_update.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "left_update.B4":{"name":"left_update.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"617"}]}]}}, "left_update.B5":{"name":"left_update.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "left_update.B6":{"name":"left_update.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":219, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"625"}]}]}}, "left_update.B7":{"name":"left_update.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"660"}]}]}}, "left_update.B8":{"name":"left_update.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "left_update.B9":{"name":"left_update.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "left_update.B10":{"name":"left_update.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"686"}]}]}}, "left_update.B11":{"name":"left_update.B11", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"699"}]}]}}, "left_update.B12":{"name":"left_update.B12", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm0.B0":{"name":"inner_update_mm0.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm0.B1":{"name":"inner_update_mm0.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":236, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"734"}]}]}}, "inner_update_mm0.B2":{"name":"inner_update_mm0.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm0.B3":{"name":"inner_update_mm0.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"796"}]}]}}, "inner_update_mm0.B4":{"name":"inner_update_mm0.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm0.B5":{"name":"inner_update_mm0.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"852"}]}]}}, "inner_update_mm0.B6":{"name":"inner_update_mm0.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm0.B7":{"name":"inner_update_mm0.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"853"}]}]}}, "inner_update_mm0.B8":{"name":"inner_update_mm0.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "inner_update_mm0.B9":{"name":"inner_update_mm0.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"854"}]}]}}, "inner_update_mm0.B10":{"name":"inner_update_mm0.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "inner_update_mm1.B0":{"name":"inner_update_mm1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm1.B1":{"name":"inner_update_mm1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":236, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"887"}]}]}}, "inner_update_mm1.B2":{"name":"inner_update_mm1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm1.B3":{"name":"inner_update_mm1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"949"}]}]}}, "inner_update_mm1.B4":{"name":"inner_update_mm1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm1.B5":{"name":"inner_update_mm1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1005"}]}]}}, "inner_update_mm1.B6":{"name":"inner_update_mm1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm1.B7":{"name":"inner_update_mm1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1006"}]}]}}, "inner_update_mm1.B8":{"name":"inner_update_mm1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "inner_update_mm1.B9":{"name":"inner_update_mm1.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1007"}]}]}}, "inner_update_mm1.B10":{"name":"inner_update_mm1.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "inner_update_mm2.B0":{"name":"inner_update_mm2.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm2.B1":{"name":"inner_update_mm2.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":236, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1040"}]}]}}, "inner_update_mm2.B2":{"name":"inner_update_mm2.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm2.B3":{"name":"inner_update_mm2.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1102"}]}]}}, "inner_update_mm2.B4":{"name":"inner_update_mm2.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm2.B5":{"name":"inner_update_mm2.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1158"}]}]}}, "inner_update_mm2.B6":{"name":"inner_update_mm2.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm2.B7":{"name":"inner_update_mm2.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1159"}]}]}}, "inner_update_mm2.B8":{"name":"inner_update_mm2.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "inner_update_mm2.B9":{"name":"inner_update_mm2.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1160"}]}]}}, "inner_update_mm2.B10":{"name":"inner_update_mm2.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "inner_update_mm3.B0":{"name":"inner_update_mm3.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm3.B1":{"name":"inner_update_mm3.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":236, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1193"}]}]}}, "inner_update_mm3.B2":{"name":"inner_update_mm3.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm3.B3":{"name":"inner_update_mm3.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1255"}]}]}}, "inner_update_mm3.B4":{"name":"inner_update_mm3.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm3.B5":{"name":"inner_update_mm3.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1311"}]}]}}, "inner_update_mm3.B6":{"name":"inner_update_mm3.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm3.B7":{"name":"inner_update_mm3.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1312"}]}]}}, "inner_update_mm3.B8":{"name":"inner_update_mm3.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "inner_update_mm3.B9":{"name":"inner_update_mm3.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1313"}]}]}}, "inner_update_mm3.B10":{"name":"inner_update_mm3.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "inner_update_mm4.B0":{"name":"inner_update_mm4.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm4.B1":{"name":"inner_update_mm4.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":236, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1346"}]}]}}, "inner_update_mm4.B2":{"name":"inner_update_mm4.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm4.B3":{"name":"inner_update_mm4.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1408"}]}]}}, "inner_update_mm4.B4":{"name":"inner_update_mm4.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm4.B5":{"name":"inner_update_mm4.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1464"}]}]}}, "inner_update_mm4.B6":{"name":"inner_update_mm4.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "inner_update_mm4.B7":{"name":"inner_update_mm4.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1465"}]}]}}, "inner_update_mm4.B8":{"name":"inner_update_mm4.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "inner_update_mm4.B9":{"name":"inner_update_mm4.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":"1466"}]}]}}, "inner_update_mm4.B10":{"name":"inner_update_mm4.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"lu":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":214}], "loop_hierachy":{"lu__no_loop":["lu.B0", "lu.B1", "lu.B3", "lu.B11", "lu.B13", "lu.B16"], "lu.B2":["lu.B2"], "lu.B4":["lu.B4", "lu.B5", "lu.B6", "lu.B7", "lu.B8", "lu.B9", "lu.B10"], "lu.B5":["lu.B5"], "lu.B8":["lu.B8"], "lu.B9":["lu.B9"], "lu.B12":["lu.B12"], "lu.B14":["lu.B14"], "lu.B15":["lu.B15"]}}, "top_update":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":454}], "loop_hierachy":{"top_update__no_loop":["top_update.B0", "top_update.B1", "top_update.B3", "top_update.B9", "top_update.B12"], "top_update.B2":["top_update.B2"], "top_update.B4":["top_update.B4", "top_update.B5", "top_update.B6", "top_update.B7", "top_update.B8"], "top_update.B6":["top_update.B6"], "top_update.B7":["top_update.B7"], "top_update.B10":["top_update.B10"], "top_update.B11":["top_update.B11"]}}, "left_update":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":590}], "loop_hierachy":{"left_update__no_loop":["left_update.B0", "left_update.B1", "left_update.B3", "left_update.B9", "left_update.B12"], "left_update.B2":["left_update.B2"], "left_update.B4":["left_update.B4", "left_update.B5", "left_update.B6", "left_update.B7", "left_update.B8"], "left_update.B6":["left_update.B6"], "left_update.B7":["left_update.B7"], "left_update.B10":["left_update.B10"], "left_update.B11":["left_update.B11"]}}, "inner_update_mm0":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":718}], "loop_hierachy":{"inner_update_mm0__no_loop":["inner_update_mm0.B0", "inner_update_mm0.B2", "inner_update_mm0.B4", "inner_update_mm0.B6"], "inner_update_mm0.B1":["inner_update_mm0.B1"], "inner_update_mm0.B3":["inner_update_mm0.B3"], "inner_update_mm0.B5":["inner_update_mm0.B5", "inner_update_mm0.B7", "inner_update_mm0.B8"], "inner_update_mm0.B7":["inner_update_mm0.B7", "inner_update_mm0.B9", "inner_update_mm0.B10"], "inner_update_mm0.B9":["inner_update_mm0.B9"]}}, "inner_update_mm1":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":871}], "loop_hierachy":{"inner_update_mm1__no_loop":["inner_update_mm1.B0", "inner_update_mm1.B2", "inner_update_mm1.B4", "inner_update_mm1.B6"], "inner_update_mm1.B1":["inner_update_mm1.B1"], "inner_update_mm1.B3":["inner_update_mm1.B3"], "inner_update_mm1.B5":["inner_update_mm1.B5", "inner_update_mm1.B7", "inner_update_mm1.B8"], "inner_update_mm1.B7":["inner_update_mm1.B7", "inner_update_mm1.B9", "inner_update_mm1.B10"], "inner_update_mm1.B9":["inner_update_mm1.B9"]}}, "inner_update_mm2":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1024}], "loop_hierachy":{"inner_update_mm2__no_loop":["inner_update_mm2.B0", "inner_update_mm2.B2", "inner_update_mm2.B4", "inner_update_mm2.B6"], "inner_update_mm2.B1":["inner_update_mm2.B1"], "inner_update_mm2.B3":["inner_update_mm2.B3"], "inner_update_mm2.B5":["inner_update_mm2.B5", "inner_update_mm2.B7", "inner_update_mm2.B8"], "inner_update_mm2.B7":["inner_update_mm2.B7", "inner_update_mm2.B9", "inner_update_mm2.B10"], "inner_update_mm2.B9":["inner_update_mm2.B9"]}}, "inner_update_mm3":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1177}], "loop_hierachy":{"inner_update_mm3__no_loop":["inner_update_mm3.B0", "inner_update_mm3.B2", "inner_update_mm3.B4", "inner_update_mm3.B6"], "inner_update_mm3.B1":["inner_update_mm3.B1"], "inner_update_mm3.B3":["inner_update_mm3.B3"], "inner_update_mm3.B5":["inner_update_mm3.B5", "inner_update_mm3.B7", "inner_update_mm3.B8"], "inner_update_mm3.B7":["inner_update_mm3.B7", "inner_update_mm3.B9", "inner_update_mm3.B10"], "inner_update_mm3.B9":["inner_update_mm3.B9"]}}, "inner_update_mm4":{"debug":[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1330}], "loop_hierachy":{"inner_update_mm4__no_loop":["inner_update_mm4.B0", "inner_update_mm4.B2", "inner_update_mm4.B4", "inner_update_mm4.B6"], "inner_update_mm4.B1":["inner_update_mm4.B1"], "inner_update_mm4.B3":["inner_update_mm4.B3"], "inner_update_mm4.B5":["inner_update_mm4.B5", "inner_update_mm4.B7", "inner_update_mm4.B8"], "inner_update_mm4.B7":["inner_update_mm4.B7", "inner_update_mm4.B9", "inner_update_mm4.B10"], "inner_update_mm4.B9":["inner_update_mm4.B9"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"inner_update_mm0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":718}]]}, {"name":"inner_update_mm1", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":871}]]}, {"name":"inner_update_mm2", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1024}]]}, {"name":"inner_update_mm3", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1177}]]}, {"name":"inner_update_mm4", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1330}]]}, {"name":"left_update", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":590}]]}, {"name":"lu", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop lu.B4."}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":214}]]}, {"name":"top_update", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel lu"}], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":454}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"inner_update_mm0", "data":[9594, 32210, 1299, 579, 125], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":718}]]}, {"name":"inner_update_mm1", "data":[9594, 32210, 1299, 579, 125], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":871}]]}, {"name":"inner_update_mm2", "data":[9594, 32210, 1299, 579, 125], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1024}]]}, {"name":"inner_update_mm3", "data":[9594, 32210, 1299, 579, 125], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1177}]]}, {"name":"inner_update_mm4", "data":[9594, 32210, 1299, 579, 125], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":1330}]]}, {"name":"left_update", "data":[7313, 21236, 589, 19, 78], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":590}]]}, {"name":"lu", "data":[15994, 32335, 596, 43.5, 227], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":214}]]}, {"name":"top_update", "data":[7360, 18670, 589, 23, 80], "debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl", "line":454}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[78637, 233291, 8269, 2980, 1010]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[28084, 38336, 104, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[474980, 949960, 2768, 1047, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[581703, 1221658, 11143, 4027, 1010], "data_percent":[31.1698, 32.7305, 95.0687, 69.9306]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["hpl_torus_PCIE"],"name":"Project Name"},{"data":["Stratix 10, 1SG280LU3F50E1VGS1, bitt_s10_pcie:p520_max_sg280h"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.4.0 Build 64 Pro"],"name":"Quartus Version"},{"data":["aoc /work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE_replicated_intel.cl -DINTEL_FPGA -I/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/common/ -I/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/HPCC_FPGA/LINPACK/src/device -fpc -fp-relaxed -global-ring -seed=1 -board=p520_max_sg280h -o /work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE.aocx"],"name":"Command"},{"data":["Sat Nov  6 00:35:48 2021"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE_replicated_intel.cl","line":119}]],"details":["/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE_replicated_intel.cl:119:83: warning: unknown attribute \'xcl_array_partition\' ignored"],"name":"unknown attribute \'xcl_array_partition\' ignored"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[171.43]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[109835.5 ,372355 ,7828 ,2989 ,929  ]  },  {"name":"inner_update_mm0","data":[14349.5 ,51138 ,1293 ,580 ,93]  },  {"name":"inner_update_mm1","data":[14638.6 ,62565 ,1293 ,580 ,93]  },  {"name":"inner_update_mm2","data":[14611.2 ,54266 ,1293 ,580 ,93]  },  {"name":"inner_update_mm3","data":[14378.8 ,61495 ,1293 ,580 ,93]  },  {"name":"inner_update_mm4","data":[14701.7 ,54235 ,1293 ,580 ,93]  },  {"name":"left_update","data":[10370.3 ,23863 ,458 ,20 ,95]  },  {"name":"lu","data":[18711.0 ,45667 ,447 ,45 ,272]  },  {"name":"top_update","data":[8074.4 ,19126 ,458 ,24 ,97]  }]}}';
var fileJSON=[{"path":"/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE_replicated_intel.cl", "name":"hpl_torus_PCIE_replicated_intel.cl", "has_active_debug_locs":false, "absName":"/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/device/hpl_torus_PCIE_replicated_intel.cl", "content":"/*\012Copyright (c) 2019 Marius Meyer\012\012Permission is hereby granted, free of charge, to any person obtaining a copy of\012this software and associated documentation files (the \"Software\"), to deal in\012the Software without restriction, including without limitation the rights to\012use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies\012of the Software, and to permit persons to whom the Software is furnished to do\012so, subject to the following conditions:\012\012The above copyright notice and this permission notice shall be included in all\012copies or substantial portions of the Software.\012\012THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\012IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\012FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\012AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\012LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\012OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE\012SOFTWARE.\012*/\012#include \"parameters.h\"\012\012// Current implementation uses __fpga_reg call to add additional registers for \012#ifdef XILINX_FPGA\012#define __fpga_reg(x) x\012#endif\012\012#define BLOCK_SIZE (1 << LOCAL_MEM_BLOCK_LOG)\012#define GEMM_BLOCK (1 << REGISTER_BLOCK_LOG)\012#define GEMM_BLOCK_MM (1 << REGISTER_BLOCK_MM_LOG)\012\012#ifdef INTEL_FPGA\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012#endif\012\012typedef struct tmp_channel_chunk { DEVICE_DATA_TYPE data[GEMM_BLOCK];} ch_chunk_t;\012\012/**\012Executes a single step of the LU factorization.\012\012This method takes a partially solved 8x8 matrix and calculates the next step of the LU factorization\012The method needs 7 (GEMM_BLOCK-1) calls to perform a single LU factorization. This is done to reduce resource usage,\012since all upcomng calls are anyway depending on the results of the previous call and there is no way\012to pipeline multiple executions.\012\012A is the input block that might be partially computed\012step is the current step and must be a value between 0 to GEMM_BLOCK-2. After step GEMM_BLOCK-2, the block is factorized\012 */\012  __attribute__((always_inline))\012void\012lu_block(const DEVICE_DATA_TYPE A[GEMM_BLOCK][GEMM_BLOCK], const int step, DEVICE_DATA_TYPE A_out[GEMM_BLOCK][GEMM_BLOCK]) {\012\012	// Read current line from input\012	DEVICE_DATA_TYPE line[GEMM_BLOCK];\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int i=0; i < GEMM_BLOCK; i++) {\012		line[i] = A[step][i];\012	}\012\012	// calculate the inverse of the diagonal element for the scaling\012	DEVICE_DATA_TYPE inv_scale_a = -1.0 / line[step];\012\012	// Scale the current row\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int i=0; i < GEMM_BLOCK; i++) {\012		if (i > step) {\012			line[i] = line[i] * inv_scale_a;\012		}\012	}\012	line[step] = inv_scale_a;\012\012	// Update all rows fully unrolled\012	// The multiply adds are fully independent\012	//__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	// Unrolling disabled for this loop to save resources\012	for (int j = 0; j < GEMM_BLOCK; j++) {\012		DEVICE_DATA_TYPE curr_scale = A[j][step];\012		// Update a single row. If it is already updated, just write back the value, if it is the current row\012		// write back the value in \"line\", else update the value\012		if (j != step) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				A_out[j][i] = (i > step && j > step) ? A[j][i] + line[i] * curr_scale : A[j][i];\012			}\012		}\012		else {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				A_out[j][i] = line[i];\012			}		\012		}\012	}\012}\012\012/**\012This function can be used to update blocks using with three different operations.\012It will execute the update for a single row in the block. The update is completed after GEMM_BLOCK calls of this\012update function\012\012operation_type: 0 for top = the top row of blocks will need a triangular MM\012				1 for left = the left column of blocks will need a triangular MM, matrices have to be transposed\012				2 for inner block == all inner blocks will be updated with a MM\012 */\012void\012update_block(const DEVICE_DATA_TYPE a[GEMM_BLOCK][GEMM_BLOCK], \012			 const DEVICE_DATA_TYPE top[GEMM_BLOCK],\012			 const DEVICE_DATA_TYPE left_or_lu[GEMM_BLOCK],\012			 DEVICE_DATA_TYPE out[GEMM_BLOCK][GEMM_BLOCK],\012			 const int current_row,\012			 const int operation_type) {\012	\012	// Define different operation types of function\012	const int op_top = 0;\012	const int op_left = 1;\012	const int op_inner = 2;\012\012	// Transpose the input matrices if the target is a left block\012	DEVICE_DATA_TYPE current_block[GEMM_BLOCK][GEMM_BLOCK]  __attribute__((register, xcl_array_partition(complete, 1), xcl_array_partition(complete, 2)));\012	if (operation_type == op_left) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				current_block[ii][jj] = __fpga_reg(a[jj][ii]);\012			}\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				current_block[ii][jj] = __fpga_reg(a[ii][jj]);\012			}\012		}\012	}\012\012	// Generate the first scalling array depending on the operation type\012	DEVICE_DATA_TYPE scale_row[GEMM_BLOCK]  __attribute__((register, xcl_array_partition(complete, 1)));\012	if (operation_type == op_inner) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] = top[jj];\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] = current_block[current_row][jj];\012		}\012	}\012	if (operation_type == op_top) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] *= left_or_lu[current_row];\012		}\012	}\012\012	DEVICE_DATA_TYPE tmp[GEMM_BLOCK][GEMM_BLOCK]  __attribute__((register, xcl_array_partition(complete, 1), xcl_array_partition(complete, 2)));\012	// scale all values with the pre calculated scaling array and the second input\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int ii =0; ii < GEMM_BLOCK; ii++) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			// left_or_lu_block are stored transposed to simplify the data access here\012			tmp[ii][jj] = current_block[ii][jj] + scale_row[jj] * left_or_lu[ii];\012		}\012	}\012\012	// overwrite results that were calculated altough they are not needed for the triangular operations left and top\012	if (operation_type != op_inner) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			if (ii == current_row) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					tmp[ii][jj] = scale_row[jj];\012				}\012			}\012			else if (ii < current_row) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					tmp[ii][jj] = current_block[ii][jj];\012				}				\012			}\012		}\012	}\012\012	// write result back and transpose if necessary\012	if (operation_type == op_left) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				out[ii][jj] = __fpga_reg(tmp[jj][ii]);\012			}\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				out[ii][jj] = __fpga_reg(tmp[ii][jj]);\012			}\012		}		\012	}\012}\012\012__attribute__((uses_global_work_offset(0)))\012__kernel\012void\012lu(__global DEVICE_DATA_TYPE* restrict a, \012   __global DEVICE_DATA_TYPE* restrict a_block_trans,\012   __global DEVICE_DATA_TYPE* restrict a_block,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	\012	// Store current row and column in separate buffers for \012	// easier access in the deep pipeline\012	// need to be declared as local to prevent the compiler from \012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		// Read in current LU block\012		DEVICE_DATA_TYPE lu_a_buffer_in[GEMM_BLOCK][GEMM_BLOCK];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				lu_a_buffer_in[ii][jj] = a_buffer[k][k][ii][jj];\012			}\012		}\012\012		DEVICE_DATA_TYPE lu_a_buffer_out[GEMM_BLOCK][GEMM_BLOCK] __attribute__((xcl_array_partition(complete, 1), xcl_array_partition(complete, 2)));\012		DEVICE_DATA_TYPE lu_a_buffer_out_row[GEMM_BLOCK];\012		DEVICE_DATA_TYPE lu_a_buffer_out_col[GEMM_BLOCK];\012		// Calculate next row and column of LU factorization and store in local memory buffer\012		lu_block(lu_a_buffer_in, kk, lu_a_buffer_out);\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				a_buffer[k][k][ii][jj] = lu_a_buffer_out[ii][jj];\012			}\012		}\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			lu_a_buffer_out_row[jj] = lu_a_buffer_out[kk][jj];\012		}\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			lu_a_buffer_out_col[jj] = lu_a_buffer_out[jj][kk];\012		}\012\012		// The update pipeline does not need to be executed for the last\012		// row of blocks\012		if (gk < BLOCK_SIZE - GEMM_BLOCK) {\012\012			// update all left blocks\012			for (int tj = 1; tj < BLOCK_SIZE/GEMM_BLOCK; tj++) {\012\012				int j = k;\012				int i = tj;\012				\012				if (i > k) {\012					// copy the correct block in the second input buffer\012					// this depends on the operations that has to be executed\012					DEVICE_DATA_TYPE second_input[GEMM_BLOCK];\012\012					// left matrix block will be calculated\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int jj =0; jj < GEMM_BLOCK; jj++) {\012						second_input[jj] = __fpga_reg(lu_a_buffer_out_row[jj]);\012					}\012					DEVICE_DATA_TYPE a_input[GEMM_BLOCK][GEMM_BLOCK] __attribute__((xcl_array_partition(complete, 1),xcl_array_partition(complete, 2)));\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int ii =0; ii < GEMM_BLOCK; ii++) {\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012							a_input[ii][jj] = __fpga_reg(a_buffer[i][j][ii][jj]);\012						}\012					}\012					DEVICE_DATA_TYPE top_input[GEMM_BLOCK];\012					DEVICE_DATA_TYPE out[GEMM_BLOCK][GEMM_BLOCK] __attribute__((register, xcl_array_partition(complete, 1), xcl_array_partition(complete, 2)));\012					update_block(a_input, \012									top_input, \012									second_input, \012									out,\012									kk,\012									1);\012\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int ii =0; ii < GEMM_BLOCK; ii++) {\012						left_buffer[i][ii] = __fpga_reg(out[ii][kk]);\012					}\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int ii =0; ii < GEMM_BLOCK; ii++) {\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012							a_buffer[i][j][ii][jj] = __fpga_reg(out[ii][jj]);\012						}\012					}\012				}\012			}\012\012			// Update all other blocks with the new calculated row and column\012			// First update top blocks, then update left blocks, then all inner blocks\012			// ti == 0: top blocks\012			// ti == 1: left blocks\012			// ti > 1: inner blocks\012#ifdef INTEL_FPGA\012			#pragma loop_coalesce\012			#pragma ivdep safelen(BLOCK_SIZE/GEMM_BLOCK - 1)\012#endif\012			for (int ti = 0; ti < BLOCK_SIZE/GEMM_BLOCK - k; ti++) {\012#ifdef INTEL_FPGA\012				#pragma ivdep\012#endif\012				for (int tj = 1; tj < BLOCK_SIZE/GEMM_BLOCK; tj++) {\012\012					int j = tj;\012					int i = ti + k;\012					// always execute the pipeline for whole rows of matrix blocks.\012					// Only execute update for blocks that are required.\012					// This helps to keep constant latencies between data dependencies of the pipeline stages\012					if ((i > k || ti == 0) && j > k ) {\012						\012						// copy the correct block in the second input buffer\012						// this depends on the operations that has to be executed\012						DEVICE_DATA_TYPE second_input[GEMM_BLOCK];\012						if (ti == 0) {\012							// top matrix block will be calculated\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								second_input[jj] = __fpga_reg(lu_a_buffer_out_col[jj]);\012							}\012						}\012						else {\012							// inner block will be calculated\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								second_input[jj] = __fpga_reg(left_buffer[i][jj]);\012							}\012						}\012						DEVICE_DATA_TYPE a_input[GEMM_BLOCK][GEMM_BLOCK] __attribute__((xcl_array_partition(complete, 1),xcl_array_partition(complete, 2)));\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int ii =0; ii < GEMM_BLOCK; ii++) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012								a_input[ii][jj] = __fpga_reg(a_buffer[i][j][ii][jj]);\012							}\012						}\012						DEVICE_DATA_TYPE top_input[GEMM_BLOCK];\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int jj =0; jj < GEMM_BLOCK; jj++) {\012							top_input[jj] = __fpga_reg(top_buffer[j][jj]);\012						}\012						DEVICE_DATA_TYPE out[GEMM_BLOCK][GEMM_BLOCK] __attribute__((register, xcl_array_partition(complete, 1), xcl_array_partition(complete, 2)));\012						update_block(a_input, \012										top_input, \012										second_input, \012										out,\012										kk,\012										(ti == 0) ? 0 : 2);\012						if (ti == 0) {\012							// only update in the first row\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								top_buffer[j][jj] = __fpga_reg(out[kk][jj]);\012							}\012						}\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int ii =0; ii < GEMM_BLOCK; ii++) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012								a_buffer[i][j][ii][jj] = __fpga_reg(out[ii][jj]);\012							}\012						}\012					}\012				}\012			}\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012	// Store current block in global memory also transposed to allow easier access from the top kernel\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_block_trans[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj] = a_buffer[j][i][jj][ii];\012				}\012			}\012		}\012	}\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_block[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012/**\012Update the blocks to the right of the current LU block\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void top_update(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict top_block, \012				__global DEVICE_DATA_TYPE* restrict lu_global_buffer_transposed,\012				const uint is_first_block,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		DEVICE_DATA_TYPE current_lu_col[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012		DEVICE_DATA_TYPE current_row[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012		DEVICE_DATA_TYPE current_scale;\012\012		for (int col = 0; col < BLOCK_SIZE / GEMM_BLOCK; col++) {\012			ch_chunk_t col_in;\012\012			DEVICE_DATA_TYPE scale_chunk[GEMM_BLOCK] __attribute((xcl_array_partition(complete, 1)));\012\012			// get current row chunk\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				scale_chunk[i] = a_buffer[k][col][kk][i];\012			}\012			\012			// if current column data is still available read it in and store it in buffer\012			if (col < BLOCK_SIZE / GEMM_BLOCK - k) {\012				// Load LU data from global memory instead of receiving it from the channel\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i=0; i < GEMM_BLOCK; i++) {\012					col_in.data[i] = lu_global_buffer_transposed[gk * BLOCK_SIZE + (col + k) * GEMM_BLOCK + i];\012				}\012				if (col == 0) {\012					current_scale = col_in.data[kk];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i =0; i < GEMM_BLOCK; i++) {\012					current_lu_col[col][i] = (col > 0 || i > kk) ? col_in.data[i] : 0.f;\012				}\012			}\012\012			// scale current row chunk with the rows scale factor received over the external channel\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				scale_chunk[i] = scale_chunk[i] * current_scale;\012			}\012\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				current_row[col][i] = scale_chunk[i];\012			}\012\012			// Update local memory buffer with chunk\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				a_buffer[k][col][kk][i] = scale_chunk[i];\012			}\012		}\012\012		// Update all remaining rows\012		#pragma loop_coalesce\012		for (int row = 0; row < BLOCK_SIZE/GEMM_BLOCK - k; row++) {\012			// Update whole rows!\012			__attribute__((xcl_pipeline_loop(1)))\012			for (int curr_col = 0; curr_col < BLOCK_SIZE/GEMM_BLOCK; curr_col++) {\012				DEVICE_DATA_TYPE colbuf[GEMM_BLOCK];\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int j=0; j < GEMM_BLOCK; j++) {\012					colbuf[j] = current_lu_col[row][j];\012				}	\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int j=0; j < GEMM_BLOCK; j++) {\012						a_buffer[row + k][curr_col][i][j] += colbuf[i] * current_row[curr_col][j];\012					}\012				}\012			}\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012	// Store current block separately for easier transmission over host\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_block[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012/**\012Update the blocks below the current LU block\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void left_update(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_block,\012				__global DEVICE_DATA_TYPE* restrict lu_global_buffer,\012				const uint is_first_block,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		DEVICE_DATA_TYPE current_lu_row[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012		DEVICE_DATA_TYPE current_col[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK] __attribute((xcl_array_partition(complete, 2)));\012\012		for (int col = 0; col < BLOCK_SIZE / GEMM_BLOCK; col++) {\012			DEVICE_DATA_TYPE chunk[GEMM_BLOCK];\012			// get current row chunk\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				chunk[i] = a_buffer[col][k][i][kk];\012			}\012\012			// Store chunk for later update\012			ch_chunk_t col_out;\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				current_col[col][i] = chunk[i];\012			}\012\012			ch_chunk_t row_in;\012			\012			// if current column data is still available read it in and store it in buffer\012			if (col < BLOCK_SIZE / GEMM_BLOCK - k) {\012				// Load LU data from global memory \012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i=0; i < GEMM_BLOCK; i++) {\012					row_in.data[i] = lu_global_buffer[gk * BLOCK_SIZE + (col + k) * GEMM_BLOCK + i];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i =0; i < GEMM_BLOCK; i++) {\012					current_lu_row[col][i] = (col > 0 || i > kk) ? row_in.data[i] : 0.f;\012				}\012			}\012		}\012\012		// Update all rows\012		#pragma loop_coalesce\012		// Update only remaining row chunks\012		#pragma ivdep\012		for (int curr_col = 0; curr_col < BLOCK_SIZE/GEMM_BLOCK - k; curr_col++) {\012#ifdef INTEL_FPGA\012			#pragma ivdep\012#endif\012#ifdef XILINX_FPGA\012			__attribute__((xcl_pipeline_loop(1)))\012#endif\012			for (int row = 0; row < BLOCK_SIZE/GEMM_BLOCK; row++) {\012				DEVICE_DATA_TYPE colbuf[GEMM_BLOCK];\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int j=0; j < GEMM_BLOCK; j++) {\012					colbuf[j] = current_col[row][j];\012				}	\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012					for (int j=0; j < GEMM_BLOCK; j++) {\012						a_buffer[row][curr_col + k][i][j] += current_lu_row[curr_col][j] * colbuf[i];\012					}\012				}\012			}\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012\012	// Store current block separately for easier transmission over host\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_block[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj] = a_buffer[j][i][jj][ii];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm0(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012\012#ifdef INTEL_FPGA\012	// If Intel FPGA, read all buffers in a single pipeline to reduce resource utilization\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012#endif\012#ifdef XILINX_FPGA\012	// If Xilinx FPGA, load blocks in separate pipelines to achieve memory bursts!\012\012	// Load blocks to local memory\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012	#endif\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK_MM)) & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j = 0; j < GEMM_BLOCK_MM; j++) {\012				// Calculate sum of whole column and only write it back once\012				DEVICE_DATA_TYPE sum = 0.0;\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int k=0; k < GEMM_BLOCK_MM; k++) {\012					sum += left_sub[k][i] * top_sub[k][j];\012				}\012				result_sub[i][j] = sum;\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				a_buffer[row][curr_col][i][j] += __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012#ifdef INTELFPGA\012	#pragma loop_coalesce\012#endif\012#ifdef XILINX_FPGA\012	__attribute__((xcl_pipeline_loop(1)))\012#endif\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm1(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012\012#ifdef INTEL_FPGA\012	// If Intel FPGA, read all buffers in a single pipeline to reduce resource utilization\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012#endif\012#ifdef XILINX_FPGA\012	// If Xilinx FPGA, load blocks in separate pipelines to achieve memory bursts!\012\012	// Load blocks to local memory\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012	#endif\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK_MM)) & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j = 0; j < GEMM_BLOCK_MM; j++) {\012				// Calculate sum of whole column and only write it back once\012				DEVICE_DATA_TYPE sum = 0.0;\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int k=0; k < GEMM_BLOCK_MM; k++) {\012					sum += left_sub[k][i] * top_sub[k][j];\012				}\012				result_sub[i][j] = sum;\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				a_buffer[row][curr_col][i][j] += __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012#ifdef INTELFPGA\012	#pragma loop_coalesce\012#endif\012#ifdef XILINX_FPGA\012	__attribute__((xcl_pipeline_loop(1)))\012#endif\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm2(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012\012#ifdef INTEL_FPGA\012	// If Intel FPGA, read all buffers in a single pipeline to reduce resource utilization\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012#endif\012#ifdef XILINX_FPGA\012	// If Xilinx FPGA, load blocks in separate pipelines to achieve memory bursts!\012\012	// Load blocks to local memory\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012	#endif\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK_MM)) & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j = 0; j < GEMM_BLOCK_MM; j++) {\012				// Calculate sum of whole column and only write it back once\012				DEVICE_DATA_TYPE sum = 0.0;\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int k=0; k < GEMM_BLOCK_MM; k++) {\012					sum += left_sub[k][i] * top_sub[k][j];\012				}\012				result_sub[i][j] = sum;\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				a_buffer[row][curr_col][i][j] += __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012#ifdef INTELFPGA\012	#pragma loop_coalesce\012#endif\012#ifdef XILINX_FPGA\012	__attribute__((xcl_pipeline_loop(1)))\012#endif\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm3(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012\012#ifdef INTEL_FPGA\012	// If Intel FPGA, read all buffers in a single pipeline to reduce resource utilization\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012#endif\012#ifdef XILINX_FPGA\012	// If Xilinx FPGA, load blocks in separate pipelines to achieve memory bursts!\012\012	// Load blocks to local memory\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012	#endif\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK_MM)) & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j = 0; j < GEMM_BLOCK_MM; j++) {\012				// Calculate sum of whole column and only write it back once\012				DEVICE_DATA_TYPE sum = 0.0;\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int k=0; k < GEMM_BLOCK_MM; k++) {\012					sum += left_sub[k][i] * top_sub[k][j];\012				}\012				result_sub[i][j] = sum;\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				a_buffer[row][curr_col][i][j] += __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012#ifdef INTELFPGA\012	#pragma loop_coalesce\012#endif\012#ifdef XILINX_FPGA\012	__attribute__((xcl_pipeline_loop(1)))\012#endif\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm4(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK_MM][BLOCK_SIZE/GEMM_BLOCK_MM][GEMM_BLOCK_MM][GEMM_BLOCK_MM] __attribute((xcl_array_partition(complete, 3),xcl_array_partition(complete, 4)));\012\012\012#ifdef INTEL_FPGA\012	// If Intel FPGA, read all buffers in a single pipeline to reduce resource utilization\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012#endif\012#ifdef XILINX_FPGA\012	// If Xilinx FPGA, load blocks in separate pipelines to achieve memory bursts!\012\012	// Load blocks to local memory\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012\012	__attribute__((xcl_pipeline_loop(1)))\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE + j * GEMM_BLOCK_MM + jj];\012				}\012			}\012		}\012	}\012	#endif\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM) * (BLOCK_SIZE/GEMM_BLOCK_MM); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK_MM)*(BLOCK_SIZE/GEMM_BLOCK_MM));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK_MM)) & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK_MM) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK_MM][GEMM_BLOCK_MM];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j = 0; j < GEMM_BLOCK_MM; j++) {\012				// Calculate sum of whole column and only write it back once\012				DEVICE_DATA_TYPE sum = 0.0;\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int k=0; k < GEMM_BLOCK_MM; k++) {\012					sum += left_sub[k][i] * top_sub[k][j];\012				}\012				result_sub[i][j] = sum;\012			}\012		}\012\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012		for (int i = 0; i < GEMM_BLOCK_MM; i++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012			for (int j=0; j < GEMM_BLOCK_MM; j++) {\012				a_buffer[row][curr_col][i][j] += __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012#ifdef INTELFPGA\012	#pragma loop_coalesce\012#endif\012#ifdef XILINX_FPGA\012	__attribute__((xcl_pipeline_loop(1)))\012#endif\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK_MM; i++) {\012		for (int ii =0; ii < GEMM_BLOCK_MM; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK_MM; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK_MM)))\012				for (int jj =0; jj < GEMM_BLOCK_MM; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK_MM + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK_MM + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012"}, {"path":"/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/common/parameters.h", "name":"parameters.h", "has_active_debug_locs":false, "absName":"/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_PCIE_B9_SB2_SBMM3_R5_s1/src/common/parameters.h", "content":"#ifndef SRC_COMMON_PARAMETERS_H_\012#define SRC_COMMON_PARAMETERS_H_\012\012/**\012 * Host specific parameters\012 */\012#define VERSION \"2.4\"\012#define DEFAULT_REPETITIONS 10\012#define DEFAULT_PLATFORM -1\012#define DEFAULT_DEVICE -1\012#define HOST_DATA_TYPE cl_float\012#define DEFAULT_MATRIX_SIZE 1024\012/* #undef _DP */\012\012#ifdef _DP\012#define MPI_DATA_TYPE MPI_DOUBLE\012#else\012#define MPI_DATA_TYPE MPI_FLOAT\012#endif\012\012/**\012 * Device specific parameters\012 */\012#define DEVICE_DATA_TYPE float\012#define LOCAL_MEM_BLOCK_LOG 9\012#define REGISTER_BLOCK_LOG 2\012#define REGISTER_BLOCK_MM_LOG 3\012#define NUM_REPLICATIONS 5\012\012/* #undef USE_SVM */\012#define DISTRIBUTED_VALIDATION\012\012/*\012Short description of the program\012*/\012#define PROGRAM_DESCRIPTION \"Implementation of the LINPACK benchmark\"\\\012                            \" proposed in the HPCC benchmark suite for FPGA.\\n\"\\\012                            \"Version: \" VERSION \"\\n\"\012\012/**\012Output separator\012*/\012#define HLINE \"-------------------------------------------------------------\\n\"\012\012#define LEFT_BLOCK (1 << 1)\012#define TOP_BLOCK (1 << 2)\012#define LU_BLOCK_OUT (1 << 3)\012#define LEFT_BLOCK_OUT (1 << 4)\012#define TOP_BLOCK_OUT (1 << 5)\012#define STORE_LEFT_INNER (1 << 6)\012#define STORE_TOP_INNER (1 << 7)\012\012#define NETWORK_FWD_TOP (1 << 0)\012#define NETWORK_FWD_RIGHT (1 << 1)\012#define NETWORK_FWD_BOTTOM (1 << 2)\012#define NETWORK_FWD_LEFT (1 << 3)\012\012\012#endif // SRC_COMMON_PARAMETERS_H_\012"}];
