
*** Running vivado
    with args -log top_block_reg_switch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_reg_switch_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_reg_switch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_reg_switch_0_0
Command: synth_design -top top_block_reg_switch_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1546557
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:56]
WARNING: [Synth 8-11065] parameter 'STATE_REG' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:57]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_WRITE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:58]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
WARNING: [Synth 8-11065] parameter 'STATE_SAMPA_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2147.156 ; gain = 363.727 ; free physical = 42073 ; free virtual = 59756
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3127.574; parent = 2153.098; children = 974.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_reg_switch_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_switch' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_switch' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_reg_switch_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
WARNING: [Synth 8-3848] Net start_i2c_write_all_o in module/entity reg_switch does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:46]
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module reg_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.062 ; gain = 438.633 ; free physical = 42246 ; free virtual = 59931
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3196.543; parent = 2222.066; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.875 ; gain = 456.445 ; free physical = 42249 ; free virtual = 59933
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.355; parent = 2239.879; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.875 ; gain = 456.445 ; free physical = 42248 ; free virtual = 59932
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.355; parent = 2239.879; children = 974.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.875 ; gain = 0.000 ; free physical = 42244 ; free virtual = 59928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.812 ; gain = 0.000 ; free physical = 42189 ; free virtual = 59873
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.625 ; gain = 22.812 ; free physical = 42187 ; free virtual = 59871
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.625 ; gain = 607.195 ; free physical = 42208 ; free virtual = 59891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3333.090; parent = 2358.613; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.625 ; gain = 607.195 ; free physical = 42207 ; free virtual = 59892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3333.090; parent = 2358.613; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.625 ; gain = 607.195 ; free physical = 42208 ; free virtual = 59892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3333.090; parent = 2358.613; children = 974.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_sw_reg' in module 'reg_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                             0001
         STATE_I2C_WRITE |                              001 |                             0100
          STATE_I2C_READ |                              010 |                             1000
        STATE_SAMPA_READ |                              011 |                             1001
               STATE_REG |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sw_reg' using encoding 'sequential' in module 'reg_switch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.625 ; gain = 607.195 ; free physical = 42197 ; free virtual = 59882
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3333.090; parent = 2358.613; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module top_block_reg_switch_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.625 ; gain = 607.195 ; free physical = 42174 ; free virtual = 59867
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.807; parent = 1275.673; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3333.090; parent = 2358.613; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.367 ; gain = 653.938 ; free physical = 41757 ; free virtual = 59450
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.062; parent = 1469.309; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.848; parent = 2437.371; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.367 ; gain = 653.938 ; free physical = 41754 ; free virtual = 59447
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.151; parent = 1469.398; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.848; parent = 2437.371; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.367 ; gain = 653.938 ; free physical = 41744 ; free virtual = 59437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.848; parent = 2437.371; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.511; parent = 1470.758; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |    10|
|5     |LUT5 |    36|
|6     |LUT6 |    13|
|7     |FDRE |   161|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 656.906 ; free physical = 41714 ; free virtual = 59407
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.520; parent = 1470.769; children = 156.134
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.816; parent = 2440.340; children = 974.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.336 ; gain = 506.156 ; free physical = 41727 ; free virtual = 59420
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.344 ; gain = 656.906 ; free physical = 41727 ; free virtual = 59420
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.273 ; gain = 0.000 ; free physical = 41833 ; free virtual = 59526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.066 ; gain = 0.000 ; free physical = 41798 ; free virtual = 59491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b26560b0
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.066 ; gain = 1200.562 ; free physical = 42044 ; free virtual = 59737
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_reg_switch_0_0, cache-ID = 412a47fed578aec3
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_reg_switch_0_0_utilization_synth.rpt -pb top_block_reg_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 11:52:37 2024...
