-- VHDL Entity riscvio_lib.obj_init_fsm.interface
--
-- Created:
--          by - surfer.UNKNOWN (SURFER-A0000001)
--          at - 15:41:57 15.06.2024
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY obj_init_fsm IS
   PORT( 
      alu_out_ex     : IN     word_T;
      clk            : IN     std_logic;
      ctrl_ex        : IN     ctrl_sig_T;
      end_addr       : IN     word_T;
      imm_ex         : IN     word_T;
      raux_ex        : IN     raux_T;
      rdat_ex        : IN     rdat_T;
      res_n          : IN     std_logic;
      rptr_ex        : IN     rptr_T;
      obj_init_addr  : OUT    word_T;
      obj_init_data  : OUT    word_T;
      obj_init_stall : OUT    boolean;
      obj_init_wr    : OUT    boolean
   );

-- Declarations

END obj_init_fsm ;

