<!DOCTYPE html>
<html>

<head>
  <meta charset="UTF-8">
  <title>fplib - Reference Documentation</title>
  <style type="text/css">
    html {
      width: 100%;
    }

    h1 {
      font-size: 2.3em;
    }

    h2 {
      font-size: 2em;
    }

    h3 {
      font-size: 1.7em;
    }

    h4 {
      font-size: 1.4em;
      margin-top: 1em;
      margin-bottom: 1em;
    }

    h5 {
      font-size: 1.1em;
      margin-top: 0.8em;
      margin-bottom: 0.8em;
    }

    table {
      border-collapse: collapse;
      border-spacing: 0;
    }

    table,
    th,
    td {
      border: solid 1px var(--vscode-tab-border, black);
    }

    table thead,
    table tfoot,
    .vertical-table>tbody th {
      background: var(--table-header-color, rgb(230, 230, 230));
      font-weight: bold;
    }

    table tr th {
      padding: 0.5625em 0.625em;
      font-size: inherit;
      color: var(--vscode-tab-activeBackground, black);
    }

    table tr td {
      padding: 0.5625em 0.625em;
      font-size: inherit;
      color: var(--vscode-foreground, black);
      ;
    }

    tr td,
    .vertical-table tr th {
      vertical-align: top;
    }

    tr th {
      text-align: left;
    }

    /* prevent margin around comments */

    tr td p:first-of-type {
      margin-top: 0;
    }

    tr td p:last-of-type {
      margin-bottom: 0;
    }

    /* center images */

    svg,
    img,
    iframe {
      display: block;
      margin-left: auto;
      margin-right: auto;
    }

    svg,
    img {
      max-width: 100%;
      height: auto;
    }

    iframe {
      width: 100%;
      height: 100%;
    }

    .navbar-footer {
      display: flex;
      padding-top: 15px;
    }

    .navbar-header {
      display: flex;
      padding-bottom: 15px;
    }

    .navbar-item {
      flex: 1;
      text-align: center;
    }

    .navbar-item:first-child {
      text-align: left;
    }

    .navbar-item:last-child {
      text-align: right;
    }

    table {
      margin: 0 auto;
    }
  </style>
  <link rel="stylesheet" href="sigasi-doc.css">
  <script>function resizeIframe(obj) { obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px'; }</script>
</head>

<body>
  <h1 class="title">fplib - Reference Documentation</h1>
  <p class="sub">Generated by Sigasi 2024.2</p>
  <p id="revision">Revision 2024-10-14</p>
  <h2 id="toc">Table of Contents</h2>
  <ul>
    <li><a href="#dependencies">Project files overview</a></li>
    <li><a href="#design_units">Design Units</a></li>
    <ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i">creal&#8203;_to&#8203;_sfp</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.ports">Ports</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s">creal&#8203;_to&#8203;_ufp</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85">real&#8203;_to&#8203;_sfp</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.always-blocks">Always Blocks</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3">real&#8203;_to&#8203;_ufp</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.always-blocks">Always Blocks</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa">sfp&#8203;_add</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy">sfp&#8203;_add&#8203;_full</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e">sfp&#8203;_add&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2">sfp&#8203;_mult</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we">sfp&#8203;_mult&#8203;_full</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe">sfp&#8203;_mult&#8203;_ind</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6">sfp&#8203;_sub</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw">sfp&#8203;_sub&#8203;_full</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is">sfp&#8203;_sub&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt">sfp&#8203;_to&#8203;_ufp</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm">sfp&#8203;_to&#8203;_ufp&#8203;_full</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.ports">Ports</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7">sfp&#8203;_to&#8203;_ufp&#8203;_ind</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc">ufp&#8203;_add</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h">ufp&#8203;_add&#8203;_full</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p">ufp&#8203;_add&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4">ufp&#8203;_mult</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5">ufp&#8203;_mult&#8203;_full</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll">ufp&#8203;_mult&#8203;_ind</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4">ufp&#8203;_resize&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8">ufp&#8203;_sub</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf">ufp&#8203;_sub&#8203;_full</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3">ufp&#8203;_sub&#8203;_ind</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.instantiations">Instantiations</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0">ufp&#8203;_to&#8203;_sfp</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di">ufp&#8203;_to&#8203;_sfp&#8203;_full</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di.ports">Ports</a></li>
      </ul>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq">ufp&#8203;_to&#8203;_sfp&#8203;_ind</a>
      </li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.ports">Ports</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.instantiations">Instantiations</a>
        </li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w">clip&#8203;_signed</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.ports">Ports</a></li>
      </ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62">clip&#8203;_unsigned</a></li>
      <ul>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.description">Description</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.parameters">Parameters</a></li>
        <li><a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.ports">Ports</a></li>
      </ul>
    </ul>
  </ul>
  <div id="design_units">
    <h2>Design Units</h2>
    <p>Project dr has 36 design units.</p>
    <ul>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i">creal&#8203;_to&#8203;_sfp</a>
      </li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s">creal&#8203;_to&#8203;_ufp</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85">real&#8203;_to&#8203;_sfp</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3">real&#8203;_to&#8203;_ufp</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa">sfp&#8203;_add</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy">sfp&#8203;_add&#8203;_full</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e">sfp&#8203;_add&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2">sfp&#8203;_mult</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we">sfp&#8203;_mult&#8203;_full</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe">sfp&#8203;_mult&#8203;_ind</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6">sfp&#8203;_sub</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw">sfp&#8203;_sub&#8203;_full</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is">sfp&#8203;_sub&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt">sfp&#8203;_to&#8203;_ufp</a>
      </li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm">sfp&#8203;_to&#8203;_ufp&#8203;_full</a>
      </li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7">sfp&#8203;_to&#8203;_ufp&#8203;_ind</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc">ufp&#8203;_add</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h">ufp&#8203;_add&#8203;_full</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p">ufp&#8203;_add&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4">ufp&#8203;_mult</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5">ufp&#8203;_mult&#8203;_full</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll">ufp&#8203;_mult&#8203;_ind</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4">ufp&#8203;_resize&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8">ufp&#8203;_sub</a></li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf">ufp&#8203;_sub&#8203;_full</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3">ufp&#8203;_sub&#8203;_ind</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0">ufp&#8203;_to&#8203;_sfp</a>
      </li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di">ufp&#8203;_to&#8203;_sfp&#8203;_full</a>
      </li>
      <li>Module <a
          href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq">ufp&#8203;_to&#8203;_sfp&#8203;_ind</a>
      </li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w">clip&#8203;_signed</a></li>
      <li>Module <a href="#platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62">clip&#8203;_unsigned</a></li>
    </ul>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i" class="module">
    <h2>Module creal&#8203;_to&#8203;_sfp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.description">
      <h3>Description</h3>
      <p>Convert a real parameter (constant) to a sfp signal by rounding.
        This module is typically synthesizable, but Cadence Genus might
        require this tcl command: &quot;set_db hdl_enable_real_support true&quot;.
        Reals that are outside the range of the ufp would throw an $error().</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>float</code></td>
              <td><code>real</code></td>
              <td><code>0.0</code></td>
              <td>
                <p>input real constant</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid1-2i.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>fp</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s" class="module">
    <h2>Module creal&#8203;_to&#8203;_ufp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.description">
      <h3>Description</h3>
      <p>Convert a real parameter (constant) to a ufp signal by rounding.
        This module is typically synthesizable, but Cadence Genus might
        require this tcl command: &quot;set_db hdl_enable_real_support true&quot;.
        Reals that are outside the range of the ufp would throw an $error().</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>float</code></td>
              <td><code>real</code></td>
              <td><code>0.0</code></td>
              <td>
                <p>input real constant</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid2j-4s.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>fp</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85" class="module">
    <h2>Module real&#8203;_to&#8203;_sfp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.description">
      <h3>Description</h3>
      <p>Convert a real input to an sfp signal by rounding.
        Reals that are outside the range of the sfp would throw an $error().
        This module is NOT synthesizable!</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>float</code></td>
              <td><code>input</code></td>
              <td><code>wire real</code></td>
              <td>
                <p>input real</p>
              </td>
            </tr>
            <tr>
              <td><code>fp</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid4t-85.always-blocks">
      <h3>Always Blocks</h3>
      <div class="always-blocks">
        <ul>
          <li><code>unnamed : always_comb</code></li>
        </ul>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3" class="module">
    <h2>Module real&#8203;_to&#8203;_ufp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.description">
      <h3>Description</h3>
      <p>Convert a real input to a ufp signal by rounding.
        Reals that are outside the range of the sfp would throw an $error().
        This module is NOT synthesizable!</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>float</code></td>
              <td><code>input</code></td>
              <td><code>wire real</code></td>
              <td>
                <p>input real</p>
              </td>
            </tr>
            <tr>
              <td><code>fp</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svid86-b3.always-blocks">
      <h3>Always Blocks</h3>
      <div class="always-blocks">
        <ul>
          <li><code>unnamed : always_comb</code></li>
        </ul>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa" class="module">
    <h2>Module sfp&#8203;_add</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.description">
      <h3>Description</h3>
      <p>Addition of sfp signals followed by resizing (equivalant to sfp_add_full + sfp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 + in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidpd-qa.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_add&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e">sfp&#8203;_add&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy" class="module">
    <h2>Module sfp&#8203;_add&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.description">
      <h3>Description</h3>
      <p>Addition of sfp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = max(in1.iw, in2.iw) + 1 and out.qw = max(in1.qw, in2.qw)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 + in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>in1&#8203;_aligned</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>in2&#8203;_aligned</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in1</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in2</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e" class="module">
    <h2>Module sfp&#8203;_add&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.description">
      <h3>Description</h3>
      <p>Addition of sfp signals followed by resizing (equivalant to sfp_add_full + sfp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 + in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid4q-9e.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>sum</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_add</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid6i-cy">sfp&#8203;_add&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2" class="module">
    <h2>Module sfp&#8203;_mult</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.description">
      <h3>Description</h3>
      <p>Multiplication of sfp signals followed by resizing (equivalant to sfp_mult_full + sfp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 * in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidt5-u2.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_mult&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe">sfp&#8203;_mult&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we" class="module">
    <h2>Module sfp&#8203;_mult&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we.description">
      <h3>Description</h3>
      <p>Multiplication of sfp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = in1.iw + in2.iw and out.qw = in1.qw + in2.qw</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 * in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe" class="module">
    <h2>Module sfp&#8203;_mult&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.description">
      <h3>Description</h3>
      <p>Multiplication of sfp signals followed by resizing (equivalant to sfp_mult_full + sfp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 * in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidlm-oe.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>prod</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_mult</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidt6-we">sfp&#8203;_mult&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu" class="module">
    <h2>Module sfp&#8203;_resize</h2>
    <p>This design unit is implemented in <code>fp&#8203;_resize.sv</code></p>
    <p>This file depends on: <code>fp_if.sv</code>, <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.description">
      <h3>Description</h3>
      <p>Change the # of int/frac bits of a sfp signal (without a clipping indicator)</p>
      <ul>
        <li>
          <p>Decreasing # frac bits: truncates LSBs (floor toward -inf)</p>
        </li>
        <li>
          <p>Increasing # frac bits: pads zero LSBs</p>
        </li>
        <li>
          <p>Decreasing # int bits: clips or drops MSBs depending on &#x27;clip&#x27; parameter</p>
        </li>
        <li>
          <p>Increasing # int bits: pads zero LSBs (ufp) or sign-extends (sfp)</p>
        </li>
      </ul>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_resize&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8" class="module">
    <h2>Module sfp&#8203;_resize&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_resize.sv</code></p>
    <p>This file depends on: <code>fp_if.sv</code>, <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.description">
      <h3>Description</h3>
      <p>Change the # of int/frac bits of a sfp signal (with a clipping indicator)</p>
      <ul>
        <li>
          <p>Decreasing # frac bits: truncates LSBs (floor toward -inf)</p>
        </li>
        <li>
          <p>Increasing # frac bits: pads zero LSBs</p>
        </li>
        <li>
          <p>Decreasing # int bits: clips or drops MSBs depending on &#x27;clip&#x27; parameter</p>
        </li>
        <li>
          <p>Increasing # int bits: pads zero LSBs (ufp) or sign-extends (sfp)</p>
        </li>
      </ul>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6" class="module">
    <h2>Module sfp&#8203;_sub</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.description">
      <h3>Description</h3>
      <p>Subtraction of sfp signals followed by resizing (equivalant to sfp_sub_full + sfp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidr9-s6.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_sub&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is">sfp&#8203;_sub&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw" class="module">
    <h2>Module sfp&#8203;_sub&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.description">
      <h3>Description</h3>
      <p>Subtraction of sfp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = max(in1.iw, in2.iw) + 1 and out.qw = max(in1.qw, in2.qw)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>in1&#8203;_aligned</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>in2&#8203;_aligned</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in1</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in2</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidl2-lu">sfp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is" class="module">
    <h2>Module sfp&#8203;_sub&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.description">
      <h3>Description</h3>
      <p>Subtraction of sfp signals followed by resizing (equivalant to sfp_sub_full + sfp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svide4-is.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>sub</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_sub</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidjg-pw">sfp&#8203;_sub&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt" class="module">
    <h2>Module sfp&#8203;_to&#8203;_ufp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.description">
      <h3>Description</h3>
      <p>Convert a sfp to a resized ufp (without a clipping indicator)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidn1-nt.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_sfp&#8203;_to&#8203;_ufp&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7">sfp&#8203;_to&#8203;_ufp&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm" class="module">
    <h2>Module sfp&#8203;_to&#8203;_ufp&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.description">
      <h3>Description</h3>
      <p>Convert a sfp to a ufp:
        if clip = 1, clips negative numbers then drop the sign sign bit.
        if clip = 0, simply drops the sign bit.
        Output must have the same qw and one less iw than the input.</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7" class="module">
    <h2>Module sfp&#8203;_to&#8203;_ufp&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.description">
      <h3>Description</h3>
      <p>Convert a sfp to a resized ufp (with a clipping indicator)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.in</code></td>
              <td>
                <p>input sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidjr-m7.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>tmp</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_sfp&#8203;_to&#8203;_ufp&#8203;_full</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.sviddj-hm">sfp&#8203;_to&#8203;_ufp&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc" class="module">
    <h2>Module ufp&#8203;_add</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.description">
      <h3>Description</h3>
      <p>Addition of ufp signals followed by resizing (equivalant to ufp_add_full + ufp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 + in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidof-pc.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_add&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p">ufp&#8203;_add&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h" class="module">
    <h2>Module ufp&#8203;_add&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.description">
      <h3>Description</h3>
      <p>Addition of ufp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = max(in1.iw, in2.iw) + 1 and out.qw = max(in1.qw, in2.qw)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 + in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>in1&#8203;_aligned</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>in2&#8203;_aligned</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in1</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in2</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p" class="module">
    <h2>Module ufp&#8203;_add&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.description">
      <h3>Description</h3>
      <p>Addition of ufp signals followed by resizing (equivalant to ufp_add_full + ufp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 + in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid1-4p.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>sum</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_add</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svid1-6h">ufp&#8203;_add&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4">ufp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4" class="module">
    <h2>Module ufp&#8203;_mult</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.description">
      <h3>Description</h3>
      <p>Multiplication of ufp signals followed by resizing (equivalant to ufp_mult_full + ufp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 * in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svids7-t4.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_mult&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll">ufp&#8203;_mult&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5" class="module">
    <h2>Module ufp&#8203;_mult&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5.description">
      <h3>Description</h3>
      <p>Multiplication of ufp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = in1.iw + in2.iw and out.qw = in1.qw + in2.qw</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 * in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll" class="module">
    <h2>Module ufp&#8203;_mult&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.description">
      <h3>Description</h3>
      <p>Multiplication of ufp signals followed by resizing (equivalant to ufp_mult_full + ufp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal (= in1 * in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidit-ll.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>prod</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_mult</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidpx-t5">ufp&#8203;_mult&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4">ufp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1" class="module">
    <h2>Module ufp&#8203;_resize</h2>
    <p>This design unit is implemented in <code>fp&#8203;_resize.sv</code></p>
    <p>This file depends on: <code>fp_if.sv</code>, <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.description">
      <h3>Description</h3>
      <p>Change the # of int/frac bits of a ufp signal (without a clipping indicator)</p>
      <ul>
        <li>
          <p>Decreasing # frac bits: truncates LSBs (floor toward -inf)</p>
        </li>
        <li>
          <p>Increasing # frac bits: pads zero LSBs</p>
        </li>
        <li>
          <p>Decreasing # int bits: clips or drops MSBs depending on &#x27;clip&#x27; parameter</p>
        </li>
        <li>
          <p>Increasing # int bits: pads zero LSBs (ufp) or sign-extends (sfp)</p>
        </li>
      </ul>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>output ufp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_resize&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4">ufp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4" class="module">
    <h2>Module ufp&#8203;_resize&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_resize.sv</code></p>
    <p>This file depends on: <code>fp_if.sv</code>, <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.description">
      <h3>Description</h3>
      <p>Change the # of int/frac bits of a ufp signal (with a clipping indicator)</p>
      <ul>
        <li>
          <p>Decreasing # frac bits: truncates LSBs (floor toward -inf)</p>
        </li>
        <li>
          <p>Increasing # frac bits: pads zero LSBs</p>
        </li>
        <li>
          <p>Decreasing # int bits: clips or drops MSBs depending on &#x27;clip&#x27; parameter</p>
        </li>
        <li>
          <p>Increasing # int bits: pads zero LSBs (ufp) or sign-extends (sfp)</p>
        </li>
      </ul>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_resize.svid1-a4.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.out</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8" class="module">
    <h2>Module ufp&#8203;_sub</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.description">
      <h3>Description</h3>
      <p>Subtraction of ufp signals followed by resizing (equivalant to ufp_sub_full + sfp_resize)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svidqb-r8.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_sub&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3">ufp&#8203;_sub&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf" class="module">
    <h2>Module ufp&#8203;_sub&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op&#8203;_full.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.description">
      <h3>Description</h3>
      <p>Subtraction of ufp signals with full precision.
        Output must have the correct iw/qw for a full width operation:
        out.iw = max(in1.iw, in2.iw) + 1 and out.qw = max(in1.qw, in2.qw)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>in1&#8203;_aligned</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>in2&#8203;_aligned</code> : <code>ufp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in1</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize&#8203;_in2</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svidk9-l1">ufp&#8203;_resize</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3" class="module">
    <h2>Module ufp&#8203;_sub&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_op.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code>, <code>fp_op_full.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.description">
      <h3>Description</h3>
      <p>Subtraction of ufp signals followed by resizing (equivalant to ufp_sub_full + sfp_resize_ind)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in1</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>in2</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal (= in1 - in2)</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_op.svid9f-e3.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>sub</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_sub</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_op_full.svidcz-jf">ufp&#8203;_sub&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0" class="module">
    <h2>Module ufp&#8203;_to&#8203;_sfp</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.description">
      <h3>Description</h3>
      <p>Convert a ufp to a resized sfp (without a clipping indicator)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidm8-n0.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>u&#8203;_ufp&#8203;_to&#8203;_sfp&#8203;_ind</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq">ufp&#8203;_to&#8203;_sfp&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di" class="module">
    <h2>Module ufp&#8203;_to&#8203;_sfp&#8203;_full</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di.description">
      <h3>Description</h3>
      <p>Convert a ufp to an sfp by padding a 0 at the MSP as the sign bit.
        Output must have the same qw and one more iw than the input</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq" class="module">
    <h2>Module ufp&#8203;_to&#8203;_sfp&#8203;_ind</h2>
    <p>This design unit is implemented in <code>fp&#8203;_convert.sv</code></p>
    <p>This file depends on: <code>fp_resize.sv</code>, <code>fp_if.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.description">
      <h3>Description</h3>
      <p>Convert a ufp to a resized sfp (with a clipping indicator)</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>clip</code></td>
              <td></td>
              <td><code>1</code></td>
              <td>
                <p>(if reducing iw) 0 = wrap, 1 = clip</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>inout</code></td>
              <td><code>ufp.in</code></td>
              <td>
                <p>input ufp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>inout</code></td>
              <td><code>sfp.out</code></td>
              <td>
                <p>output sfp signal</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidhn-jq.instantiations">
      <h3>Instantiations</h3>
      <ul>
        <li><code>tmp</code> : <code>sfp</code></li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_ufp&#8203;_to&#8203;_sfp&#8203;_full</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_convert.svidb4-di">ufp&#8203;_to&#8203;_sfp&#8203;_full</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
      <ul>
        <li><code>u&#8203;_resize</code> :
          <code><a href="#platform:resourcedrdesignhspcommonfplibrtlfp_resize.svida5-k8">sfp&#8203;_resize&#8203;_ind</a></code>
        </li>
        <ul style="list-style-type:none">
          <li></li>
        </ul>
      </ul>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w" class="module">
    <h2>Module clip&#8203;_signed</h2>
    <p>This design unit is implemented in <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.description">
      <h3>Description</h3>
      <p>Reduce word length of the signed integer input, clipping values
        higher/lower than the output word length can fit.</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>inw</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>input word length</p>
              </td>
            </tr>
            <tr>
              <td><code>outw</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>output word length</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid1-3w.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>input</code></td>
              <td><code>wire signed logic [inw-1:0]</code></td>
              <td>
                <p>input</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>output</code></td>
              <td><code>wire signed logic [outw-1:0]</code></td>
              <td>
                <p>clipped output</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
  <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62" class="module">
    <h2>Module clip&#8203;_unsigned</h2>
    <p>This design unit is implemented in <code>clip.sv</code></p>
    <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.description">
      <h3>Description</h3>
      <p>Reduce word length of the unsigned integer input, clipping values
        higher/lower than the output word length can fit.</p>
    </div>
    <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.portsAndParameters">
      <h3>Parameters and Ports</h3>
      <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.parameters">
        <h4>Parameters</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Type</th>
              <th>Default Value</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>inw</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>input word length</p>
              </td>
            </tr>
            <tr>
              <td><code>outw</code></td>
              <td></td>
              <td><code>0</code></td>
              <td>
                <p>output word length</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
      <div id="platform:resourcedrdesignhspcommonfplibrtlclip.svid3x-62.ports">
        <h4>Ports</h4>
        <table>
          <thead>
            <tr>
              <th>Name</th>
              <th>Direction</th>
              <th>Type</th>
              <th>Description</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td><code>in</code></td>
              <td><code>input</code></td>
              <td><code>wire logic [inw-1:0]</code></td>
              <td>
                <p>input</p>
              </td>
            </tr>
            <tr>
              <td><code>out</code></td>
              <td><code>output</code></td>
              <td><code>wire logic [outw-1:0]</code></td>
              <td>
                <p>clipped output</p>
              </td>
            </tr>
            <tr>
              <td><code>clipping</code></td>
              <td><code>output</code></td>
              <td><code>wire logic</code></td>
              <td>
                <p>clipping indicator (active-high)</p>
              </td>
            </tr>
          </tbody>
        </table>
      </div>
    </div>
  </div>
</body>

</html>