// Seed: 1500325498
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2
);
endmodule
module module_1 #(
    parameter id_5 = 32'd88,
    parameter id_7 = 32'd35
) (
    input  tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wire id_3,
    output wire id_4,
    input  wire _id_5
);
  assign id_4 = -1;
  parameter id_7 = {1, 1};
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  wire [id_7 : id_5] id_8;
  logic [1 : -1] id_9;
  ;
  genvar id_10;
  assign id_4 = -1;
endmodule
