
*** Running vivado
    with args -log CLA_Adder_Wrapper_level2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CLA_Adder_Wrapper_level2.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CLA_Adder_Wrapper_level2.tcl -notrace
Command: link_design -top CLA_Adder_Wrapper_level2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.621 ; gain = 0.000 ; free physical = 2178 ; free virtual = 5849
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/constrs_1/imports/new/CLA_adder.xdc]
Finished Parsing XDC File [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/constrs_1/imports/new/CLA_adder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.094 ; gain = 0.000 ; free physical = 2082 ; free virtual = 5754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.031 ; gain = 387.402 ; free physical = 2082 ; free virtual = 5754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1953.680 ; gain = 91.648 ; free physical = 2077 ; free virtual = 5748

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2256093d5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2376.539 ; gain = 422.859 ; free physical = 1703 ; free virtual = 5374

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2256093d5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 215eef8c7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1da1ffc74

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1da1ffc74

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1da1ffc74

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1da1ffc74

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5218
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217
Ending Logic Optimization Task | Checksum: 2c0fa5fd3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c0fa5fd3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c0fa5fd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217
Ending Netlist Obfuscation Task | Checksum: 2c0fa5fd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.477 ; gain = 673.445 ; free physical = 1546 ; free virtual = 5217
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.477 ; gain = 0.000 ; free physical = 1546 ; free virtual = 5217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.492 ; gain = 0.000 ; free physical = 1543 ; free virtual = 5215
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shivamtyagi/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1526 ; free virtual = 5198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e1dbd94b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1526 ; free virtual = 5198
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1526 ; free virtual = 5198

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15e8be5d1

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5177

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18401b10f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5191

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18401b10f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5191
Phase 1 Placer Initialization | Checksum: 18401b10f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5191

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21fec0774

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2591.504 ; gain = 0.000 ; free physical = 1518 ; free virtual = 5190

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 16 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1504 ; free virtual = 5175

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e8bff8dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175
Phase 2.2 Global Placement Core | Checksum: 17e40d577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175
Phase 2 Global Placement | Checksum: 17e40d577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ddc68e48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e991e9f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fac155b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a918d534

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1503 ; free virtual = 5175

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 84ee5281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 84ee5281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c456efe7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173
Phase 3 Detail Placement | Checksum: c456efe7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19a71d159

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19a71d159

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1500 ; free virtual = 5172
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.436. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f2dc3981

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1500 ; free virtual = 5172
Phase 4.1 Post Commit Optimization | Checksum: f2dc3981

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1500 ; free virtual = 5172

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f2dc3981

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f2dc3981

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1501 ; free virtual = 5173
Phase 4.4 Final Placement Cleanup | Checksum: 13837c172

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13837c172

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173
Ending Placer Task | Checksum: 10663ebce

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1501 ; free virtual = 5173
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.523 ; gain = 5.020 ; free physical = 1508 ; free virtual = 5180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1508 ; free virtual = 5180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1504 ; free virtual = 5179
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CLA_Adder_Wrapper_level2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1501 ; free virtual = 5173
INFO: [runtcl-4] Executing : report_utilization -file CLA_Adder_Wrapper_level2_utilization_placed.rpt -pb CLA_Adder_Wrapper_level2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CLA_Adder_Wrapper_level2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1507 ; free virtual = 5179
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.523 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5148
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2618.109 ; gain = 21.586 ; free physical = 1465 ; free virtual = 5141
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 94fddcf5 ConstDB: 0 ShapeSum: 71660ed9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 108a1b758

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2703.512 ; gain = 2.957 ; free physical = 1360 ; free virtual = 5034
Post Restoration Checksum: NetGraph: e94b0e90 NumContArr: 1f56a8c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 108a1b758

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2703.512 ; gain = 2.957 ; free physical = 1362 ; free virtual = 5036

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 108a1b758

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.508 ; gain = 16.953 ; free physical = 1338 ; free virtual = 5011

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 108a1b758

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.508 ; gain = 16.953 ; free physical = 1338 ; free virtual = 5011
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 168f57846

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2725.508 ; gain = 24.953 ; free physical = 1325 ; free virtual = 4999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.438 | TNS=0.000  | WHS=-0.534 | THS=-145.488|

Phase 2 Router Initialization | Checksum: 13072e9bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2725.508 ; gain = 24.953 ; free physical = 1322 ; free virtual = 4996

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1992
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1992
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11ffbfdda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4997

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.901 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dc7896a7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996
Phase 4 Rip-up And Reroute | Checksum: 1dc7896a7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dc7896a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.901 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1dc7896a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dc7896a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996
Phase 5 Delay and Skew Optimization | Checksum: 1dc7896a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1323 ; free virtual = 4996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1912bca4d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2727.508 ; gain = 26.953 ; free physical = 1335 ; free virtual = 5008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.901 | TNS=0.000  | WHS=-0.747 | THS=-75.198|

Phase 6.1 Hold Fix Iter | Checksum: 1500ac3df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975
Phase 6 Post Hold Fix | Checksum: 143ce593f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.34123 %
  Global Horizontal Routing Utilization  = 1.18948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fd06b724

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1302 ; free virtual = 4976

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fd06b724

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e28f169a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 23c601fcf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.901 | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23c601fcf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1301 ; free virtual = 4975
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.508 ; gain = 54.953 ; free physical = 1334 ; free virtual = 5007

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2755.508 ; gain = 137.398 ; free physical = 1334 ; free virtual = 5007
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.508 ; gain = 0.000 ; free physical = 1334 ; free virtual = 5007
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2755.508 ; gain = 0.000 ; free physical = 1325 ; free virtual = 5002
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
Command: report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shivamtyagi/baselinee_adder/baselinee_adder.runs/impl_1/CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
Command: report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CLA_Adder_Wrapper_level2_route_status.rpt -pb CLA_Adder_Wrapper_level2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CLA_Adder_Wrapper_level2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CLA_Adder_Wrapper_level2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CLA_Adder_Wrapper_level2_bus_skew_routed.rpt -pb CLA_Adder_Wrapper_level2_bus_skew_routed.pb -rpx CLA_Adder_Wrapper_level2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May  8 00:31:26 2020...
