{
  "module_name": "prph.h",
  "hash_id": "71a5986f366f8a3b2aea4f076a358014c9c09723912ba75065e648fafa0f6de3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlegacy/prph.h",
  "human_readable_source": " \n\n#ifndef\t__il_prph_h__\n#define __il_prph_h__\n\n \n#define PRPH_BASE\t(0x00000)\n#define PRPH_END\t(0xFFFFF)\n\n \n#define APMG_BASE\t\t\t(PRPH_BASE + 0x3000)\n#define APMG_CLK_CTRL_REG\t\t(APMG_BASE + 0x0000)\n#define APMG_CLK_EN_REG\t\t\t(APMG_BASE + 0x0004)\n#define APMG_CLK_DIS_REG\t\t(APMG_BASE + 0x0008)\n#define APMG_PS_CTRL_REG\t\t(APMG_BASE + 0x000c)\n#define APMG_PCIDEV_STT_REG\t\t(APMG_BASE + 0x0010)\n#define APMG_RFKILL_REG\t\t\t(APMG_BASE + 0x0014)\n#define APMG_RTC_INT_STT_REG\t\t(APMG_BASE + 0x001c)\n#define APMG_RTC_INT_MSK_REG\t\t(APMG_BASE + 0x0020)\n#define APMG_DIGITAL_SVR_REG\t\t(APMG_BASE + 0x0058)\n#define APMG_ANALOG_SVR_REG\t\t(APMG_BASE + 0x006C)\n\n#define APMS_CLK_VAL_MRB_FUNC_MODE\t(0x00000001)\n#define APMG_CLK_VAL_DMA_CLK_RQT\t(0x00000200)\n#define APMG_CLK_VAL_BSM_CLK_RQT\t(0x00000800)\n\n#define APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS\t(0x00400000)\n#define APMG_PS_CTRL_VAL_RESET_REQ\t\t(0x04000000)\n#define APMG_PS_CTRL_MSK_PWR_SRC\t\t(0x03000000)\n#define APMG_PS_CTRL_VAL_PWR_SRC_VMAIN\t\t(0x00000000)\n#define APMG_PS_CTRL_VAL_PWR_SRC_MAX\t\t(0x01000000)\t \n#define APMG_PS_CTRL_VAL_PWR_SRC_VAUX\t\t(0x02000000)\n#define APMG_SVR_VOLTAGE_CONFIG_BIT_MSK\t(0x000001E0)\t \n#define APMG_SVR_DIGITAL_VOLTAGE_1_32\t\t(0x00000060)\n\n#define APMG_PCIDEV_STT_VAL_L1_ACT_DIS\t\t(0x00000800)\n\n \n\n \n#define BSM_WR_CTRL_REG_BIT_START     (0x80000000)\t \n#define BSM_WR_CTRL_REG_BIT_START_EN  (0x40000000)\t \n#define BSM_DRAM_INST_LOAD            (0x80000000)\t \n\n \n#define BSM_BASE                     (PRPH_BASE + 0x3400)\n#define BSM_END                      (PRPH_BASE + 0x3800)\n\n#define BSM_WR_CTRL_REG              (BSM_BASE + 0x000)\t \n#define BSM_WR_MEM_SRC_REG           (BSM_BASE + 0x004)\t \n#define BSM_WR_MEM_DST_REG           (BSM_BASE + 0x008)\t \n#define BSM_WR_DWCOUNT_REG           (BSM_BASE + 0x00C)\t \n#define BSM_WR_STATUS_REG            (BSM_BASE + 0x010)\t \n\n \n#define BSM_DRAM_INST_PTR_REG        (BSM_BASE + 0x090)\n#define BSM_DRAM_INST_BYTECOUNT_REG  (BSM_BASE + 0x094)\n#define BSM_DRAM_DATA_PTR_REG        (BSM_BASE + 0x098)\n#define BSM_DRAM_DATA_BYTECOUNT_REG  (BSM_BASE + 0x09C)\n\n \n#define BSM_SRAM_LOWER_BOUND         (PRPH_BASE + 0x3800)\n#define BSM_SRAM_SIZE\t\t\t(1024)\t \n\n \n#define ALM_SCD_BASE                        (PRPH_BASE + 0x2E00)\n#define ALM_SCD_MODE_REG                    (ALM_SCD_BASE + 0x000)\n#define ALM_SCD_ARASTAT_REG                 (ALM_SCD_BASE + 0x004)\n#define ALM_SCD_TXFACT_REG                  (ALM_SCD_BASE + 0x010)\n#define ALM_SCD_TXF4MF_REG                  (ALM_SCD_BASE + 0x014)\n#define ALM_SCD_TXF5MF_REG                  (ALM_SCD_BASE + 0x020)\n#define ALM_SCD_SBYP_MODE_1_REG             (ALM_SCD_BASE + 0x02C)\n#define ALM_SCD_SBYP_MODE_2_REG             (ALM_SCD_BASE + 0x030)\n\n \n\n \n#define SCD_WIN_SIZE\t\t\t\t64\n#define SCD_FRAME_LIMIT\t\t\t\t64\n\n \n#define IL49_SCD_START_OFFSET\t\t0xa02c00\n\n \n#define IL49_SCD_SRAM_BASE_ADDR           (IL49_SCD_START_OFFSET + 0x0)\n\n \n#define IL49_SCD_EMPTY_BITS               (IL49_SCD_START_OFFSET + 0x4)\n\n \n#define IL49_SCD_DRAM_BASE_ADDR           (IL49_SCD_START_OFFSET + 0x10)\n\n \n#define IL49_SCD_TXFACT                   (IL49_SCD_START_OFFSET + 0x1c)\n \n#define IL49_SCD_QUEUE_WRPTR(x)  (IL49_SCD_START_OFFSET + 0x24 + (x) * 4)\n\n \n#define IL49_SCD_QUEUE_RDPTR(x)  (IL49_SCD_START_OFFSET + 0x64 + (x) * 4)\n\n \n#define IL49_SCD_QUEUECHAIN_SEL  (IL49_SCD_START_OFFSET + 0xd0)\n\n \n#define IL49_SCD_INTERRUPT_MASK  (IL49_SCD_START_OFFSET + 0xe4)\n\n \n#define IL49_SCD_QUEUE_STATUS_BITS(x)\\\n\t(IL49_SCD_START_OFFSET + 0x104 + (x) * 4)\n\n \n#define IL49_SCD_QUEUE_STTS_REG_POS_ACTIVE\t(0)\n#define IL49_SCD_QUEUE_STTS_REG_POS_TXF\t(1)\n#define IL49_SCD_QUEUE_STTS_REG_POS_WSL\t(5)\n#define IL49_SCD_QUEUE_STTS_REG_POS_SCD_ACK\t(8)\n\n \n#define IL49_SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN\t(10)\n#define IL49_SCD_QUEUE_STTS_REG_MSK\t\t(0x0007FC00)\n\n \n\n \n#define IL49_SCD_CONTEXT_DATA_OFFSET\t\t\t0x380\n#define IL49_SCD_CONTEXT_QUEUE_OFFSET(x) \\\n\t\t\t(IL49_SCD_CONTEXT_DATA_OFFSET + ((x) * 8))\n\n#define IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_POS\t\t(0)\n#define IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK\t\t(0x0000007F)\n#define IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS\t(16)\n#define IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK\t(0x007F0000)\n\n \n#define IL49_SCD_TX_STTS_BITMAP_OFFSET\t\t0x400\n\n \n#define IL49_SCD_TRANSLATE_TBL_OFFSET\t\t0x500\n\n \n#define IL49_SCD_TRANSLATE_TBL_OFFSET_QUEUE(x) \\\n\t((IL49_SCD_TRANSLATE_TBL_OFFSET + ((x) * 2)) & 0xfffffffc)\n\n#define IL_SCD_TXFIFO_POS_TID\t\t\t(0)\n#define IL_SCD_TXFIFO_POS_RA\t\t\t(4)\n#define IL_SCD_QUEUE_RA_TID_MAP_RATID_MSK\t(0x01FF)\n\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}