// Seed: 1649159978
module module_0 (
    input  tri1 id_0
    , id_8,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri  id_3,
    output wor  id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  assign id_8 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    output logic id_9,
    input wire id_10,
    input wire id_11
);
  logic id_13;
  wire  id_14;
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
  always id_9 <= id_1;
endmodule
