# æœŸæœ«è€ƒè¯•å®Œæ•´å¤ä¹ èµ„æ–™ (Final Exam Complete Review)

> **è¯´æ˜**ï¼šæœ¬æ–‡æ¡£æ±‡æ€»äº†ä¹‹å‰æ•´ç†çš„æ‰€æœ‰æœŸæœ«è€ƒè¯•é¢˜ç›®ã€‚
> **æ—¶é—´**ï¼š2025-11-30

[TOC]

## ç¬¬ä¸€éƒ¨åˆ†ï¼šå•é€‰é¢˜ (Part A - Multiple Choice)


### è¡¥å……ç»ƒä¹  - å¥—å· 3 (Set 6)

> **è¯´æ˜**ï¼šæœ¬æ–‡ä»¶æ”¶å½•äº†ç”¨æˆ·æä¾›çš„ç¬¬ 6 å¥—æœŸæœ«åœ¨çº¿ä½œä¸šé¢˜ï¼ˆ25é“å•é€‰é¢˜ + 1é“ç®€ç­”é¢˜ï¼‰ï¼Œå¹¶æ•´ç†äº†ä¸­è‹±æ–‡å¯¹ç…§ã€è¯¦ç»†è§£æåŠçŸ¥è¯†ç‚¹é“¾æ¥ã€‚
> **æ¥æº**ï¼šç”¨æˆ·è¾“å…¥ "ä»¥ä¸‹æ˜¯è¯•å·çš„æ–‡æœ¬å†…å®¹..."
> **é¢˜é‡**: 25 (é€‰æ‹©) + 1 (ç®€ç­”)
> **æ—¶é—´**ï¼š2025-11-30

## ä¸€ã€å•é€‰é¢˜ (Multiple Choice Questions)

1. **The protocol "MESI" is called ______.**
   **åè®® "MESI" è¢«ç§°ä¸º ______ã€‚**
    A. write back policy (å†™å›ç­–ç•¥)
    B. write-update protocol (å†™æ›´æ–°åè®®)
    C. write-invalidate protocol (å†™å¤±æ•ˆåè®®)
    D. write through policy (å†™é€šç­–ç•¥)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: MESI åè®®æ˜¯ä¸€ç§åŸºäº**å†™å¤±æ•ˆ (Write-Invalidate)** çš„ç¼“å­˜ä¸€è‡´æ€§åè®®ã€‚å½“ä¸€ä¸ªæ ¸å¿ƒä¿®æ”¹æ•°æ®æ—¶ï¼Œå®ƒä¼šé€šçŸ¥å…¶ä»–æ ¸å¿ƒå°†å…¶å‰¯æœ¬æ ‡è®°ä¸ºâ€œæ— æ•ˆ (Invalid)â€ï¼Œè€Œä¸æ˜¯æ›´æ–°å®ƒä»¬ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

2. **The more complicated instruction execution includes ______ cycle(s).**
   **è¾ƒå¤æ‚çš„æŒ‡ä»¤æ‰§è¡Œè¿‡ç¨‹åŒ…å« ______ ä¸ªå‘¨æœŸã€‚**
    A. 4
    B. 3
    C. 2
    D. 1

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: å…¸å‹çš„å¤æ‚æŒ‡ä»¤å‘¨æœŸåŒ…æ‹¬ï¼š**å–æŒ‡ (Fetch)** -> **é—´å€ (Indirect)** -> **æ‰§è¡Œ (Execute)**ã€‚è¿™æ„æˆäº† 3 ä¸ªä¸»è¦å‘¨æœŸã€‚ï¼ˆæ³¨ï¼šæœ‰äº›æ•™æå¯èƒ½åŠ ä¸Šä¸­æ–­å‘¨æœŸç®—4ä¸ªï¼Œä½†é’ˆå¯¹â€œæ‰§è¡Œè¿‡ç¨‹â€é€šå¸¸æŒ‡å‰ä¸‰ä¸ªï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

3. **The essence of superscalar approach is ______.**
   **è¶…æ ‡é‡ï¼ˆSuperscalarï¼‰æ–¹æ³•çš„æœ¬è´¨æ˜¯ ______ã€‚**
    A. overlapped register windows (é‡å å¯„å­˜å™¨çª—å£)
    B. many pipeline stages need less than half a clock cycle to perform tasks (è®¸å¤šæµæ°´çº¿é˜¶æ®µéœ€è¦å°‘äºåŠä¸ªæ—¶é’Ÿå‘¨æœŸæ¥æ‰§è¡Œä»»åŠ¡)
    C. parallel operations of multi-processors (å¤šå¤„ç†å™¨çš„å¹¶è¡Œæ“ä½œ)
    D. the ability to execute instructions independently in different pipelines (åœ¨ä¸åŒæµæ°´çº¿ä¸­ç‹¬ç«‹æ‰§è¡ŒæŒ‡ä»¤çš„èƒ½åŠ›)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: è¶…æ ‡é‡æ¶æ„çš„æ ¸å¿ƒåœ¨äºæ‹¥æœ‰å¤šæ¡å¹¶è¡Œçš„æŒ‡ä»¤æµæ°´çº¿ï¼Œèƒ½å¤Ÿåœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å‘å°„å¹¶æ‰§è¡Œå¤šæ¡æŒ‡ä»¤ï¼ˆInstruction Level Parallelismï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

4. **RISC rejects ______.**
   **RISC æ‹’ç» ______ã€‚**
    A. few, simple addressing modes (å°‘é‡ã€ç®€å•çš„å¯»å€æ–¹å¼)
    B. a limited and simple instruction set (æœ‰é™ä¸”ç®€å•çš„æŒ‡ä»¤é›†)
    C. few, simple instruction formats (å°‘é‡ã€ç®€å•çš„æŒ‡ä»¤æ ¼å¼)
    D. a few number of general purpose registers (å°‘é‡çš„é€šç”¨å¯„å­˜å™¨)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: RISC (ç²¾ç®€æŒ‡ä»¤é›†) çš„ç‰¹å¾æ˜¯ï¼šæŒ‡ä»¤ç®€å•ã€å¯»å€æ–¹å¼å°‘ã€æ ¼å¼ç»Ÿä¸€ï¼Œä½†å®ƒé€šå¸¸æ‹¥æœ‰**å¤§é‡ (Large number)** çš„é€šç”¨å¯„å­˜å™¨ï¼Œä»¥å‡å°‘å¯¹å†…å­˜çš„è®¿é—®ã€‚å› æ­¤å®ƒâ€œæ‹’ç»â€å°‘é‡å¯„å­˜å™¨çš„è®¾è®¡ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [12-RISCä¸CISC.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/12-RISCä¸CISC.md)
</details>

5. **The main functions of ALU are ______.**
   **ALU çš„ä¸»è¦åŠŸèƒ½æ˜¯ ______ã€‚**
    A. logic (é€»è¾‘)
    B. logic and arithmetic (é€»è¾‘å’Œç®—æœ¯)
    C. arithmetic (ç®—æœ¯)
    D. only addition (ä»…åŠ æ³•)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: Arithmetic Logic Unitï¼Œé¡¾åæ€ä¹‰ï¼Œè´Ÿè´£ç®—æœ¯è¿ç®—å’Œé€»è¾‘è¿ç®—ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [06-äºŒè¿›åˆ¶è¿ç®—.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/06-äºŒè¿›åˆ¶è¿ç®—.md)
</details>

6. **In an instruction, source and result operands can not in ______.**
   **åœ¨æŒ‡ä»¤ä¸­ï¼Œæºæ“ä½œæ•°å’Œç»“æœæ“ä½œæ•°ä¸èƒ½ä½äº ______ã€‚**
    A. shifter (ç§»ä½å™¨)
    B. CPU register (CPU å¯„å­˜å™¨)
    C. virtual memory (è™šæ‹Ÿå†…å­˜)
    D. main or cache (ä¸»å­˜æˆ–ç¼“å­˜)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æ“ä½œæ•°å¯ä»¥å­˜å‚¨åœ¨å¯„å­˜å™¨ã€å†…å­˜ï¼ˆåŒ…æ‹¬ Cache å’Œè™šæ‹Ÿå†…å­˜ï¼‰ä¸­ã€‚**ç§»ä½å™¨ (Shifter)** æ˜¯ ALU çš„ä¸€éƒ¨åˆ†ï¼Œç”¨äºæ‰§è¡Œæ“ä½œï¼Œè€Œä¸æ˜¯å­˜å‚¨æ“ä½œæ•°çš„åœ°æ–¹ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md)
</details>

7. **Several factors limit the pipeline's performance enhancement, the worse factor is ______.**
   **æœ‰å‡ ä¸ªå› ç´ é™åˆ¶äº†æµæ°´çº¿çš„æ€§èƒ½æå‡ï¼Œæœ€ç³Ÿç³•çš„å› ç´ æ˜¯ ______ã€‚**
    A. Shift instructions (ç§»ä½æŒ‡ä»¤)
    B. conditional branch instruction (æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤)
    C. Arithmetic instruction (ç®—æœ¯æŒ‡ä»¤)
    D. data transfer instructions (æ•°æ®ä¼ è¾“æŒ‡ä»¤)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: **æ¡ä»¶åˆ†æ”¯ (Conditional Branch)** ä¼šå¯¼è‡´æ§åˆ¶å†’é™© (Control Hazard)ã€‚å¦‚æœé¢„æµ‹å¤±è´¥ï¼Œæµæ°´çº¿éœ€è¦è¢«æ¸…ç©ºï¼ˆFlushï¼‰ï¼Œé€ æˆä¸¥é‡çš„æ€§èƒ½æŸå¤±ï¼ˆPipeline Stallï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

8. **The DIRECT ADDRESSING means ______.**
   **ç›´æ¥å¯»å€æ„å‘³ç€ ______ã€‚**
    A. operand includes in instruction (æ“ä½œæ•°åŒ…å«åœ¨æŒ‡ä»¤ä¸­)
    B. address of operand's address included in instruction (æ“ä½œæ•°åœ°å€çš„åœ°å€åŒ…å«åœ¨æŒ‡ä»¤ä¸­)
    C. operand been unnecessary (ä¸éœ€è¦æ“ä½œæ•°)
    D. operand's address included in instruction (æ“ä½œæ•°çš„åœ°å€åŒ…å«åœ¨æŒ‡ä»¤ä¸­)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ç›´æ¥å¯»å€ï¼šæŒ‡ä»¤ä¸­çš„åœ°å€å­—æ®µç›´æ¥ç»™å‡ºæ“ä½œæ•°çš„æœ‰æ•ˆåœ°å€ (EA = A)ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

9. **The address is known as a type of data, because it is represented by ______.**
   **åœ°å€è¢«è®¤ä¸ºæ˜¯ä¸€ç§æ•°æ®ç±»å‹ï¼Œå› ä¸ºå®ƒæ˜¯ç”¨ ______ è¡¨ç¤ºçš„ã€‚**
    A. a number of floating point (æµ®ç‚¹æ•°)
    B. a signed integer (æœ‰ç¬¦å·æ•´æ•°)
    C. an unsigned integer (æ— ç¬¦å·æ•´æ•°)
    D. a number of hexadecimal (åå…­è¿›åˆ¶æ•°)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: å†…å­˜åœ°å€é€šå¸¸è¢«è§†ä¸º**æ— ç¬¦å·æ•´æ•° (Unsigned Integer)**ï¼Œä» 0 å¼€å§‹é€’å¢ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md)
</details>

10. **If two numbers are add, and they are both positive or both negative, then overflow occurs if and only if the result has ______.**
    **å¦‚æœä¸¤ä¸ªæ•°ç›¸åŠ ï¼Œä¸”å®ƒä»¬åŒä¸ºæ­£æˆ–åŒä¸ºè´Ÿï¼Œé‚£ä¹ˆå½“ä¸”ä»…å½“ç»“æœå…·æœ‰ ______ æ—¶å‘ç”Ÿæº¢å‡ºã€‚**
    A. the opposite sign (ç›¸åçš„ç¬¦å·)
    B. a carry (è¿›ä½)
    C. the same sign (ç›¸åŒçš„ç¬¦å·)
    D. not a carry (æ— è¿›ä½)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æº¢å‡ºæ£€æµ‹è§„åˆ™ï¼šæ­£+æ­£=è´Ÿï¼Œæˆ– è´Ÿ+è´Ÿ=æ­£ï¼Œå³ç»“æœç¬¦å·ä¸æ“ä½œæ•°ç¬¦å·ç›¸åã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

11. **The aim of the indirect cycle is to get ______.**
    **é—´æ¥å‘¨æœŸçš„ç›®çš„æ˜¯è·å– ______ã€‚**
    A. an operand (æ“ä½œæ•°)
    B. an address of an operand (æ“ä½œæ•°çš„åœ°å€)
    C. an address of an instruction (æŒ‡ä»¤çš„åœ°å€)
    D. an instruction (æŒ‡ä»¤)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: é—´æ¥å‘¨æœŸç”¨äºè¯»å–å†…å­˜ä¸­å­˜æ”¾çš„**æœ‰æ•ˆåœ°å€ (Effective Address)**ï¼Œå³æ“ä½œæ•°çš„çœŸå®åœ°å€ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

12. **In RAID, parity means that more disks is used ______.**
    **åœ¨ RAID ä¸­ï¼Œæ ¡éªŒæ„å‘³ç€ä½¿ç”¨æ›´å¤šçš„ç£ç›˜æ¥ ______ã€‚**
    A. to enlarge capacity of available data in disk system (æ‰©å¤§å¯ç”¨æ•°æ®å®¹é‡)
    B. to enable the recovery of data lost due to a disk failure (ä½¿å› ç£ç›˜æ•…éšœä¸¢å¤±çš„æ•°æ®å¾—ä»¥æ¢å¤)
    C. to find and correct the read/write errors (å‘ç°å¹¶çº æ­£è¯»å†™é”™è¯¯)
    D. to improve I/O request rate of system (æé«˜ç³»ç»Ÿçš„ I/O è¯·æ±‚ç‡)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: RAID çš„æ ¡éªŒä½ï¼ˆParityï¼‰ä¸»è¦ç”¨äº**å®¹é”™ (Fault Tolerance)**ï¼Œå½“ä¸€å—ç›˜åæ‰æ—¶ï¼Œåˆ©ç”¨æ ¡éªŒä¿¡æ¯é‡å»ºæ•°æ®ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

13. **The negation of an 8-bit twos complement ______ is changed to a 16-bit that equal to 1111 1111 1101 0011.**
    **ä¸€ä¸ª 8 ä½è¡¥ç  ______ çš„è´Ÿå€¼è½¬æ¢ä¸º 16 ä½åç­‰äº 1111 1111 1101 0011ã€‚**
    A. 0101 0011
    B. 1101 0011
    C. 0010 1101
    D. 1010 1101

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**:
> 1.  ç›®æ ‡ 16 ä½æ•°ï¼š`1111 1111 1101 0011`ã€‚è¿™æ˜¯ä¸€ä¸ªè´Ÿæ•°ï¼ˆç¬¦å·ä½æ‰©å±•äº† 1ï¼‰ã€‚
> 2.  æˆªå–ä½ 8 ä½ï¼š`1101 0011`ã€‚è¿™æ˜¯æŸä¸ªæ•° $X$ çš„è´Ÿå€¼ï¼ˆå³ $-X$ï¼‰ã€‚
> 3.  é¢˜ç›®é—®çš„æ˜¯åŸå§‹çš„ 8 ä½è¡¥ç  $X$ æ˜¯å¤šå°‘ã€‚
> 4.  å·²çŸ¥ $-X = 1101 0011$ã€‚
> 5.  æ±‚ $X$ï¼ˆå³æ±‚ $-(-X)$ï¼‰ï¼šå¯¹ `1101 0011` å–ååŠ  1ã€‚
> *   å–åï¼š`0010 1100`
> *   åŠ  1ï¼š`0010 1101`
> 6.  æ‰€ä»¥åŸå§‹æ•°æ˜¯ `0010 1101`ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

14. **RAID level(s) ______ make use of a parallel access technique.**
    **RAID çº§åˆ« ______ ä½¿ç”¨äº†å¹¶è¡Œè®¿é—®æŠ€æœ¯ã€‚**
    A. 3
    B. 4
    C. 5
    D. all

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: RAID 2 å’Œ RAID 3 ä½¿ç”¨åŒæ­¥æ—‹è½¬å’Œæ¡å¸¦åŒ–ï¼Œå±äºå¹¶è¡Œè®¿é—®ã€‚RAID 4, 5, 6 ä¾§é‡äºç‹¬ç«‹è®¿é—®ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

15. **The disadvantage of IMMEDIATE ADDRESSING is ______.**
    **ç«‹å³å¯»å€çš„ç¼ºç‚¹æ˜¯ ______ã€‚**
    A. more memory reference (æ›´å¤šå†…å­˜å¼•ç”¨)
    B. large value range (å¤§æ•°å€¼èŒƒå›´)
    C. less memory reference (æ›´å°‘å†…å­˜å¼•ç”¨)
    D. limit value range (é™åˆ¶æ•°å€¼èŒƒå›´)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ç«‹å³æ•°ç›´æ¥ç¼–ç åœ¨æŒ‡ä»¤ä¸­ï¼Œå—é™äºæŒ‡ä»¤å­—é•¿ï¼Œæ— æ³•è¡¨ç¤ºå¾ˆå¤§çš„æ•°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

16. **After an instruction is processed, the address of the next instruction is in ______ register.**
    **ä¸€æ¡æŒ‡ä»¤å¤„ç†å®Œåï¼Œä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€åœ¨ ______ å¯„å­˜å™¨ä¸­ã€‚**
    A. MAR
    B. SP
    C. IR
    D. PC

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: **PC (Program Counter)** å§‹ç»ˆæŒ‡å‘ä¸‹ä¸€æ¡è¦å–å‡ºçš„æŒ‡ä»¤ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

17. **DMA means ______.**
    **DMA æ„å‘³ç€ ______ã€‚**
    A. CPU Directly Manages Address bus (CPU ç›´æ¥ç®¡ç†åœ°å€æ€»çº¿)
    B. "Direct Memory Addressing" mode ("ç›´æ¥å†…å­˜å¯»å€"æ¨¡å¼)
    C. Auxiliary Magnetic Disk (è¾…åŠ©ç£ç›˜)
    D. I/O Directly Accesses Memory data (I/O ç›´æ¥è®¿é—®å†…å­˜æ•°æ®)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: Direct Memory Accessï¼ŒI/O è®¾å¤‡ç›´æ¥ä¸å†…å­˜äº¤æ¢æ•°æ®ï¼Œä¸ç»è¿‡ CPUã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [24-DMAæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/24-DMAæŠ€æœ¯.md)
</details>

18. **Booth's algorithm is used for Twos complement ______.**
    **Booth ç®—æ³•ç”¨äºè¡¥ç çš„ ______ã€‚**
    A. addition (åŠ æ³•)
    B. subtraction (å‡æ³•)
    C. multiplication (ä¹˜æ³•)
    D. division (é™¤æ³•)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: Booth ç®—æ³•æ˜¯å¸¦ç¬¦å·ä¹˜æ³•ç®—æ³•ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [06-äºŒè¿›åˆ¶è¿ç®—.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/06-äºŒè¿›åˆ¶è¿ç®—.md)
</details>

19. **We can classify the registers in CPU into two types. They are: ______.**
    **æˆ‘ä»¬å¯ä»¥å°† CPU ä¸­çš„å¯„å­˜å™¨åˆ†ä¸ºä¸¤ç±»ã€‚å®ƒä»¬æ˜¯ï¼š______ã€‚**
    A. data registers hold DATA only and address registers use for ADDRESS calculation
    B. general-purpose registers and special purpose registers
    C. arithmetic calculation and Boolean (logic) calculation
    D. user-visible registers and control/status registers

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ä»ä½“ç³»ç»“æ„è§’åº¦ï¼Œå¯„å­˜å™¨é€šå¸¸åˆ†ä¸ºï¼š**ç”¨æˆ·å¯è§å¯„å­˜å™¨ (User-visible)**ï¼ˆå¦‚é€šç”¨å¯„å­˜å™¨ã€æ•°æ®/åœ°å€å¯„å­˜å™¨ï¼Œç¨‹åºå‘˜å¯ç”¨ï¼‰å’Œ **æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨ (Control/Status)**ï¼ˆå¦‚ PC, IR, MAR, MBR, PSWï¼Œç”± CPU å†…éƒ¨æ§åˆ¶ä½¿ç”¨ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

20. **The key concept of Von Neumann machine is ______.**
    **å†¯Â·è¯ºä¼Šæ›¼æœºå™¨çš„æ ¸å¿ƒæ¦‚å¿µæ˜¯ ______ã€‚**
    A. Combination of Arithmetic-logic unit and control unit
    B. binary instructions and data
    C. structure and function
    D. instructions stored in memory as data doing

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: **å­˜å‚¨ç¨‹åº (Stored Program)** æ¦‚å¿µï¼šæŒ‡ä»¤å’Œæ•°æ®ä¸€æ ·å­˜å‚¨åœ¨å†…å­˜ä¸­ï¼Œå¹¶ä¸”å¯ä»¥è¢«è¯»å†™å’Œå¤„ç†ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md)
</details>

21. **The bit long of Program Counter (PC) depends on ______.**
    **ç¨‹åºè®¡æ•°å™¨ (PC) çš„ä½é•¿å–å†³äº ______ã€‚**
    A. capacity of memory (å†…å­˜å®¹é‡)
    B. length of instruction (æŒ‡ä»¤é•¿åº¦)
    C. number of I/O devices (I/O è®¾å¤‡æ•°é‡)
    D. width of data bus (æ•°æ®æ€»çº¿å®½åº¦)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: PC å­˜æ”¾çš„æ˜¯å†…å­˜åœ°å€ã€‚å› æ­¤ PC çš„ä½æ•°å†³å®šäº† CPU èƒ½å¯»å€çš„æœ€å¤§å†…å­˜ç©ºé—´ï¼ˆAddress Spaceï¼‰ã€‚ä¾‹å¦‚ 32 ä½ PC å¯ä»¥å¯»å€ 4GB å†…å­˜ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

22. **The capacity of a memory chip is 256Kbit, it has 8 DATA lines, and so it has ______ ADDRESS lines.**
    **ä¸€ä¸ªå†…å­˜èŠ¯ç‰‡å®¹é‡ä¸º 256Kbitï¼Œæœ‰ 8 æ¡æ•°æ®çº¿ï¼Œå› æ­¤å®ƒæœ‰ ______ æ¡åœ°å€çº¿ã€‚**
    A. 10
    B. 15
    C. 18
    D. 20

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**:
> *   æ€»å®¹é‡ = 256 Kbitã€‚
> *   æ•°æ®çº¿ = 8 ä½ (1 Byte)ã€‚
> *   åœ°å€å•å…ƒæ•° = æ€»å®¹é‡ / å­—é•¿ = 256 Kbit / 8 bit = 32 Kã€‚
> *   $32 K = 2^5 \times 2^{10} = 2^{15}$ã€‚
> *   æ‰€ä»¥éœ€è¦ 15 æ¡åœ°å€çº¿ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

23. **Using virtual memory is for ______.**
    **ä½¿ç”¨è™šæ‹Ÿå†…å­˜æ˜¯ä¸ºäº† ______ã€‚**
    A. improving the access speed of main memory (æé«˜ä¸»å­˜è®¿é—®é€Ÿåº¦)
    B. enlarge the capacity of main memory (æ‰©å¤§ä¸»å­˜å®¹é‡)
    C. replacing the cache (æ›¿ä»£ Cache)
    D. improving the access speed of disk (æé«˜ç£ç›˜è®¿é—®é€Ÿåº¦)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: è™šæ‹Ÿå†…å­˜çš„ä¸»è¦ç›®çš„æ˜¯ç»™ç¨‹åºå‘˜æä¾›ä¸€ä¸ªæ¯”å®é™…ç‰©ç†å†…å­˜å¤§å¾—å¤šçš„**é€»è¾‘åœ°å€ç©ºé—´**ï¼ˆEnlarge logical capacityï¼‰ï¼Œè®©ç¨‹åºä»¥ä¸ºè‡ªå·±æ‹¥æœ‰å¾ˆå¤§çš„å†…å­˜ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

24. **If the speed of main memory is as fast as CPU, which technique is not necessary.**
    **å¦‚æœä¸»å­˜é€Ÿåº¦å’Œ CPU ä¸€æ ·å¿«ï¼Œå“ªé¡¹æŠ€æœ¯å°±ä¸éœ€è¦äº†ã€‚**
    A. DMA
    B. Interrupt
    C. Cache
    D. Pipeline

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: Cache çš„å­˜åœ¨å°±æ˜¯ä¸ºäº†ç¼“è§£ CPU å’Œä¸»å­˜ä¹‹é—´çš„é€Ÿåº¦å·®å¼‚ï¼ˆMemory Wallï¼‰ã€‚å¦‚æœé€Ÿåº¦åŒ¹é…ï¼ŒCache å°±å¤±å»äº†å­˜åœ¨çš„æ„ä¹‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

25. **There are three kinds of BUSEs. Which is not belong to them?**
    **æ€»çº¿æœ‰ä¸‰ç§ã€‚å“ªä¸€ç§ä¸å±äºå®ƒä»¬ï¼Ÿ**
    A. address bus (åœ°å€æ€»çº¿)
    B. system bus (ç³»ç»Ÿæ€»çº¿)
    C. data bus (æ•°æ®æ€»çº¿)
    D. control bus (æ§åˆ¶æ€»çº¿)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: åŸºç¡€æ€»çº¿ç±»å‹æ˜¯ï¼šæ•°æ®ã€åœ°å€ã€æ§åˆ¶ã€‚ç³»ç»Ÿæ€»çº¿æ˜¯å®ƒä»¬çš„é›†åˆç»Ÿç§°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [22-æ€»çº¿ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/22-æ€»çº¿ç³»ç»Ÿ.md)
</details>

## å››ã€ç®€ç­”é¢˜ (Short Answer Questions)

**é¢˜ç›® (Question):**
In multi-processor systems, MESI protocol is used to solve the problem of cache coherence. For MESI, the data cache... (Incomplete in source, inferred as asking for state description or transition)
åœ¨å¤šå¤„ç†å™¨ç³»ç»Ÿä¸­ï¼ŒMESI åè®®ç”¨äºè§£å†³ç¼“å­˜ä¸€è‡´æ€§é—®é¢˜ã€‚å¯¹äº MESIï¼Œæ•°æ®ç¼“å­˜...

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹è§£æ (View Explanation)</strong></summary>

> *   **è§£æ (Explanation)**:
> é¢˜ç›®æ–‡æœ¬ä¸å®Œæ•´ï¼Œä½†æ ¹æ®ä¸Šä¸‹æ–‡ï¼Œé€šå¸¸è€ƒå¯Ÿ MESI çš„å››ç§çŠ¶æ€å«ä¹‰ï¼š
> *   **M (Modified)**: å·²ä¿®æ”¹ã€‚æ•°æ®åªå­˜åœ¨äºå½“å‰ Cache ä¸­ï¼Œä¸”å·²ä¿®æ”¹ï¼ˆDirtyï¼‰ï¼Œä¸ä¸»å­˜ä¸ä¸€è‡´ã€‚
> *   **E (Exclusive)**: ç‹¬å ã€‚æ•°æ®åªå­˜åœ¨äºå½“å‰ Cache ä¸­ï¼Œä½†æœªä¿®æ”¹ï¼ˆCleanï¼‰ï¼Œä¸ä¸»å­˜ä¸€è‡´ã€‚
> *   **S (Shared)**: å…±äº«ã€‚æ•°æ®å­˜åœ¨äºå¤šä¸ª Cache ä¸­ï¼Œä¸”æœªä¿®æ”¹ï¼ˆCleanï¼‰ï¼Œä¸ä¸»å­˜ä¸€è‡´ã€‚
> *   **I (Invalid)**: æ— æ•ˆã€‚å½“å‰ Cache è¡Œæ— æ•ˆã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

### è¡¥å……ç»ƒä¹  - å¥—å· 4 (Set 7)

> **è¯´æ˜**ï¼šæœ¬æ–‡ä»¶æ”¶å½•äº†ç”¨æˆ·æä¾›çš„ç¬¬ 7 å¥—æœŸæœ«åœ¨çº¿ä½œä¸šé¢˜ï¼ˆ40é“å•é€‰é¢˜ + 5é“ä¸»è§‚é¢˜ï¼‰ï¼Œå¹¶æ•´ç†äº†ä¸­è‹±æ–‡å¯¹ç…§ã€è¯¦ç»†è§£æåŠçŸ¥è¯†ç‚¹é“¾æ¥ã€‚
> **æ¥æº**ï¼šç”¨æˆ·è¾“å…¥ "å¤§è¿äº¤é€šå¤§å­¦è¯•å·..."
> **é¢˜é‡**: 40 (é€‰æ‹©) + 5 (ä¸»è§‚)
> **æ—¶é—´**ï¼š2025-11-30

## PART A. é€‰æ‹©é¢˜ (Multiple Choice Questions)

1. **The instruction decoder is located between ______.**
   **æŒ‡ä»¤è¯‘ç å™¨ä½äº ______ ä¹‹é—´ã€‚**
    A. CPU and memory (CPU å’Œå†…å­˜)
    B. Instruction Register and Control Unit (æŒ‡ä»¤å¯„å­˜å™¨å’Œæ§åˆ¶å•å…ƒ)
    C. registers and ALU (å¯„å­˜å™¨å’Œ ALU)
    D. Program Counter and Instruction Rigester (ç¨‹åºè®¡æ•°å™¨å’ŒæŒ‡ä»¤å¯„å­˜å™¨)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: æŒ‡ä»¤è¯‘ç å™¨ (Instruction Decoder) çš„ä½œç”¨æ˜¯å°†æŒ‡ä»¤å¯„å­˜å™¨ (IR) ä¸­çš„æ“ä½œç  (Opcode) ç¿»è¯‘æˆæ§åˆ¶ä¿¡å·ï¼Œä¼ é€ç»™æ§åˆ¶å•å…ƒ (Control Unit) æ‰§è¡Œã€‚å› æ­¤å®ƒä½äº IR å’Œ CU ä¹‹é—´ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

2. **The most complex instruction execution may include ____cycle(s).**
   **æœ€å¤æ‚çš„æŒ‡ä»¤æ‰§è¡Œå¯èƒ½åŒ…æ‹¬ ____ ä¸ªå‘¨æœŸã€‚**
    A. 4
    B. 3
    C. 2
    D. 1

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: å®Œæ•´çš„æŒ‡ä»¤å‘¨æœŸé€šå¸¸åŒ…å« 4 ä¸ªå­å‘¨æœŸï¼š**å–æŒ‡ (Fetch)**ã€**é—´å€ (Indirect)**ã€**æ‰§è¡Œ (Execute)**ã€**ä¸­æ–­ (Interrupt)**ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

3. **______ gives the concept of stored program.**
   **______ æå‡ºäº†å­˜å‚¨ç¨‹åºçš„æ¦‚å¿µã€‚**
    A. Bill Gates
    B. Gordon Moore
    C. William Stallings
    D. John von Neumann

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: å†¯Â·è¯ºä¼Šæ›¼ (John von Neumann) æå‡ºäº†å­˜å‚¨ç¨‹åºæ¦‚å¿µã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md)
</details>

4. **Pipeline's performance depends on ______.**
   **æµæ°´çº¿çš„æ€§èƒ½å–å†³äº ______ã€‚**
    A. the number of stages (çº§æ•°)
    B. the length of instruction (æŒ‡ä»¤é•¿åº¦)
    C. the number of instructions in instruction set (æŒ‡ä»¤é›†ä¸­çš„æŒ‡ä»¤æ•°é‡)
    D. the length of operand (æ“ä½œæ•°é•¿åº¦)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: ç†æƒ³æƒ…å†µä¸‹ï¼Œæµæ°´çº¿çš„åŠ é€Ÿæ¯”ä¸**çº§æ•° (Number of stages)** æˆæ­£æ¯”ã€‚çº§æ•°è¶Šå¤šï¼ˆæ·±åº¦è¶Šæ·±ï¼‰ï¼Œæ½œåœ¨çš„ä¸»é¢‘è¶Šé«˜ï¼Œååç‡è¶Šé«˜ï¼ˆä½†ä¹Ÿå—é™äºå†’é™©å’Œå¼€é”€ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

5. **The main functions of ALU are ______.**
   **ALU çš„ä¸»è¦åŠŸèƒ½æ˜¯ ______ã€‚**
    A. logic operations (é€»è¾‘è¿ç®—)
    B. both A & C (A å’Œ C éƒ½æ˜¯)
    C. arithmetic operations (ç®—æœ¯è¿ç®—)
    D. addition, subtract, multiplication and division (åŠ å‡ä¹˜é™¤)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: ALU (Arithmetic Logic Unit) è´Ÿè´£ç®—æœ¯è¿ç®— (Arithmetic) å’Œé€»è¾‘è¿ç®— (Logic)ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

6. **In an instruction, source or result operands can not in ______.**
   **åœ¨æŒ‡ä»¤ä¸­ï¼Œæºæˆ–ç»“æœæ“ä½œæ•°ä¸èƒ½åœ¨ ______ ä¸­ã€‚**
    A. main memory (ä¸»å­˜)
    B. CPU register (CPU å¯„å­˜å™¨)
    C. I/O (è¾“å…¥/è¾“å‡º)
    D. all of A, B and C

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: è™½ç„¶ I/O ç«¯å£å¯ä»¥è¢«å¯»å€ï¼Œä½†åœ¨é€šç”¨æŒ‡ä»¤é›†ä¸­ï¼Œæ“ä½œæ•°é€šå¸¸ç›´æ¥æ¥è‡ª**å¯„å­˜å™¨**æˆ–**å†…å­˜**ã€‚I/O è®¿é—®é€šå¸¸éœ€è¦ä¸“é—¨çš„æŒ‡ä»¤ (IN/OUT) æˆ–é€šè¿‡å†…å­˜æ˜ å°„ I/O è§†ä¸ºå†…å­˜åœ°å€ï¼Œè€Œä¸æ˜¯ä½œä¸ºæ™®é€šç®—æœ¯æŒ‡ä»¤çš„ç›´æ¥æ“ä½œæ•°ä½ç½®ï¼ˆç›¸æ¯”ä¹‹ä¸‹ï¼ŒRegister å’Œ Memory æ˜¯æœ€æ ‡å‡†çš„ï¼‰ã€‚*æ³¨ï¼šæ­¤é¢˜æœ‰ä¸€å®šæ­§ä¹‰ï¼Œä½†åœ¨å¸¸è§é€‰é¡¹ä¸­ï¼ŒALU ä¸èƒ½ç›´æ¥å¯¹ I/O è®¾å¤‡è¿›è¡Œç®—æœ¯è¿ç®—ï¼Œå¿…é¡»å…ˆè¯»å…¥å¯„å­˜å™¨ã€‚*
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md)
</details>

7. **Some type of instruction limit the pipeline's performance, the worst one is ______.**
   **æŸç§ç±»å‹çš„æŒ‡ä»¤é™åˆ¶äº†æµæ°´çº¿çš„æ€§èƒ½ï¼Œæœ€ç³Ÿç³•çš„æ˜¯ ______ã€‚**
    A. I/O instructions
    B. conditional branch instruction (æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤)
    C. Arithmetic instruction
    D. data transfer instructions

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: **æ¡ä»¶åˆ†æ”¯ (Conditional Branch)** å¼•èµ·çš„æ§åˆ¶å†’é™© (Control Hazard) ä¼šå¯¼è‡´æµæ°´çº¿æ–­æµ (Flush)ï¼Œé€ æˆä¸¥é‡çš„æ€§èƒ½æŸå¤±ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

8. **The direct addressing mode means ______.**
   **ç›´æ¥å¯»å€æ–¹å¼æ„å‘³ç€ ______ã€‚**
    A. operand includes in instruction
    B. address of operand's address included in instruction
    C. operand been unnecessary
    D. operand's address included in instruction (æ“ä½œæ•°çš„åœ°å€åŒ…å«åœ¨æŒ‡ä»¤ä¸­)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ç›´æ¥å¯»å€ï¼šæŒ‡ä»¤åœ°å€å­—æ®µ = æ“ä½œæ•°æœ‰æ•ˆåœ°å€ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

9. **The address is known as a type of data, because it is represented by ______.**
   **åœ°å€è¢«è®¤ä¸ºæ˜¯ä¸€ç§æ•°æ®ç±»å‹ï¼Œå› ä¸ºå®ƒæ˜¯ç”¨ ______ è¡¨ç¤ºçš„ã€‚**
    A. a number of floating point
    B. a signed integer
    C. an unsigned integer (æ— ç¬¦å·æ•´æ•°)
    D. a number of decimal

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: å†…å­˜åœ°å€æ˜¯æ— ç¬¦å·æ•´æ•°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md)
</details>

10. **If two's complement 1111 1111 and 1111 1111 are added, the sum in decimal representation is ______.**
    **å¦‚æœè¡¥ç  1111 1111 å’Œ 1111 1111 ç›¸åŠ ï¼Œå…¶åè¿›åˆ¶å’Œæ˜¯ ______ã€‚**
    A. -1
    B. -2
    C. -126
    D. overflow

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**:
> *   8ä½è¡¥ç  `1111 1111` = -1ã€‚
> *   (-1) + (-1) = -2ã€‚
> *   äºŒè¿›åˆ¶åŠ æ³•ï¼š`1111 1111` + `1111 1111` = `1 1111 1110` (èˆå¼ƒè¿›ä½) = `1111 1110`ã€‚
> *   `1111 1110` è¡¥ç  = -2ã€‚æœªæº¢å‡ºã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [06-äºŒè¿›åˆ¶è¿ç®—.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/06-äºŒè¿›åˆ¶è¿ç®—.md)
</details>

11. **The aim of the indirect cycle is to ______.**
    **é—´æ¥å‘¨æœŸçš„ç›®çš„æ˜¯ ______ã€‚**
    A. get an operand
    B. write a result
    C. get the address of operand (è·å–æ“ä½œæ•°çš„åœ°å€)
    D. fetch an instruction

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: é—´æ¥å‘¨æœŸè®¿é—®å†…å­˜ä»¥è·å–æ“ä½œæ•°çš„**æœ‰æ•ˆåœ°å€**ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

12. **In RAID, ______ is most important.**
    **åœ¨ RAID ä¸­ï¼Œ______ æ˜¯æœ€é‡è¦çš„ã€‚**
    A. to enlarge capacity of available data in disk system
    B. to enable the recovery of data lost due to a disk failure (ä½¿å› ç£ç›˜æ•…éšœä¸¢å¤±çš„æ•°æ®å¾—ä»¥æ¢å¤)
    C. to find and correct the read/write errors
    D. to improve I/O request rate of system

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: RAID (Redundant Array of Independent Disks) çš„æ ¸å¿ƒä¼˜åŠ¿ä¹‹ä¸€æ˜¯**å†—ä½™ (Redundancy)**ï¼Œç”¨äºæ•°æ®æ¢å¤ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

13. **The 8-bit twos complement 1010 1101 is extended to a 16-bit ______.**
    **8 ä½è¡¥ç  1010 1101 æ‰©å±•ä¸º 16 ä½æ˜¯ ______ã€‚**
    A. 0000 0000 0101 0011
    B. 1111 1111 1010 1101
    C. 0000 0000 1010 1101
    D. 1000 0000 0101 1101

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: è¡¥ç æ‰©å±•è§„åˆ™ï¼š**ç¬¦å·ä½æ‰©å±• (Sign Extension)**ã€‚
> *   åŸç¬¦å·ä½æ˜¯ 1 (è´Ÿæ•°)ã€‚
> *   æ‰€ä»¥åœ¨é«˜ä½å¡«å…… 1ã€‚
> *   ç»“æœï¼š`1111 1111 1010 1101`ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

14. **RAID level(s) ______ make use of distributed parity technique.**
    **RAID çº§åˆ« ______ ä½¿ç”¨äº†åˆ†å¸ƒå¼æ ¡éªŒæŠ€æœ¯ã€‚**
    A. 3
    B. 4
    C. 5
    D. all

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: RAID 5 ä½¿ç”¨**åˆ†å¸ƒå¼å¥‡å¶æ ¡éªŒ (Distributed Parity)**ï¼Œå°†æ ¡éªŒå—åˆ†æ•£å­˜å‚¨åœ¨æ‰€æœ‰ç£ç›˜ä¸Šï¼Œé¿å…äº† RAID 4 çš„æ ¡éªŒç›˜ç“¶é¢ˆã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

15. **The disadvantage of direct ADDRESSING is ______.**
    **ç›´æ¥å¯»å€çš„ç¼ºç‚¹æ˜¯ ______ã€‚**
    A. more memory reference
    B. large value range
    C. limit memory address range (é™åˆ¶å†…å­˜åœ°å€èŒƒå›´)
    D. limit value range

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: ç›´æ¥å¯»å€çš„åœ°å€å­—æ®µä½æ•°å›ºå®šï¼Œé™åˆ¶äº†å¯å¯»å€çš„å†…å­˜ç©ºé—´å¤§å°ï¼ˆä¾‹å¦‚ 8 ä½åœ°å€åªèƒ½å¯»å€ 256 å­—èŠ‚ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

16. **After an instruction is fetched, the address of the address of next instruction may be in ______ register.**
    **æŒ‡ä»¤å–å‡ºåï¼Œä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€å¯èƒ½åœ¨ ______ å¯„å­˜å™¨ä¸­ã€‚**
    A. MAR
    B. SP
    C. AC
    D. PC

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: PC å§‹ç»ˆä¿å­˜ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

17. **DMA means ______.**
    **DMA æ„å‘³ç€ ______ã€‚**
    A. CPU Directly Manages Address bus
    B. "Direct Memory Addressing" mode
    C. Another Magnetic Disks
    D. I/O Directly Accesses Memory data (I/O ç›´æ¥è®¿é—®å†…å­˜æ•°æ®)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: Direct Memory Accessã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [24-DMAæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/24-DMAæŠ€æœ¯.md)
</details>

18. **On address mapping of cache, any block of main memory must be mapped to fixed set and any line of cache, it is ______.**
    **åœ¨ Cache åœ°å€æ˜ å°„ä¸­ï¼Œä¸»å­˜çš„ä»»æ„å—å¿…é¡»æ˜ å°„åˆ°å›ºå®šçš„ç»„å’Œï¼ˆè¯¥ç»„å†…çš„ï¼‰ä»»æ„è¡Œï¼Œè¿™æ˜¯ ______ã€‚**
    A. Associative Mapping
    B. Direct Mapping
    C. Set Associative Mapping (ç»„ç›¸è”æ˜ å°„)
    D. Random Mapping

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: æ˜ å°„åˆ°â€œå›ºå®šç»„â€ä¸­çš„â€œä»»æ„è¡Œâ€ï¼Œæ˜¯ç»„ç›¸è”æ˜ å°„çš„ç‰¹å¾ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

19. **The access mode of memory system is known as ______.**
    **å†…å­˜ç³»ç»Ÿçš„è®¿é—®æ¨¡å¼è¢«ç§°ä¸º ______ã€‚**
    A. sequence access
    B. random access (éšæœºè®¿é—®)
    C. direct access
    D. associative access

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: ä¸»å­˜ï¼ˆRAMï¼‰æ˜¯**éšæœºå­˜å–å­˜å‚¨å™¨ (Random Access Memory)**ï¼Œæ„å‘³ç€è®¿é—®ä»»æ„åœ°å€çš„æ—¶é—´æ˜¯ç›¸åŒçš„ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

20. **Memory cell of 1-transistor and 1-capacitor(ç”µå®¹) is ______.**
    **ç”± 1 ä¸ªæ™¶ä½“ç®¡å’Œ 1 ä¸ªç”µå®¹ç»„æˆçš„å­˜å‚¨å•å…ƒæ˜¯ ______ã€‚**
    A. flash
    B. static RAM
    C. EPROM
    D. dynamic RAM (åŠ¨æ€ RAM)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: DRAM (Dynamic RAM) ä½¿ç”¨ç”µå®¹å­˜å‚¨ç”µè·æ¥è¡¨ç¤ºæ•°æ®ï¼Œç»“æ„ç®€å•ï¼ˆ1T1Cï¼‰ï¼Œå¯†åº¦é«˜ï¼Œä½†éœ€è¦åˆ·æ–°ã€‚SRAM ä½¿ç”¨è§¦å‘å™¨ï¼ˆ6Tï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

21. **The signals of interrupt request and acknowledgement exchange between CPU and requesting I/O module. The acknowledgement occurs in ______ cycle.**
    **ä¸­æ–­è¯·æ±‚å’Œç¡®è®¤ä¿¡å·åœ¨ CPU å’Œè¯·æ±‚ I/O æ¨¡å—ä¹‹é—´äº¤æ¢ã€‚ç¡®è®¤å‘ç”Ÿåœ¨ ______ å‘¨æœŸã€‚**
    A. fetch
    B. indirection
    C. interruption (ä¸­æ–­)
    D. execution

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: CPU åœ¨æŒ‡ä»¤æ‰§è¡Œå®Œæ¯•åï¼Œè¿›å…¥**ä¸­æ–­å‘¨æœŸ (Interrupt Cycle)** æ£€æŸ¥ä¸­æ–­è¯·æ±‚å¹¶å‘é€ç¡®è®¤ä¿¡å·ï¼ˆInterrupt Acknowledgeï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [25-ä¸­æ–­ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/25-ä¸­æ–­ç³»ç»Ÿ.md)
</details>

22. **Cache's write-through policy means write operation to main memory ______.**
    **Cache çš„å†™é€šç­–ç•¥æ„å‘³ç€å¯¹ä¸»å­˜çš„å†™æ“ä½œ ______ã€‚**
    A. as well as to cache (ä¸ Cache åŒæ—¶è¿›è¡Œ)
    B. only when the cache line is replaced
    C. when the difference between cache and main memory is found
    D. only when direct mapping is used

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: **å†™é€š (Write-Through)**ï¼šæ¯æ¬¡å†™ Cache æ—¶ï¼ŒåŒæ—¶ä¹Ÿå†™ä¸»å­˜ï¼Œä¿æŒä¸¤è€…ä¸€è‡´ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

23. **Which type of storage element is non-volatile?**
    **å“ªç§ç±»å‹çš„å­˜å‚¨å…ƒä»¶æ˜¯éæ˜“å¤±æ€§çš„ï¼Ÿ**
    A. ROM (åªè¯»å­˜å‚¨å™¨)
    B. register
    C. DRAM
    D. SRAM

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: ROM (Read-Only Memory) æ–­ç”µåæ•°æ®ä¸ä¸¢å¤±ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

24. **If the speed of main memory is as fast as CPU, which technique is not necessary.**
    **å¦‚æœä¸»å­˜é€Ÿåº¦å’Œ CPU ä¸€æ ·å¿«ï¼Œå“ªé¡¹æŠ€æœ¯å°±ä¸éœ€è¦äº†ã€‚**
    A. DMA
    B. Interrupt
    C. Cache mapping (Cache æ˜ å°„/Cache æŠ€æœ¯)
    D. instruction Pipeline

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: Cache çš„ä½œç”¨æ˜¯è§£å†³é€Ÿåº¦åŒ¹é…é—®é¢˜ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

25. **There are three kinds of BUSes. Which is not belong to them?**
    **æ€»çº¿æœ‰ä¸‰ç§ã€‚å“ªä¸€ç§ä¸å±äºå®ƒä»¬ï¼Ÿ**
    A. address bus
    B. system bus (ç³»ç»Ÿæ€»çº¿)
    C. data bus
    D. control bus

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: åŸºç¡€åˆ†ç±»æ˜¯æ•°æ®ã€åœ°å€ã€æ§åˆ¶ã€‚ç³»ç»Ÿæ€»çº¿æ˜¯ç»Ÿç§°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [22-æ€»çº¿ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/22-æ€»çº¿ç³»ç»Ÿ.md)
</details>

26. **______ refers to transferring between computer and memory?**
    **______ æŒ‡çš„æ˜¯åœ¨è®¡ç®—æœºå’Œå†…å­˜ä¹‹é—´è¿›è¡Œä¼ è¾“ï¼Ÿ**
    A. data movement (æ•°æ®ç§»åŠ¨)
    B. data processing
    C. data storage
    D. data control

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æ•°æ®ç§»åŠ¨ï¼ˆData Movement / Transferï¼‰æŒ‡ä»¤è´Ÿè´£åœ¨ CPUï¼ˆå¯„å­˜å™¨ï¼‰å’Œå†…å­˜ä¹‹é—´ä¼ é€æ•°æ®ï¼ˆå¦‚ LOAD, STOREï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [11-æŒ‡ä»¤åˆ†ç±».md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/11-æŒ‡ä»¤åˆ†ç±».md)
</details>

27. **Generally ______ cache in CPU is(are) divided to Instruction cache and Data cache.**
    **é€šå¸¸ CPU ä¸­çš„ ______ Cache è¢«åˆ†ä¸ºæŒ‡ä»¤ Cache å’Œæ•°æ® Cacheã€‚**
    A. L1 (ä¸€çº§)
    B. L2
    C. both L1 and L2
    D. neither L1 nor L2

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: **L1 Cache** é€šå¸¸é‡‡ç”¨**å“ˆä½›æ¶æ„ (Harvard Architecture)**ï¼Œå³åˆ†ä¸ºç‹¬ç«‹çš„ I-Cache å’Œ D-Cacheï¼Œä»¥æ”¯æŒæŒ‡ä»¤æµæ°´çº¿å¹¶è¡Œè¯»å–æŒ‡ä»¤å’Œæ•°æ®ã€‚L2/L3 é€šå¸¸æ˜¯ç»Ÿä¸€çš„ (Unified)ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

28. **The register holds points the top of the stack.**
    **ä¿å­˜æ ˆé¡¶æŒ‡é’ˆçš„å¯„å­˜å™¨ã€‚**
    A. PC
    B. SP (æ ˆæŒ‡é’ˆ)
    C. MAR
    D. MBR

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: **SP (Stack Pointer)** æŒ‡å‘å †æ ˆé¡¶éƒ¨ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

29. **Before DMA operation, DMA controller must send some signal to CPU for getting the control of BUS, which is called ______:**
    **åœ¨ DMA æ“ä½œä¹‹å‰ï¼ŒDMA æ§åˆ¶å™¨å¿…é¡»å‘ CPU å‘é€ä¿¡å·ä»¥è·å–æ€»çº¿æ§åˆ¶æƒï¼Œè¿™è¢«ç§°ä¸º ______ï¼š**
    A. DMA request (DMA è¯·æ±‚ / æ€»çº¿è¯·æ±‚)
    B. interrupt request
    C. interrupt acknowledgement
    D. DMA acknowledgement

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: DMA æ§åˆ¶å™¨å‘é€ **Bus Request (æ€»çº¿è¯·æ±‚)** æˆ– **Hold Request**ï¼Œé€šå¸¸ä¹Ÿç§°ä¸º DMA è¯·æ±‚ï¼Œä»¥è·å¾—æ€»çº¿æ§åˆ¶æƒã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [24-DMAæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/24-DMAæŠ€æœ¯.md)
</details>

30. **If signed integer is 32-bit, its representation range is ______.**
    **å¦‚æœæœ‰ç¬¦å·æ•´æ•°æ˜¯ 32 ä½ï¼Œå…¶è¡¨ç¤ºèŒƒå›´æ˜¯ ______ã€‚**
    A. 0â€”2Â³Â²â»Â¹
    B. 1â€”2Â³Â²
    C. -2Â³Â¹â€”2Â³Â¹â»Â¹
    D. -(2Â³Â¹â»Â¹)â€”2Â³Â¹â»Â¹

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: 32 ä½è¡¥ç èŒƒå›´ï¼š$-2^{31}$ åˆ° $2^{31}-1$ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

31. **SRAM is used for ______.**
    **SRAM ç”¨äº ______ã€‚**
    A. CACHE on chip (ç‰‡ä¸Š Cache)
    B. CACHE off chip (ç‰‡å¤– Cache)
    C. main memory
    D. both A & B (A å’Œ B éƒ½æ˜¯)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: SRAM é€Ÿåº¦å¿«ä½†æ˜‚è´µï¼Œä¸»è¦ç”¨äº Cacheï¼ˆæ— è®ºæ˜¯é›†æˆåœ¨ CPU å†…éƒ¨çš„ L1/L2 è¿˜æ˜¯å¤–éƒ¨çš„ L3ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

32. **The sequence of interrupt process steps are ______.**
    **ä¸­æ–­å¤„ç†æ­¥éª¤çš„é¡ºåºæ˜¯ ______ã€‚**
    A. suspending, resuming, branching & processing
    B. branching, suspending, processing & resuming
    C. suspending, branching, processing & resuming (æŒ‚èµ·ã€è·³è½¬ã€å¤„ç†ã€æ¢å¤)
    D. processing, branching, resuming & suspending

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**:
> 1.  **Suspending**: æš‚åœå½“å‰ç¨‹åºï¼Œä¿å­˜ç°åœºã€‚
> 2.  **Branching**: è·³è½¬åˆ°ä¸­æ–­æœåŠ¡ç¨‹åº (ISR)ã€‚
> 3.  **Processing**: æ‰§è¡Œ ISRã€‚
> 4.  **Resuming**: æ¢å¤ç°åœºï¼Œè¿”å›åŸç¨‹åºã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [25-ä¸­æ–­ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/25-ä¸­æ–­ç³»ç»Ÿ.md)
</details>

33. **In index-register addressing mode, the address of operand is equal to ______.**
    **åœ¨å˜å€å¯„å­˜å™¨å¯»å€æ–¹å¼ä¸­ï¼Œæ“ä½œæ•°çš„åœ°å€ç­‰äº ______ã€‚**
    A. The content of base-register plus displacement
    B. The content of index-register plus displacement (å˜å€å¯„å­˜å™¨çš„å†…å®¹åŠ ä¸Šä½ç§»é‡)
    C. The content of program counter plus displacement
    D. The content of AC plus displacement

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: å˜å€å¯»å€ (Indexed Addressing): $EA = (IX) + A$ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

34. **The SMP means ______.**
    **SMP æ„å‘³ç€ ______ã€‚**
    A. Sharing Memory Processes
    B. Split Memory to 2 or more Parts
    C. Stack and Memory Pointer
    D. Symmetric Multi-Processor (å¯¹ç§°å¤šå¤„ç†å™¨)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: Symmetric Multi-Processingã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md)
</details>

35. **Using immediate addressing, after fetch subcycle, ______ in MBR.**
    **ä½¿ç”¨ç«‹å³å¯»å€ï¼Œåœ¨å–æŒ‡å­å‘¨æœŸåï¼ŒMBR ä¸­æ˜¯ ______ã€‚**
    A. an instruction (ä¸€æ¡æŒ‡ä»¤)
    B. address of an instruction
    C. an operand
    D. address of an operand

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: å–æŒ‡å‘¨æœŸç»“æŸåï¼ŒMBR ä¸­å­˜æ”¾çš„æ˜¯åˆšåˆšå–å‡ºçš„**æŒ‡ä»¤**ã€‚è™½ç„¶å¯¹äºç«‹å³å¯»å€ï¼ŒæŒ‡ä»¤ä¸­åŒ…å«äº†æ“ä½œæ•°ï¼Œä½†åœ¨å–æŒ‡é˜¶æ®µï¼ŒCPU åªæ˜¯æŠŠå®ƒå½“ä½œæŒ‡ä»¤å–è¿›æ¥ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

36. **Hamming code can ______ one-bit error in a binary code.**
    **æµ·æ˜ç å¯ä»¥ ______ äºŒè¿›åˆ¶ä»£ç ä¸­çš„ä¸€ä½é”™è¯¯ã€‚**
    A. check out and correct (æ£€æµ‹å¹¶çº æ­£)
    B. check out
    C. create
    D. C and B

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æµ·æ˜ç  (Hamming Code) æ˜¯çº é”™ç  (Error Correcting Code)ï¼Œå¯ä»¥æ£€æµ‹å¹¶çº æ­£å•æ¯”ç‰¹é”™è¯¯ (SEC)ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [08-èˆå…¥ä¸è¯¯å·®.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/08-èˆå…¥ä¸è¯¯å·®.md)
</details>

37. **______ isn't a register.**
    **______ ä¸æ˜¯å¯„å­˜å™¨ã€‚**
    A. PC
    B. AC
    C. MAR
    D. ALU (ç®—æœ¯é€»è¾‘å•å…ƒ)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ALU æ˜¯ç»„åˆé€»è¾‘ç”µè·¯ï¼Œç”¨äºè¿ç®—ï¼Œä¸æ˜¯å­˜å‚¨éƒ¨ä»¶ï¼ˆå¯„å­˜å™¨ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

38. **______ has the least capacity but the fastest speed.**
    **______ å®¹é‡æœ€å°ä½†é€Ÿåº¦æœ€å¿«ã€‚**
    A. registers (å¯„å­˜å™¨)
    B. cache
    C. memory
    D. magnetic disk

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: å­˜å‚¨é‡‘å­—å¡”å¡”å°–ï¼šå¯„å­˜å™¨ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

39. **Before micro-operation Write->Memory or Read->Memory, the address must be put in ______.**
    **åœ¨å¾®æ“ä½œ Write->Memory æˆ– Read->Memory ä¹‹å‰ï¼Œåœ°å€å¿…é¡»æ”¾å…¥ ______ã€‚**
    A. MAR (å†…å­˜åœ°å€å¯„å­˜å™¨)
    B. MBR
    C. PC
    D. AC

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: **MAR (Memory Address Register)** ç”¨äºå­˜æ”¾å³å°†è®¿é—®çš„å†…å­˜å•å…ƒåœ°å€ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

40. **Following two's complements, ______ is minimum value.**
    **ä¸‹åˆ—è¡¥ç ä¸­ï¼Œ______ æ˜¯æœ€å°å€¼ã€‚**
    A. 1000 0001 (-127)
    B. 1111 1111 (-1)
    C. 0000 0001 (1)
    D. 0111 1111 (127)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**:
> *   A: 1000 0001 = -127
> *   B: 1111 1111 = -1
> *   C: 0000 0001 = 1
> *   D: 0111 1111 = 127
> *   æœ€å°å€¼æ˜¯ -127ã€‚*(æ³¨ï¼š8ä½è¡¥ç æœ€å°å…¶å®æ˜¯ 1000 0000 = -128ï¼Œä½†é€‰é¡¹ä¸­ A æœ€å°)*
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

## PART B. ä¸»è§‚é¢˜ (Subjective Questions)

### 41. Interruption Steps (ä¸­æ–­æ­¥éª¤)

**é¢˜ç›® (Question):**
Describe simply all steps of the Interruption. (9 points)
ç®€è¿°ä¸­æ–­çš„æ‰€æœ‰æ­¥éª¤ã€‚

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer)**:
> 1.  **Interrupt Request (ä¸­æ–­è¯·æ±‚)**: I/O æ¨¡å—å‘ CPU å‘é€ä¸­æ–­ä¿¡å·ã€‚
> 2.  **Interrupt Acknowledge (ä¸­æ–­å“åº”)**: CPU åœ¨å½“å‰æŒ‡ä»¤å‘¨æœŸç»“æŸåæ£€æµ‹åˆ°ä¸­æ–­ï¼Œå¹¶å‘é€ç¡®è®¤ä¿¡å·ã€‚
> 3.  **Save Context (ä¿å­˜ç°åœº)**: CPU å°† PSW (ç¨‹åºçŠ¶æ€å­—) å’Œ PC (ç¨‹åºè®¡æ•°å™¨) å‹å…¥å †æ ˆ (Stack)ï¼Œä¿å­˜å½“å‰ç¨‹åºçš„æ‰§è¡ŒçŠ¶æ€ã€‚
> 4.  **Load ISR Address (åŠ è½½ ISR åœ°å€)**: CPU æ ¹æ®ä¸­æ–­å‘é‡ï¼Œå°†ä¸­æ–­æœåŠ¡ç¨‹åº (ISR) çš„å…¥å£åœ°å€åŠ è½½åˆ° PC ä¸­ã€‚
> 5.  **Execute ISR (æ‰§è¡Œ ISR)**: CPU æ‰§è¡Œä¸­æ–­æœåŠ¡ç¨‹åºï¼Œå¤„ç† I/O è¯·æ±‚ã€‚
> 6.  **Restore Context (æ¢å¤ç°åœº)**: ISR æ‰§è¡Œå®Œæ¯•åï¼ŒCPU ä»å †æ ˆä¸­å¼¹å‡ºæ—§çš„ PSW å’Œ PCã€‚
> 7.  **Resume (æ¢å¤æ‰§è¡Œ)**: CPU ç»§ç»­æ‰§è¡Œè¢«ä¸­æ–­çš„åŸç¨‹åºã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [25-ä¸­æ–­ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/25-ä¸­æ–­ç³»ç»Ÿ.md)
</details>

### 42. Hamming Code Calculation (æµ·æ˜ç è®¡ç®—)

**é¢˜ç›® (Question):**
Suppose the code `1111 1100 0000` is just read from memory, please use the Hamming algorithm to determine what is the valid 8-bit data? (12 points)
å‡è®¾åˆšä»å†…å­˜è¯»å‡ºçš„ä»£ç æ˜¯ `1111 1100 0000`ï¼Œè¯·ä½¿ç”¨æµ·æ˜ç®—æ³•ç¡®å®šæœ‰æ•ˆçš„ 8 ä½æ•°æ®æ˜¯ä»€ä¹ˆï¼Ÿ

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer)**:
>
> **1. ç å­—åˆ†æ (Code Analysis)**:
> *   æ€»é•¿åº¦ 12 ä½ã€‚æ ¡éªŒä½ä½ç½®ï¼š1, 2, 4, 8ã€‚
> *   æ¥æ”¶åˆ°çš„ç å­— (M12...M1): `1 1 1 1 1 1 0 0 0 0 0 0`
> *   ä½æ˜ å°„ï¼š
> *   D8(12)=1, D7(11)=1, D6(10)=1, D5(9)=1
> *   C8(8)=1
> *   D4(7)=1, D3(6)=0, D2(5)=0
> *   C4(4)=0
> *   D1(3)=0
> *   C2(2)=0, C1(1)=0
>
> **2. è®¡ç®—æ•…éšœå­— (Calculate Syndrome)**:
> *   **P1** (1,3,5,7,9,11): $C1 \oplus D1 \oplus D2 \oplus D4 \oplus D5 \oplus D7 = 0 \oplus 0 \oplus 0 \oplus 1 \oplus 1 \oplus 1 = 1$ (Error)
> *   **P2** (2,3,6,7,10,11): $C2 \oplus D1 \oplus D3 \oplus D4 \oplus D6 \oplus D7 = 0 \oplus 0 \oplus 0 \oplus 1 \oplus 1 \oplus 1 = 1$ (Error)
> *   **P4** (4,5,6,7,12): $C4 \oplus D2 \oplus D3 \oplus D4 \oplus D8 = 0 \oplus 0 \oplus 0 \oplus 1 \oplus 1 = 0$ (Correct)
> *   **P8** (8,9,10,11,12): $C8 \oplus D5 \oplus D6 \oplus D7 \oplus D8 = 1 \oplus 1 \oplus 1 \oplus 1 \oplus 1 = 1$ (Error)
> *   **æ•…éšœå­— (Syndrome)**: $P8 P4 P2 P1 = 1011_2 = 11_{10}$ã€‚
>
> **3. çº é”™ (Correction)**:
> *   ç¬¬ 11 ä½å‡ºé”™ã€‚ç¬¬ 11 ä½æ˜¯ **D7**ã€‚
> *   å½“å‰ D7 = 1ï¼Œä¿®æ­£ä¸º **0**ã€‚
>
> **4. æå–æ•°æ® (Extract Data)**:
> *   ä¿®æ­£åçš„æ•°æ®ä½ (D8...D1): `1 0 1 1 1 0 0 0`
> *   åå…­è¿›åˆ¶: **B8 H**
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [08-èˆå…¥ä¸è¯¯å·®.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/08-èˆå…¥ä¸è¯¯å·®.md)
</details>

### 43. MESI Protocol (MESI åè®®)

**é¢˜ç›® (Question):**
In multi-processor systems, MESI protocol is used to solve the problem of cache coherence.
1. This is the case of ______.
2. Please complete this figure.
3. With this case, please fill best answers into following table.

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer)**:
> *   (åŒå‰ä¸€å¥—è¯•å·ï¼Œæ­¤å¤„ä¸ºé‡å¤è€ƒç‚¹)
> 1.  **Case**: **Write Miss** (å†™æœªå‘½ä¸­)ã€‚
> 2.  **Figure**: Snoopy ä¾§æ‰€æœ‰çŠ¶æ€æŒ‡å‘ Invalidã€‚
> 3.  **Table**:
> *   **Initial**: I -> M
> *   **Snoopy**: S/E -> I
> *   **Actions**: Bus Read-Invalidate (RWITM), Memory sends data.
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

### 44. Cache Mapping Calculation (Cache æ˜ å°„è®¡ç®—)

**é¢˜ç›® (Question):**
Consider a 2-way set associative mapping organization:
*   Memory size: 256 MB
*   Cache size: 4 MB
*   Block size: 64 Byte
Please answer:
1.  What is address format?
2.  Which set can memory address `1E2D3C4H` and `7654321H` be mapped to?
3.  The line with tag `88H` and set number `66H`, where can it write back to?

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer)**:
>
> **1. åœ°å€æ ¼å¼ (Address Format)**:
> *   Mem = 256MB = $2^{28}$ -> Address = 28 bits.
> *   Block = 64B = $2^6$ -> **Offset = 6 bits**.
> *   Cache = 4MB, Lines = 4MB/64B = $2^{16}$.
> *   2-way Set Associative -> Sets = $2^{16} / 2 = 2^{15}$.
> *   **Set Index = 15 bits**.
> *   **Tag** = 28 - 15 - 6 = **7 bits**.
> *   Format: **Tag(7) | Set(15) | Offset(6)**
>
> **2. æ˜ å°„ç»„ (Mapped Set)**:
> *   **Address `1E2D3C4H`**:
> *   Bin: `0001 1110 0010 1101 0011 1100 0100`
> *   Offset (low 6): `000100`
> *   Set (next 15): `0 1111 0010 1101 00` -> Hex: `0F2D4`? No.
> *   Let's align: `0001111 000101101001111 000100`
> *   Wait, `1E2D3C4` = `0001 1110 0010 1101 0011 1100 0100`
> *   Remove low 6 bits (`000100`). Remaining: `0001 1110 0010 1101 0011 11`
> *   Take low 15 bits of remaining: `0 1101 0011 11` -> `000 1101 0011 11`?
> *   Let's use bit positions. Set is bits 6 to 20.
> *   `1E2D3C4`:
> *   Bit 0-3: 4 (0100)
> *   Bit 4-7: C (1100) -> Bits 4,5 are 00. Bit 6 is 1. Bit 7 is 1.
> *   ...
> *   **Calculation**: `(0x1E2D3C4 >> 6) & 0x7FFF`
> *   `0x1E2D3C4 / 64 = 0x78B4F`
> *   `0x78B4F & 0x7FFF = 0x0B4F`
> *   Mapped Set: **0B4F H** (2895)
>
> *   **Address `7654321H`**:
> *   `(0x7654321 >> 6) & 0x7FFF`
> *   `0x7654321 / 64 = 0x1D950C`
> *   `0x1D950C & 0x7FFF = 0x150C`
> *   Mapped Set: **150C H**
>
> **3. å†™å›åœ°å€ (Write Back Address)**:
> *   Tag = 88H (`10001000`? No, Tag is 7 bits. `88H` is 8 bits `10001000`. Maybe Tag is 8 bits?
> *   If Tag is 8 bits, then 8+15+6 = 29 bits. But Mem is 256MB (28 bits).
> *   Assuming Tag is `0x88` is a typo or implies high bits. Let's assume Tag=`1000100` (44H) or just use the value provided as "The Tag".
> *   Address = Tag || Set || Offset(0).
> *   Addr = `88H` << (15+6) | `66H` << 6.
> *   `88H` = `1000 1000`. (8 bits). If Tag is 7 bits, this is invalid. Assuming question implies specific bits.
> *   Let's just concatenate: `88` `66` `00` (Hex)?
> *   Address = `88` (Tag) `0066` (Set, padded) `00` (Offset).
> *   Base Address = `(0x88 << 21) | (0x66 << 6)` = `0x11000000 | 0x1980` = `0x11001980`.
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

### 45. Micro-operations (å¾®æ“ä½œ)

**é¢˜ç›® (Question):**
Show all the micro-operations for:
1.  `SUB R1, R2, R3` (R3 <- R1 - R2)
2.  `STORE R2, (R1)` (Mem[R1] <- R2)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer)**:
>
> **1. SUB R1, R2, R3 (Execute Cycle)**:
> *   **T0**: `R3 <- R1 - R2`
> *   (å¦‚æœæ˜¯å¯„å­˜å™¨-å¯„å­˜å™¨æŒ‡ä»¤ï¼Œé€šå¸¸åœ¨ä¸€ä¸ªå‘¨æœŸå†…å®Œæˆ ALU æ“ä½œå¹¶å†™å›)
>
> **2. STORE R2, (R1) (Execute Cycle)**:
> *   **T0**: `MAR <- R1` (å°†åœ°å€ R1 æ”¾å…¥ MAR)
> *   **T1**: `MBR <- R2` (å°†æ•°æ® R2 æ”¾å…¥ MBR)
> *   **T2**: `Memory[MAR] <- MBR` (æ‰§è¡Œå†™æ“ä½œ)
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

## ç¬¬äºŒéƒ¨åˆ†ï¼šéé€‰æ‹©é¢˜ (Part B - Calculation & Analysis)

