$date
	Thu May 10 22:48:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test_mux $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#500
0#
#1000
1!
1$
1#
#1500
1"
#2000
0!
0#
