
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000263                       # Number of seconds simulated (Second)
simTicks                                    263116500                       # Number of ticks simulated (Tick)
finalTick                                   263116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.06                       # Real time elapsed on the host (Second)
hostTickRate                                248723103                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     671436                       # Number of bytes of host memory used (Byte)
simInsts                                       808582                       # Number of instructions simulated (Count)
simOps                                         817727                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   764317                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     772957                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           526234                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          845097                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       93                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         838306                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    190                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                27462                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             21248                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  33                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              485534                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.726565                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.409473                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    140375     28.91%     28.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     48270      9.94%     38.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    184760     38.05%     76.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     37617      7.75%     84.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     67821     13.97%     98.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4351      0.90%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1916      0.39%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       262      0.05%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       162      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                485534                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      93      0.30%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  30754     99.11%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   183      0.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           29      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        453514     54.10%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           10      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             3      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     54.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           30      0.00%     54.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           45      0.01%     54.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           44      0.01%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           39      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       342045     40.80%     94.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        42547      5.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         838306                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.593029                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               31031                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037016                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2192409                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  871960                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          831314                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      958                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     763                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             384                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      868849                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         459                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            836568                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        341100                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1738                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               33166                       # Number of nop insts executed (Count)
system.cpu.numRefs                             383408                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         169382                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        42308                       # Number of stores executed (Count)
system.cpu.numRate                           1.589726                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             473                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           40700                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      808582                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        817727                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.650811                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.650811                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.536545                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.536545                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     809128                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    623774                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        459                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                       185                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                      403953                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     404055                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   2248530                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       45                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         342144                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         43242                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        73845                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1776                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  175741                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            140778                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1557                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               171343                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  170032                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992349                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     544                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             176                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           60                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           28133                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1234                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       481204                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.766793                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.312502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          218408     45.39%     45.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           98999     20.57%     65.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           31312      6.51%     72.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2220      0.46%     72.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59411     12.35%     85.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           30527      6.34%     91.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             682      0.14%     91.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           29626      6.16%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           10019      2.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       481204                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               841043                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 850188                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      374117                       # Number of memory references committed (Count)
system.cpu.commit.loads                        333461                       # Number of loads committed (Count)
system.cpu.commit.amos                             14                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          18                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     166795                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              275                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      651930                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   226                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           26      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       475919     55.98%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            8      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            3      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     55.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           23      0.00%     55.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           32      0.00%     55.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           32      0.00%     55.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     55.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           28      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       333461     39.22%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        40656      4.78%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       850188                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         10019                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         298432                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            298432                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        298437                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           298437                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        10456                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           10456                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        10459                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          10459                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    530810905                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    530810905                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    530810905                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    530810905                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       308888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        308888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       308896                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       308896                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.033850                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.033850                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.033859                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.033859                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50766.153883                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 50766.153883                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50751.592408                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 50751.592408                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        41947                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1911                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      21.950288                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1512                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1512                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         7554                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          7554                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         7554                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         7554                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2902                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2902                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2905                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2905                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    141108980                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    141108980                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    141343980                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    141343980                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48624.734666                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48624.734666                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48655.414802                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48655.414802                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   2650                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        58500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        58500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        58500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        58500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       263548                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          263548                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4697                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4697                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    250481000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    250481000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       268245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       268245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53327.868852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53327.868852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3461                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3461                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     80618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     80618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65225.323625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65225.323625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data            5                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total             5                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            3                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       235000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       235000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 78333.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 78333.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           13                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              13                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        65000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        65000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           14                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           14                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.071429                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.071429                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        65000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        65000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        64000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        64000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.071429                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.071429                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        64000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        64000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         1014                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         1014                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     16603672                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     16603672                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         1015                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         1015                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999015                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999015                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 16374.429980                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 16374.429980                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         1014                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         1014                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     15589672                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     15589672                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.999015                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.999015                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 15374.429980                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 15374.429980                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        34883                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          34883                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4745                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4745                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    263726233                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    263726233                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        39628                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        39628                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.119739                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.119739                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55579.817281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55579.817281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4093                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4093                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          652                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          652                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     44900808                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     44900808                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016453                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016453                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68866.269939                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68866.269939                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           245.931563                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               301367                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2906                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             103.705093                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   245.931563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.960670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.960670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          180                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             620750                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            620750                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   145928                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                102260                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    232205                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3812                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1329                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               169467                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   328                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 887877                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1126                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             153139                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         886969                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      175741                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             170579                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        330743                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3304                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    139565                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1129                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             485534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.850762                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.356375                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   241479     49.73%     49.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    34054      7.01%     56.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    66907     13.78%     70.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    34071      7.02%     77.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2545      0.52%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    65958     13.58%     91.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      904      0.19%     91.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33795      6.96%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     5821      1.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               485534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.333960                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.685503                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         138696                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            138696                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        138696                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           138696                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          869                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             869                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          869                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            869                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     53676000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     53676000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     53676000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     53676000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       139565                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        139565                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       139565                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       139565                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006226                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006226                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006226                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006226                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61767.548907                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 61767.548907                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61767.548907                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 61767.548907                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          558                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      69.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          209                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               209                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          217                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          217                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          652                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          652                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          652                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          652                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     42471500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     42471500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     42471500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     42471500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65140.337423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65140.337423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65140.337423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65140.337423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    209                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       138696                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          138696                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     53676000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     53676000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       139565                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       139565                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61767.548907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61767.548907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          217                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          217                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          652                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          652                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     42471500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     42471500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65140.337423                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65140.337423                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           323.670473                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               139347                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                651                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             214.050691                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   323.670473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.632169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.632169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          442                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          205                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.863281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             279781                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            279781                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1329                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       3049                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    27264                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 878356                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  200                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   342144                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   43242                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    93                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27263                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            615                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          718                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1333                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   833006                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  831698                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    614322                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    891453                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.580472                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.689124                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       71677                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    8683                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  75                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2586                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   31                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1814                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             333453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.518367                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            15.650530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 329315     98.76%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   38      0.01%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   39      0.01%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   47      0.01%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   76      0.02%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   69      0.02%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   64      0.02%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   92      0.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  465      0.14%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  550      0.16%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1562      0.47%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                336      0.10%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 76      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                124      0.04%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 50      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 48      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 84      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 35      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 27      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 14      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  9      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 12      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  9      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 23      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 21      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 14      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 30      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 34      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              181      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              716                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               333453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1329                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   147476                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   30558                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           7629                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    234404                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 64138                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 885095                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                     52                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  47972                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  15281                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1051739                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1246505                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   825549                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      612                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               1012662                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    39077                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     163                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  39                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     19675                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1349064                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1760990                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   808582                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     817727                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    23                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      1720.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1831.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000280549250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           75                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5732                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1664                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2505                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1720                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2505                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1720                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2505                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1720                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.960000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.087176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             14     18.67%     18.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            45     60.00%     78.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            12     16.00%     94.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             1      1.33%     96.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      1.33%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      1.33%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      1.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.797297                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.934907                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     32.943696                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19            70     94.59%     94.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23             1      1.35%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135            1      1.35%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163            1      1.35%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::236-239            1      1.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  160320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               110080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              609311844.75317967                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              418369809.57104552                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     263106000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      62273.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        41024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       117184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       108672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 155915725.543628007174                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 445369256.584060668945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 413018567.820718228817                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          652                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1853                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1720                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     21609250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     64824250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   5599409250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33143.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34983.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3255470.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        41664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       118592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         160256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        41664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        41664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        96768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        96768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          651                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      158348108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      450720498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         609068606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    158348108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     158348108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    367776251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        367776251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    367776251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     158348108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     450720498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        976844858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2472                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1698                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           96                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                40083500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              12360000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           86433500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16215.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34965.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2091                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1526                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          539                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   489.558442                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   306.465404                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   403.289750                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           98     18.18%     18.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          139     25.79%     43.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           51      9.46%     53.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           32      5.94%     59.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           19      3.53%     62.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           12      2.23%     65.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      1.48%     66.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      1.48%     68.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          172     31.91%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          539                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                158208                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             108672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              601.284982                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              413.018568                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.23                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2777460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1449690                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       11274060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       6415380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 20283120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    106900650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     11015520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     160115880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   608.536067                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     27561750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    226974750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1163820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          588225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6376020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2422080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 20283120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     50218710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     58747680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     139799655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   531.322266                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    152144500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    102392000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1890                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1512                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           209                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1138                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                614                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               614                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             652                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1239                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1053                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1512                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         7409                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8921                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        55040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       215360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   270400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3558                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000843                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.029029                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3555     99.92%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        3      0.08%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3558                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    263116500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            13748500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3462250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            9778250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6418                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2861                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
