#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 17 21:21:55 2018
# Process ID: 32351
# Current directory: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: open_checkpoint /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1147.438 ; gain = 0.000 ; free physical = 648 ; free virtual = 3616
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_board.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_board.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1975.594 ; gain = 541.461 ; free physical = 227 ; free virtual = 3029
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_early.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_late.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/.Xil/Vivado-32351-luigilinux/dcp1/main_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.594 ; gain = 0.000 ; free physical = 226 ; free virtual = 3029
Restored from archive | CPU: 0.000000 secs | Memory: 0.013687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.594 ; gain = 0.000 ; free physical = 226 ; free virtual = 3029
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 1976.594 ; gain = 829.160 ; free physical = 230 ; free virtual = 3029
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.633 ; gain = 74.035 ; free physical = 223 ; free virtual = 3022

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2101.273 ; gain = 0.000 ; free physical = 1193 ; free virtual = 3486
Phase 1 Generate And Synthesize Debug Cores | Checksum: 186a5e943

Time (s): cpu = 00:03:18 ; elapsed = 00:05:26 . Memory (MB): peak = 2101.273 ; gain = 50.641 ; free physical = 1193 ; free virtual = 3486
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b95c1154

Time (s): cpu = 00:03:20 ; elapsed = 00:05:27 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1193 ; free virtual = 3486
INFO: [Opt 31-389] Phase Retarget created 171 cells and removed 297 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b3d1342b

Time (s): cpu = 00:03:20 ; elapsed = 00:05:27 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1193 ; free virtual = 3486
INFO: [Opt 31-389] Phase Constant propagation created 66 cells and removed 241 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 170a117e1

Time (s): cpu = 00:03:21 ; elapsed = 00:05:28 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1192 ; free virtual = 3486
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 762 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 170a117e1

Time (s): cpu = 00:03:21 ; elapsed = 00:05:28 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1192 ; free virtual = 3486
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 170a117e1

Time (s): cpu = 00:03:21 ; elapsed = 00:05:29 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1194 ; free virtual = 3487
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.273 ; gain = 0.000 ; free physical = 1194 ; free virtual = 3487
Ending Logic Optimization Task | Checksum: 15c5db39e

Time (s): cpu = 00:03:21 ; elapsed = 00:05:29 . Memory (MB): peak = 2115.273 ; gain = 64.641 ; free physical = 1194 ; free virtual = 3487

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.084 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 9a406381

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1174 ; free virtual = 3467
Ending Power Optimization Task | Checksum: 9a406381

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2523.492 ; gain = 408.219 ; free physical = 1182 ; free virtual = 3475
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:28 ; elapsed = 00:05:33 . Memory (MB): peak = 2523.492 ; gain = 546.898 ; free physical = 1182 ; free virtual = 3475
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1180 ; free virtual = 3475
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1170 ; free virtual = 3467
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 850af70d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1170 ; free virtual = 3467
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1180 ; free virtual = 3476

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e5697fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1172 ; free virtual = 3469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19f6ca1a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1154 ; free virtual = 3451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19f6ca1a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1154 ; free virtual = 3451
Phase 1 Placer Initialization | Checksum: 19f6ca1a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1154 ; free virtual = 3451

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1410a343c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3434

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1410a343c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3434

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a479bfb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1135 ; free virtual = 3432

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13725661e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1135 ; free virtual = 3432

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1525f9ac0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1135 ; free virtual = 3432

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1416b72fe

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1131 ; free virtual = 3427

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1091734b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1132 ; free virtual = 3428

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1091734b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1132 ; free virtual = 3428
Phase 3 Detail Placement | Checksum: 1091734b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1132 ; free virtual = 3428

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be505a70

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be505a70

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3434
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.674. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21c7acd3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3434
Phase 4.1 Post Commit Optimization | Checksum: 21c7acd3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1136 ; free virtual = 3433

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21c7acd3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3433

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21c7acd3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3433

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 167730f58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3433
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 167730f58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3433
Ending Placer Task | Checksum: 98c84dbe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1148 ; free virtual = 3445
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1148 ; free virtual = 3445
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1134 ; free virtual = 3440
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1135 ; free virtual = 3436
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1140 ; free virtual = 3440
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1139 ; free virtual = 3440
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72ad3619 ConstDB: 0 ShapeSum: 261b17a5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af6d9ebf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1029 ; free virtual = 3330
Post Restoration Checksum: NetGraph: 1e36b2b9 NumContArr: 9136ec06 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: af6d9ebf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1029 ; free virtual = 3330

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: af6d9ebf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 999 ; free virtual = 3300

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: af6d9ebf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 999 ; free virtual = 3300
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1800bb9b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 984 ; free virtual = 3285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.776  | TNS=0.000  | WHS=-0.191 | THS=-131.451|

Phase 2 Router Initialization | Checksum: 11c56b524

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 984 ; free virtual = 3285

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15d8d9d41

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 984 ; free virtual = 3285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 731
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f609f872

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 983 ; free virtual = 3284

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1401b1aae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283
Phase 4 Rip-up And Reroute | Checksum: 1401b1aae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1401b1aae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1401b1aae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283
Phase 5 Delay and Skew Optimization | Checksum: 1401b1aae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d7ab614a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.273  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a942805f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283
Phase 6 Post Hold Fix | Checksum: a942805f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7955 %
  Global Horizontal Routing Utilization  = 2.28878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c08118e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c08118e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3282

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 92808a38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3282

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.273  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 92808a38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 982 ; free virtual = 3283
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3315

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3315
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2523.492 ; gain = 0.000 ; free physical = 997 ; free virtual = 3310
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 21:29:22 2018...
