#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  uint counter0 = 0;
  while ((counter0 < 3)) {
    counter0 = (counter0 + 1);
    if (((WaveGetLaneIndex() & 1) == 0)) {
      result = (result + WaveActiveMin(9));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((15 << 6) | (counter0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    if (((((WaveGetLaneIndex() == 18) || (WaveGetLaneIndex() == 41)) || (WaveGetLaneIndex() == 52)) || (WaveGetLaneIndex() == 60))) {
      if ((((((WaveGetLaneIndex() == 10) || (WaveGetLaneIndex() == 24)) || (WaveGetLaneIndex() == 39)) || (WaveGetLaneIndex() == 57)) || (WaveGetLaneIndex() == 32))) {
        result = (result + WaveActiveSum(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = ((53 << 6) | (counter0 << 4));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      for (uint i1 = 0; (i1 < 2); i1 = (i1 + 1)) {
        if ((WaveGetLaneIndex() == 18)) {
          result = (result + WaveActiveMin(WaveGetLaneIndex()));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((68 << 6) | (counter0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() == 57)) {
          result = (result + WaveActiveSum(6));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((75 << 6) | (counter0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
      if ((((WaveGetLaneIndex() == 1) || (WaveGetLaneIndex() == 46)) || (WaveGetLaneIndex() == 23))) {
        result = (result + WaveActiveSum(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = ((90 << 6) | (counter0 << 4));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
    if (((WaveGetLaneIndex() & 1) == 0)) {
      result = (result + WaveActiveSum((WaveGetLaneIndex() + 3)));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((101 << 6) | (counter0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 594
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 976, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 992, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 1008, 1431655765, 1431655765, 4368, 262144, 0, 4372, 262144, 0, 4384, 262144, 0, 4388, 262144, 0, 4400, 262144, 0, 4404, 262144, 0, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6480, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6496, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765, 6512, 1431655765, 1431655765]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
