$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#3300
b00000000 "
#3375
b00000111 "
#3376
b00000111 "
#5762
b00000111 "
#5763
b00000111 "
#6537
0!
#6675
b00000111 "
#6775
b00000111 "
#6825
b00001000 "
#6826
b00001000 "
#7725
b00001000 "
#8812
b00001000 "
#9900
b00001000 "
#10987
b00001000 "
#12075
b00001000 "
#13162
b00001000 "
#14250
b00001000 "
#15337
b00001000 "
#17000
b00000111 "
#17001
b00000111 "
#17775
1!
#18062
b00000111 "
#18162
b00000111 "
#18212
b00000110 "
#18213
b00000110 "
#19212
b00000110 "
#20350
b00000110 "
#21487
b00000110 "
#22625
b00000110 "
#23762
b00000110 "
#24900
b00000110 "
#26037
b00000110 "
#27175
b00000110 "
#28312
b00000110 "
#29450
b00000110 "
#29787
b00000110 "
#29837
b00000101 "
#29838
b00000101 "
#30737
b00000101 "
#31875
b00000101 "
#33012
b00000101 "
