#include "hdl_portable.h"
#include "Macros.h"

typedef struct {
  hdl_clock_freq_t freq;
} hdl_clock_var_t;

HDL_ASSERRT_STRUCTURE_CAST(hdl_clock_var_t, *((hdl_clock_mcu_t *)0)->obj_var, HDL_CLOCK_VAR_SIZE, port_clock.h);

#define IRC28M_STARTUP_TIMEOUT    ((uint32_t)0xFFFF)
#define CK_SYS_STARTUP_TIMEOUT    ((uint32_t)0xFFFF)
#define IRC40K_STARTUP_TIMEOUT    ((uint32_t)0xFFFF)
#define LXTAL_STARTUP_TIMEOUT     ((uint32_t)0xFFFF)
#define CK_SYS_STARTUP_TIMEOUT    ((uint32_t)0xFFFF)
#define PLL_STARTUP_TIMEOUT       ((uint32_t)0xFFFF)

#ifdef GD32F10X_CL
#define PLL1_STARTUP_TIMEOUT      ((uint32_t)0xFFFF)
#define PLL2_STARTUP_TIMEOUT      ((uint32_t)0xFFFF)
#endif /* GD32F10X_CL */

static hdl_module_state_t _hdl_clock_osc_en(rcu_osci_type_enum osc, rcu_flag_enum stb_flag, uint32_t timeout) {
  rcu_osci_on(osc); /* Turn on oscillator */
  uint32_t stb_timer = timeout;
  FlagStatus osci_statable = RESET;
  while ((RESET == osci_statable) && (stb_timer--)) /* Wait until HXTAL will be stable */
    osci_statable = rcu_flag_get(stb_flag);
  if (osci_statable == RESET)
    return HDL_MODULE_FAULT;
  return HDL_MODULE_ACTIVE;
}

static hdl_module_state_t _hdl_clock_selector_pll(hdl_clock_private_t *clk, uint8_t enable) {
  if (enable) {
    if ((clk->module.dependencies == NULL) || (clk->module.dependencies[0] == NULL)) 
      return HDL_MODULE_FAULT;
    hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[0];
    if(clock_src->config->type == HDL_CLOCK_TYPE_HXTAL) {
      if (clk->config->property.div == 0 || clk->config->property.div > 2) return HDL_MODULE_FAULT;
      CL_REG_CLEAR(RCU_CFG0, RCU_CFG0_PREDV0);
      if(clk->config->property.div - 1) CL_REG_SET(RCU_CFG0, RCU_CFG0_PREDV0);
      CL_REG_SET(RCU_CFG0, RCU_PLLSRC_HXTAL);
      hdl_clock_calc_div(&clock_src->freq, clk->config->property.div, &clk->freq);
    }
    else if(clock_src->config->type == HDL_CLOCK_TYPE_IRC8M) {
      CL_REG_SET(RCU_CFG0, RCU_PLLSRC_IRC8M_DIV2);
      hdl_clock_calc_div(&clock_src->freq, 2, &clk->freq);
    }
    else {
      return HDL_MODULE_FAULT;
    }
    return HDL_MODULE_ACTIVE;
  }
  else {
    CL_REG_CLEAR(RCU_CFG0, RCU_CFG0_PLLSEL);
    CL_REG_SET(RCU_CFG0, RCU_CFG0_PREDV0);
    return HDL_MODULE_UNLOADED;
  }
}

static hdl_module_state_t _hdl_clock_pll(hdl_clock_private_t *clk, uint8_t enable) {
  while (enable) {
    if (clk->module.dependencies == NULL || clk->module.dependencies[0] == NULL) break;
    hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[0];
    uint32_t pll_cnf = clk->config->property.mul;
    if((pll_cnf < 2) || (pll_cnf > 32)) break;
    pll_cnf -= (pll_cnf > 15)? 1: 2;
    pll_cnf = ((pll_cnf & 0x0F) << 18) | ((pll_cnf & 0x10) << (27 - 4));
    CL_REG_MODIFY(RCU_CFG0, (RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4), pll_cnf);
    if(_hdl_clock_osc_en(RCU_PLL_CK, RCU_FLAG_PLLSTB, PLL_STARTUP_TIMEOUT) != HDL_MODULE_ACTIVE) {
      rcu_osci_off(RCU_PLL_CK);
      break;
    }
    hdl_clock_calc_mul(&clock_src->freq, clk->config->property.mul, &clk->freq);
    return HDL_MODULE_ACTIVE;
  }
  CL_REG_CLEAR(RCU_CFG0, (RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4));
  return HDL_MODULE_UNLOADED;
}

static hdl_module_state_t _hdl_clock_system_switch(uint32_t src) {
  rcu_system_clock_source_config(src);
  src <<= 2;
  uint32_t stb_cnt = CK_SYS_STARTUP_TIMEOUT;
  while((src != (RCU_CFG0 & RCU_CFG0_SCSS)) && stb_cnt--) ;
  return (src != (RCU_CFG0 & RCU_CFG0_SCSS))? HDL_MODULE_FAULT: HDL_MODULE_ACTIVE;
}

static hdl_module_state_t _hdl_clock_system(hdl_clock_private_t *clk, uint8_t enable) {
  if (enable) {
    if (clk->module.dependencies == NULL || 
        clk->module.dependencies[0] == NULL || 
        clk->module.dependencies[1] == NULL)
      return HDL_MODULE_FAULT;
    hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[2];
    if(clock_src == NULL) clock_src = (hdl_clock_private_t *)clk->module.dependencies[1];
    hdl_clock_calc_div(&clock_src->freq, 1, &clk->freq);
    if(clock_src->config->type == HDL_CLOCK_TYPE_PLL) {
      return _hdl_clock_system_switch(RCU_CKSYSSRC_PLL);
    }
    else if(clock_src->config->type == HDL_CLOCK_TYPE_HXTAL) {
      return _hdl_clock_system_switch(RCU_CKSYSSRC_HXTAL);
    }
    else if(clock_src->config->type == HDL_CLOCK_TYPE_IRC8M) {
      return _hdl_clock_system_switch(RCU_CKSYSSRC_IRC8M);
    }
    /* TODO: config clock mon */
  }
  _hdl_clock_system_switch(RCU_CKSYSSRC_IRC8M);
  return HDL_MODULE_UNLOADED;
}


static hdl_module_state_t _hdl_bus_clock_cnf(hdl_clock_private_t *clk, uint32_t bit_from, uint32_t bit_to, 
                                             uint32_t check_frec, hdl_clock_type_t base_clock) {
  uint32_t factor = clk->config->property.div;
  if(factor >= 64) factor >>= 1;
  if ((factor == 0) || (clk->module.dependencies == NULL) || (clk->module.dependencies[0] == NULL))
    return HDL_MODULE_FAULT;
  hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[0];
  if(clock_src->config->type != base_clock) return HDL_MODULE_FAULT;
  hdl_clock_calc_div(&clock_src->freq, factor, &clk->freq);
  if((clk->freq.num / clk->freq.denom) > check_frec) return HDL_MODULE_FAULT;
  uint32_t div_cnf = 31 - __CLZ(factor);
  if (div_cnf) div_cnf = ((div_cnf - 1) << bit_from) | (1UL << bit_to);
  CL_REG_MODIFY(RCU_CFG0, BITS(bit_from, bit_to), div_cnf);
  return HDL_MODULE_ACTIVE;
}

static hdl_module_state_t hdl_clock_adc(hdl_clock_private_t *clk, uint8_t enable) {
  while (enable) {
    if (clk->module.dependencies == NULL || clk->module.dependencies[0] == NULL) break;
    hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[0];
    if(clock_src->config->type != HDL_CLOCK_TYPE_APB2) break;
    hdl_clock_calc_div(&clock_src->freq, clk->config->property.div, &clk->freq);
    if((clk->freq.num / clk->freq.denom) > MAX_ADC_CLOCK) break;
    uint32_t adc_cnf = clk->config->property.div;
    if((adc_cnf & 1) != 0) break;
    adc_cnf = (adc_cnf >> 1) - 1;
    if((adc_cnf > 8) || (adc_cnf == 5) || (adc_cnf == 7)) break;
    adc_cnf = ((adc_cnf & 0x03) << 14) | ((adc_cnf & 0x4) << (28 - 2));
    CL_REG_MODIFY(RCU_CFG0, (RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4), adc_cnf);
    return HDL_MODULE_ACTIVE;
  }
  CL_REG_CLEAR(RCU_CFG0, (RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4));
  return HDL_MODULE_UNLOADED;
}

static hdl_module_state_t hdl_clock_selector_rtc(hdl_clock_private_t *clk, uint8_t enable) {
  if (enable) {
    if (clk->module.dependencies == NULL || clk->module.dependencies[0] == NULL)
      return HDL_MODULE_FAULT;
    hdl_clock_private_t *clock_src = (hdl_clock_private_t *)clk->module.dependencies[0];
    if(clock_src->config->type == HDL_CLOCK_TYPE_HXTAL) {
      /* RTC is cloking by HXTAL / 128 */
      rcu_rtc_clock_config(RCU_RTCSRC_HXTAL_DIV_128);
      hdl_clock_calc_div(&clock_src->freq, 128, &clk->freq);
    }
    else if(clock_src->config->type == HDL_CLOCK_TYPE_LXTAL) {
      rcu_rtc_clock_config(RCU_RTCSRC_LXTAL);
      hdl_clock_calc_div(&clock_src->freq, 1, &clk->freq);
    }
    else if (clock_src->config->type == HDL_CLOCK_TYPE_IRC40K) {
      rcu_rtc_clock_config(RCU_RTCSRC_IRC40K);
      hdl_clock_calc_div(&clock_src->freq, 1, &clk->freq);
    }
    else {
      return HDL_MODULE_FAULT;
    }
    return HDL_MODULE_ACTIVE;
  }
  else {
    rcu_rtc_clock_config(RCU_RTCSRC_NONE);
    return HDL_MODULE_UNLOADED;
  }
}

static hdl_module_state_t __hdl_clock(const void *desc, uint8_t enable) {
  hdl_clock_private_t *clk = (hdl_clock_private_t *)desc;
  clk->freq.denom = 1;
  switch (clk->config->type) {
    case HDL_CLOCK_TYPE_RTC_SEL:
      return hdl_clock_selector_rtc(clk, enable);

    case HDL_CLOCK_TYPE_HXTAL:
      clk->freq.num = clk->config->property.freq;
      if (enable) return _hdl_clock_osc_en(RCU_HXTAL, RCU_FLAG_HXTALSTB, HXTAL_STARTUP_TIMEOUT);
      return HDL_MODULE_UNLOADED;
    
    case HDL_CLOCK_TYPE_LXTAL:
      clk->freq.num = clk->config->property.freq;
      if (enable) return _hdl_clock_osc_en(RCU_LXTAL, RCU_FLAG_LXTALSTB, LXTAL_STARTUP_TIMEOUT);
      return HDL_MODULE_UNLOADED;

    case HDL_CLOCK_TYPE_IRC8M:
      clk->freq.num = 8000000;
      if (enable) return _hdl_clock_osc_en(RCU_IRC8M, RCU_FLAG_IRC8MSTB, IRC8M_STARTUP_TIMEOUT);
      return HDL_MODULE_UNLOADED;
    
    case HDL_CLOCK_TYPE_PLL_SEL:
      return _hdl_clock_selector_pll(clk, enable);

    case HDL_CLOCK_TYPE_PLL:
      return _hdl_clock_pll(clk, enable);

    case HDL_CLOCK_TYPE_SYS_SEL:
      return _hdl_clock_system(clk, enable);

    case HDL_CLOCK_TYPE_AHB:
      if (enable) {
        return _hdl_bus_clock_cnf(clk, 4, 7, MAX_SYS_CLOCK, HDL_CLOCK_TYPE_SYS_SEL);
      }
      rcu_ahb_clock_config(RCU_AHB_CKSYS_DIV512);
      return HDL_MODULE_UNLOADED;

    case HDL_CLOCK_TYPE_APB1:
      if (enable) return _hdl_bus_clock_cnf(clk, 8, 10, APB1_MAX_FREQ, HDL_CLOCK_TYPE_AHB);
      rcu_apb1_clock_config(RCU_APB1_CKAHB_DIV16);
      return HDL_MODULE_UNLOADED;

    case HDL_CLOCK_TYPE_APB2:
      if (enable) return _hdl_bus_clock_cnf(clk, 11, 13, APB2_MAX_FREQ, HDL_CLOCK_TYPE_AHB);
      rcu_apb2_clock_config(RCU_APB2_CKAHB_DIV16);
      return HDL_MODULE_UNLOADED;

    case HDL_CLOCK_TYPE_IRC40K:
      clk->freq.num = 40000;
      if (enable) return _hdl_clock_osc_en(RCU_IRC40K, RCU_FLAG_IRC40KSTB, IRC40K_STARTUP_TIMEOUT);
      return HDL_MODULE_UNLOADED;

    case HDL_CLOCK_TYPE_ADC:
      return hdl_clock_adc(clk, enable);
    default:
      break;
  }
  return HDL_MODULE_FAULT;
}
