module control (
    input  logic branch_EX,
    input  logic ready_LS,

    output logic flush_FE,
    output logic flush_DE,
    output logic flush_EX,

    output logic stall_DE,
    output logic stall_EX,

    // Source Bypass/Hazard
    input  logic rs1_addr_DE,
    input  logic rs2_addr_DE,
    input  logic ld_valid_LS,
    input  logic ld_inflight_LS,
    input  logic ld_rd_addr_LS,
    input  logic is_load_op_DE,
    input  logic is_store_op_DE,

    output logic forward_rs1_DE,
    output logic forward_rs2_DE
);

    // flush logic
    assign flush_FE = branch_EX;
    assign flush_DE = branch_EX;
    assign flush_EX = branch_EX;



    logic rs1_hazard;
    logic rs2_hazard;

    assign rs1_hazard = (ld_rd_addr_LS == rs1_addr_DE);
    assign rs2_hazard = (ld_rd_addr_LS == rs2_addr_DE);

    
    assign forward_rs1_DE = ld_valid_LS && rs1_hazard;
    assign forward_rs2_DE = ld_valid_LS && rs2_hazard;
    
    logic source_hazard;
    assign source_hazard = ld_inflight_LS && (rs1_hazard || rs2_hazard || is_load_op_DE || is_store_op_DE);
    
    // stall logic
    assign stall_EX = source_hazard || ~ready_LS;
    assign stall_DE = stall_EX;


endmodule : control
