// Seed: 4118465709
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6,
    output supply1 id_7
);
  assign module_1.id_13 = 0;
  wire id_9;
  ;
  assign id_9 = !id_9;
endmodule
module module_1 #(
    parameter id_19 = 32'd98,
    parameter id_5  = 32'd49
) (
    output supply0 id_0,
    input tri1 id_1,
    output logic id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri1 _id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output supply0 id_14,
    input tri id_15,
    input tri1 id_16,
    input tri id_17,
    input uwire id_18,
    input supply0 _id_19,
    input supply0 id_20,
    output supply1 id_21
);
  logic id_23[1 : id_5];
  ;
  supply1 id_24["" : id_19];
  assign id_24 = (1);
  assign id_21 = 1 && ~id_10;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_8,
      id_18,
      id_14,
      id_11,
      id_17,
      id_3
  );
  always id_2 = -1;
endmodule
