<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2-2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="model_uart_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexys3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nexys3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nexys3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nexys3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nexys3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nexys3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nexys3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nexys3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nexys3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nexys3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="nexys3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nexys3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nexys3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nexys3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="nexys3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nexys3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nexys3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nexys3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nexys3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nexys3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexys3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="nexys3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nexys3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nexys3_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nexys3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nexys3_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nexys3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nexys3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nexys3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nexys3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nexys3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nexys3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nexys3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="nexys3_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="nexys3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524765235" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524765235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524766525" xil_pn:in_ck="-3926577745386431036" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524766525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src-lab2/rtl/nexys3.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_add.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_alu.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_definitions.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_rf.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart_fifo.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart_top.v"/>
      <outfile xil_pn:name="rtl/seq_definitions.v"/>
      <outfile xil_pn:name="rtl/seq_mult.v"/>
      <outfile xil_pn:name="tb/model_uart.v"/>
      <outfile xil_pn:name="tb/tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1524766083" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1524766083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524766083" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6545400597629602119" xil_pn:start_ts="1524766083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524765235" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4575412634517878547" xil_pn:start_ts="1524765235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524766525" xil_pn:in_ck="-3926577745386431036" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1524766525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src-lab2/rtl/nexys3.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_add.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_alu.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_definitions.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/seq_rf.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart_fifo.v"/>
      <outfile xil_pn:name="../src-lab2/rtl/uart_top.v"/>
      <outfile xil_pn:name="rtl/seq_definitions.v"/>
      <outfile xil_pn:name="rtl/seq_mult.v"/>
      <outfile xil_pn:name="tb/model_uart.v"/>
      <outfile xil_pn:name="tb/tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1524766763" xil_pn:in_ck="-3926577745386431036" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3154150483583015834" xil_pn:start_ts="1524766758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1524766764" xil_pn:in_ck="6164464269294763609" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1680960134323361277" xil_pn:start_ts="1524766763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8732696934966025517" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4575412634517878547" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1597101361751149345" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6505532495323698189" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524762033" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4427348677434535095" xil_pn:start_ts="1524762033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524764827" xil_pn:in_ck="-4552669890868810288" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5623622802217777033" xil_pn:start_ts="1524764814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="nexys3.lso"/>
      <outfile xil_pn:name="nexys3.ngc"/>
      <outfile xil_pn:name="nexys3.ngr"/>
      <outfile xil_pn:name="nexys3.prj"/>
      <outfile xil_pn:name="nexys3.stx"/>
      <outfile xil_pn:name="nexys3.syr"/>
      <outfile xil_pn:name="nexys3.xst"/>
      <outfile xil_pn:name="nexys3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524762067" xil_pn:in_ck="-1962181743461976058" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361802788940" xil_pn:start_ts="1524762066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524764838" xil_pn:in_ck="446440958356104918" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6633809551299807195" xil_pn:start_ts="1524764831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="nexys3.bld"/>
      <outfile xil_pn:name="nexys3.ngd"/>
      <outfile xil_pn:name="nexys3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524764851" xil_pn:in_ck="446440958356104919" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3453347932096072003" xil_pn:start_ts="1524764838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="nexys3.pcf"/>
      <outfile xil_pn:name="nexys3_map.map"/>
      <outfile xil_pn:name="nexys3_map.mrp"/>
      <outfile xil_pn:name="nexys3_map.ncd"/>
      <outfile xil_pn:name="nexys3_map.ngm"/>
      <outfile xil_pn:name="nexys3_map.xrpt"/>
      <outfile xil_pn:name="nexys3_summary.xml"/>
      <outfile xil_pn:name="nexys3_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524764871" xil_pn:in_ck="3706117179254147440" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6836792358010065007" xil_pn:start_ts="1524764851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="nexys3.ncd"/>
      <outfile xil_pn:name="nexys3.pad"/>
      <outfile xil_pn:name="nexys3.par"/>
      <outfile xil_pn:name="nexys3.ptwx"/>
      <outfile xil_pn:name="nexys3.unroutes"/>
      <outfile xil_pn:name="nexys3.xpi"/>
      <outfile xil_pn:name="nexys3_pad.csv"/>
      <outfile xil_pn:name="nexys3_pad.txt"/>
      <outfile xil_pn:name="nexys3_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524764901" xil_pn:in_ck="5252585598267085" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="3333650809785324913" xil_pn:start_ts="1524764886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nexys3.bgn"/>
      <outfile xil_pn:name="nexys3.bit"/>
      <outfile xil_pn:name="nexys3.drc"/>
      <outfile xil_pn:name="nexys3.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524764921" xil_pn:in_ck="5252585598254231" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3013362611380892931" xil_pn:start_ts="1524764920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524764871" xil_pn:in_ck="446440958356104787" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1524764863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="nexys3.twr"/>
      <outfile xil_pn:name="nexys3.twx"/>
    </transform>
  </transforms>

</generated_project>
