--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/augreal.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+--------------------+--------+
               |  Setup to  |  Hold to   |                    | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
---------------+------------+------------+--------------------+--------+
tv_in_ycrcb<10>|    7.165(R)|   -2.868(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<11>|    7.188(R)|   -2.636(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<12>|    6.013(R)|   -2.670(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<13>|    4.973(R)|   -0.930(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<14>|    5.365(R)|   -1.114(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<15>|    5.172(R)|   -1.371(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<16>|    6.149(R)|   -2.303(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<17>|    4.717(R)|   -2.378(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<18>|    4.916(R)|   -1.259(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<19>|    5.454(R)|   -0.080(R)|analyzer3_clock_OBUF|   0.000|
---------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-------------------+------------+--------------------+--------+
                   | clk (edge) |                    | Clock  |
Destination        |   to PAD   |Internal Clock(s)   | Phase  |
-------------------+------------+--------------------+--------+
analyzer1_data<10> |   17.145(R)|analyzer2_clock_OBUF|   0.000|
analyzer1_data<11> |   24.666(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.756(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.370(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<12> |   22.607(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.232(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.311(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<14> |   18.598(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<6>  |   15.956(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<7>  |   15.959(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<12> |   17.783(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<13> |   18.262(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<14> |   18.270(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<15> |   17.520(R)|analyzer2_clock_OBUF|   0.000|
analyzer4_data<0>  |   24.116(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.741(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.820(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<1>  |   24.776(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.401(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.480(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<2>  |   24.706(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.331(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.410(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<3>  |   22.641(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.817(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.345(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<4>  |   22.409(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.655(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.113(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<5>  |   25.656(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.807(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.360(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<6>  |   24.954(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.437(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.658(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<7>  |   23.836(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.539(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.540(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<8>  |   24.539(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.164(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.243(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<9>  |   26.287(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.912(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.991(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<10> |   25.366(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.991(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.070(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<11> |   25.536(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.161(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.240(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<12> |   24.873(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.498(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.577(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<13> |   24.767(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.254(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.471(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14> |   23.411(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.812(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.115(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<15> |   24.159(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.605(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.863(R)|analyzer4_clock_OBUF|   0.000|
clock_feedback_out |   12.355(R)|rc/ram_clock        |   0.000|
                   |   12.355(F)|rc/ram_clock        |   0.000|
ram0_address<0>    |   24.345(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.970(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.049(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<1>    |   26.196(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.821(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.900(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<2>    |   25.329(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.954(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.033(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<3>    |   25.037(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.662(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.741(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<4>    |   24.782(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.407(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.486(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<5>    |   22.190(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.677(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.894(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<6>    |   21.193(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.594(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.897(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<7>    |   21.234(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.680(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.938(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<8>    |   24.020(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.645(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.724(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<9>    |   20.225(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.779(R)|analyzer2_clock_OBUF|   0.000|
                   |   16.929(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<10>   |   21.666(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.291(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.370(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<11>   |   22.458(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.083(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.162(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<12>   |   21.655(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.280(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.359(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<13>   |   23.613(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.238(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.317(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<14>   |   21.995(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.620(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.699(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<15>   |   22.356(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.650(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.060(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<16>   |   21.766(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.997(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.470(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<17>   |   21.259(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.627(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.963(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<18>   |   24.514(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.139(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.218(R)|analyzer4_clock_OBUF|   0.000|
ram0_clk           |   12.252(R)|rc/ram_clock        |   0.000|
                   |   12.252(F)|rc/ram_clock        |   0.000|
ram0_we_b          |   22.955(R)|analyzer2_clock_OBUF|   0.000|
ram1_address<0>    |   23.359(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.984(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.063(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<1>    |   22.318(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.943(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.022(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<2>    |   22.533(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.158(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.237(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<3>    |   21.066(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.242(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.770(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<4>    |   23.435(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.681(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.139(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<5>    |   23.062(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.213(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.766(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<6>    |   23.129(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.612(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.833(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<7>    |   21.711(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.414(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.415(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<8>    |   22.086(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.519(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.790(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<9>    |   20.694(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.181(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.398(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<10>   |   21.818(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.443(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.522(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<11>   |   21.914(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.539(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.618(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<12>   |   21.517(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.142(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.221(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<13>   |   22.274(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.899(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.978(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<14>   |   22.204(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.829(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.908(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<15>   |   23.763(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.388(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.467(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<16>   |   23.948(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.573(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.652(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<17>   |   22.082(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.707(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.786(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<18>   |   22.349(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.974(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.053(R)|analyzer4_clock_OBUF|   0.000|
ram1_clk           |   12.257(R)|rc/ram_clock        |   0.000|
                   |   12.257(F)|rc/ram_clock        |   0.000|
ram1_we_b          |   13.503(R)|analyzer2_clock_OBUF|   0.000|
vga_out_blank_b    |   14.078(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<0>   |   31.783(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.604(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<1>   |   32.997(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.818(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<2>   |   31.630(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.451(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<3>   |   31.774(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.595(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<4>   |   33.388(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.209(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<5>   |   33.055(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.876(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<6>   |   33.720(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.541(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<7>   |   33.120(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.941(R)|analyzer4_clock_OBUF|   0.000|
vga_out_hsync      |   13.537(R)|analyzer4_clock_OBUF|   0.000|
vga_out_pixel_clock|   10.123(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<0>     |   31.422(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.243(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<1>     |   31.045(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.866(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<2>     |   31.729(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.550(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<3>     |   31.908(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.729(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<4>     |   32.980(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.801(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<5>     |   31.874(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.695(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<6>     |   33.131(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.952(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<7>     |   32.639(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.460(R)|analyzer4_clock_OBUF|   0.000|
vga_out_vsync      |   14.071(R)|analyzer4_clock_OBUF|   0.000|
-------------------+------------+--------------------+--------+

Clock tv_in_line_clock1 to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<7> |   22.751(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<8> |   18.904(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<9> |   15.176(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<13>|   19.687(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<15>|   16.402(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<5> |   16.040(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<6> |   14.402(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<7> |   14.054(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<8> |   13.326(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<9> |   15.648(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<10>|   13.966(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<11>|   14.047(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<12>|   14.066(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<13>|   16.293(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<14>|   14.069(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<15>|   14.343(R)|analyzer3_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   11.880|    2.248|         |         |
tv_in_line_clock1|    4.310|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   11.479|         |         |         |
tv_in_line_clock1|    7.671|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
-----------------+-----------------+---------+
Source Pad       |Destination Pad  |  Delay  |
-----------------+-----------------+---------+
clock_27mhz      |analyzer1_clock  |   12.294|
clock_27mhz      |analyzer2_clock  |   14.126|
clock_27mhz      |analyzer4_clock  |   10.765|
clock_27mhz      |tv_in_clock      |   13.453|
tv_in_line_clock1|analyzer3_clock  |   15.232|
tv_in_ycrcb<16>  |analyzer1_data<7>|   20.481|
tv_in_ycrcb<17>  |analyzer1_data<8>|   17.240|
-----------------+-----------------+---------+


Analysis completed Tue Nov 29 16:49:02 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



