{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620111505543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620111505552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 13:58:25 2021 " "Processing started: Tue May 04 13:58:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620111505552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111505552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111505552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620111506081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620111506081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file t_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_shifter " "Found entity 1: t_shifter" {  } { { "t_shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/t_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file t_bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_bound_flasher " "Found entity 1: t_bound_flasher" {  } { { "t_bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/t_bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file t_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_processor " "Found entity 1: t_processor" {  } { { "t_processor.v" "" { Text "D:/Quang/202/Verilog/lab1/t_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_run.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2i_run " "Found entity 1: DE2i_run" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620111516202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bound_flasher " "Elaborating entity \"bound_flasher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620111516264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p0 " "Elaborating entity \"processor\" for hierarchy \"processor:p0\"" {  } { { "bound_flasher.v" "p0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620111516268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_min processor.v(10) " "Verilog HDL or VHDL warning at processor.v(10): object \"pre_min\" assigned a value but never read" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620111516270 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(91) " "Verilog HDL Always Construct warning at processor.v(91): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516271 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(96) " "Verilog HDL Always Construct warning at processor.v(96): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516271 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(98) " "Verilog HDL Always Construct warning at processor.v(98): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516271 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(105) " "Verilog HDL Always Construct warning at processor.v(105): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516272 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(110) " "Verilog HDL Always Construct warning at processor.v(110): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516272 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(112) " "Verilog HDL Always Construct warning at processor.v(112): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516272 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(125) " "Verilog HDL Always Construct warning at processor.v(125): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620111516272 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isEnd processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isEnd\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620111516273 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isFlick processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isFlick\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620111516273 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620111516273 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620111516273 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 processor.v(96) " "Inferred latch for \"next_state.10\" at processor.v(96)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516275 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 processor.v(96) " "Inferred latch for \"next_state.01\" at processor.v(96)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516275 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 processor.v(96) " "Inferred latch for \"next_state.00\" at processor.v(96)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516276 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase processor.v(96) " "Inferred latch for \"increase\" at processor.v(96)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516276 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isEnd processor.v(96) " "Inferred latch for \"isEnd\" at processor.v(96)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111516276 "|bound_flasher|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:s0 " "Elaborating entity \"shifter\" for hierarchy \"shifter:s0\"" {  } { { "bound_flasher.v" "s0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620111516328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620111516330 "|bound_flasher|shifter:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620111516330 "|bound_flasher|shifter:s0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|state.10 " "Latch processor:p0\|state.10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:p0\|state.01 " "Ports D and ENA on the latch are fed by the same signal processor:p0\|state.01" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620111517143 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620111517143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|increase " "Latch processor:p0\|increase has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flick " "Ports D and ENA on the latch are fed by the same signal flick" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620111517144 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620111517144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620111517146 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620111517147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min\[1\] GND " "Pin \"min\[1\]\" is stuck at GND" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620111517186 "|bound_flasher|min[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min\[3\] GND " "Pin \"min\[3\]\" is stuck at GND" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620111517186 "|bound_flasher|min[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min\[4\] GND " "Pin \"min\[4\]\" is stuck at GND" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620111517186 "|bound_flasher|min[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620111517186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620111517393 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "processor:p0\|enable High " "Register processor:p0\|enable will power up to High" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620111517697 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620111517697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620111518597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620111518597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620111518664 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620111518664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620111518664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620111518664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620111518706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 13:58:38 2021 " "Processing ended: Tue May 04 13:58:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620111518706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620111518706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620111518706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620111518706 ""}
