Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,64
design__inferred_latch__count,0
design__instance__count,1690
design__instance__area,40843.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,13
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.003364583710208535
power__switching__total,0.0011169809149578214
power__leakage__total,1.5612285153565608E-7
power__total,0.0044817207381129265
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.3017023105629175
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.3016980917153046
timing__hold__ws__corner:nom_tt_025C_3v30,1.0777461450557493
timing__setup__ws__corner:nom_tt_025C_3v30,2.205158784656584
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.077746
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.205159
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,80
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,13
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3482625120195524
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.34825829317193946
timing__hold__ws__corner:nom_ss_125C_3v00,2.408705081346598
timing__setup__ws__corner:nom_ss_125C_3v00,-15.048826610803204
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-1767.5160324535964
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-15.048826610803204
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.408705
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,137
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-15.048826
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,137
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,13
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.28075506603107137
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.28075073616115287
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5090520371538366
timing__setup__ws__corner:nom_ff_n40C_3v60,9.55610106982204
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.509052
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.556101
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,122
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.27734323955760276
clock__skew__worst_setup,0.27733979786612906
timing__hold__ws,0.5031485370757324
timing__setup__ws,-16.454306827238966
timing__hold__tns,0.0
timing__setup__tns,-1916.6994294230649
timing__hold__wns,0
timing__setup__wns,-16.454306827238966
timing__hold_vio__count,0
timing__hold_r2r__ws,0.503149
timing__hold_r2r_vio__count,0
timing__setup_vio__count,411
timing__setup_r2r__ws,-16.454308
timing__setup_r2r_vio__count,411
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1690
design__instance__area__stdcell,40843.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.785959
design__instance__utilization__stdcell,0.785959
design__instance__count__class:tie_cell,22
design__instance__count__class:buffer,3
design__instance__count__class:inverter,71
design__instance__count__class:sequential_cell,173
design__instance__count__class:multi_input_combinational_cell,805
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,59735.7
design__violations,0
design__instance__count__class:timing_repair_buffer,158
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,63
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1268
route__net__special,2
route__drc_errors__iter:1,429
route__wirelength__iter:1,67942
route__drc_errors__iter:2,164
route__wirelength__iter:2,66977
route__drc_errors__iter:3,156
route__wirelength__iter:3,66948
route__drc_errors__iter:4,23
route__wirelength__iter:4,66899
route__drc_errors__iter:5,4
route__wirelength__iter:5,66905
route__drc_errors__iter:6,0
route__wirelength__iter:6,66902
route__drc_errors,0
route__wirelength,66902
route__vias,9466
route__vias__singlecut,9466
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,665.68
design__instance__count__class:fill_cell,771
timing__unannotated_net__count__corner:nom_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,13
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.29585099096844647
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.29584754927697277
timing__hold__ws__corner:min_tt_025C_3v30,1.0683767506413482
timing__setup__ws__corner:min_tt_025C_3v30,2.7638780935116456
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.068377
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.763878
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,57
design__max_fanout_violation__count__corner:min_ss_125C_3v00,13
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3371105434663984
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3371072127972303
timing__hold__ws__corner:min_ss_125C_3v00,2.3929834346948478
timing__setup__ws__corner:min_ss_125C_3v00,-13.987879694897382
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-1643.8664725848735
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-13.987879694897382
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.392983
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,137
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-13.987880
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,137
timing__unannotated_net__count__corner:min_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,13
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.27734323955760276
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.27733979786612906
timing__hold__ws__corner:min_ff_n40C_3v60,0.5031485370757324
timing__setup__ws__corner:min_ff_n40C_3v60,9.889494836297056
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.503149
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.889495
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,13
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.3081510411838353
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3081457121131664
timing__hold__ws__corner:max_tt_025C_3v30,1.0879719655355677
timing__setup__ws__corner:max_tt_025C_3v30,1.5436932169479103
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.087972
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.543693
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,122
design__max_fanout_violation__count__corner:max_ss_125C_3v00,13
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.35964340856685856
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.35963807949618964
timing__hold__ws__corner:max_ss_125C_3v00,2.4278459929662928
timing__setup__ws__corner:max_ss_125C_3v00,-16.454306827238966
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-1916.6994294230649
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-16.454306827238966
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.427846
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,137
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-16.454308
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,137
timing__unannotated_net__count__corner:max_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,13
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2845825600167155
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2845771754348938
timing__hold__ws__corner:max_ff_n40C_3v60,0.5161189399723488
timing__setup__ws__corner:max_ff_n40C_3v60,9.159596007593482
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.516119
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.159596
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000863371
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000922334
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000273145
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000922334
design_powergrid__voltage__worst,0.0000922334
design_powergrid__voltage__worst__net:VPWR,3.29991
design_powergrid__drop__worst,0.0000922334
design_powergrid__drop__worst__net:VPWR,0.0000863371
design_powergrid__voltage__worst__net:VGND,0.0000922334
design_powergrid__drop__worst__net:VGND,0.0000922334
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002799999999999999957998007837911558226551278494298458099365234375
ir__drop__worst,0.000086299999999999997047674116235072006020345725119113922119140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
