# 3-bit ALU Project (SystemVerilog + Logisim)

## ğŸ“Œ Overview
This project involves the **design**, **implementation**, and **simulation** of a **3-bit Arithmetic and Logic Unit (ALU)** using:
- **SystemVerilog** for simulation and verification.
- **Logisim** for visual circuit-level implementation.

---

## âš™ï¸ Features

### â• Arithmetic Operations
- **Addition** (`F = A + B`)
- **Subtraction** (`F = B - A`) using Two's Complement
- **Two's Complement** (`F = A' + 1`)

### ğŸ” Logical Operations
- **Bitwise OR** (`F = A | B`)
- **Bitwise AND** (`F = A & B`)
- **Bitwise XOR** (`F = A ^ B`)
- **Bitwise NOT** (`F = ~B`)

### ğŸ”„ Shift Operations
- **Logical Left Shift** (`F = A << 2`)
- **Logical Right Shift** (`F = A >> 3`)
- **Arithmetic Shifts** (Left and Right) â€“ *Bonus Feature*

### ğŸ Flags
- **Zero Flag (Z):** Asserted when `F == 0`
- **Overflow Flag (V):** Asserted on signed overflow during arithmetic operations

---

## ğŸ“ Project Structure

```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ ALU_3_bit.sv              # Top-level ALU module
â”‚   â”œâ”€â”€ Full_Adder.sv             # 1-bit full adder
â”‚   â”œâ”€â”€ Full_Adder_3_bit.sv       # 3-bit full adder
â”‚   â”œâ”€â”€ Full_Sub_3_bit.sv         # 3-bit subtractor (2's complement)
â”‚   â”œâ”€â”€ twos_complement.sv        # Two's complement logic
â”‚   â”œâ”€â”€ AND_3bit.sv               # Bitwise AND
â”‚   â”œâ”€â”€ OR_3bit.sv                # Bitwise OR
â”‚   â”œâ”€â”€ XOR_3bit.sv               # Bitwise XOR
â”‚   â”œâ”€â”€ NOT_3bit.sv               # Bitwise NOT
â”‚   â”œâ”€â”€ Shift_Left_2.sv          # Logical left shift by 2
â”‚   â”œâ”€â”€ Shift_Right_3.sv         # Logical right shift by 3
â”‚   â”œâ”€â”€ shift_left_arith_1.sv    # Arithmetic left shift
â”‚   â”œâ”€â”€ shift_right_arith_1.sv   # Arithmetic right shift
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ ALU_tb.sv                 # Testbench for simulation
â”‚
â”œâ”€â”€ LOGISIM/
â”‚   â”œâ”€â”€ logisim_alu.png           # Logisim circuit screenshot
â”‚   â””â”€â”€ modelsim_wave.png         # ModelSim waveform screenshot
â”‚
â”œâ”€â”€ Digital_Report.tex           # LaTeX report (full documentation)
â”‚
â””â”€â”€ README.md                     # This file
```

---

## ğŸ§  Logisim Design

- Modular construction using:
  - 3-bit adder and subtractor
  - Bitwise logic gates
  - Multiplexers to select operations
- **Zero flag:** Derived using NOR gate from output
- **Overflow flag:** Taken from MSB carry-out in addition
- ğŸ“· **Screenshot:**  
  ![Logisim ALU](LOGISIM/logisim_alu.png)

---

## ğŸ§ª Simulation with ModelSim

### ğŸ”§ Tools Used
- **ModelSim** for compiling, simulating, and visualizing SystemVerilog modules.

### â–¶ï¸ Steps to Run Simulation
```bash
# 1. Compile all modules
vlog src/*.sv tb/ALU_tb.sv

# 2. Launch simulation
vsim work.ALU_tb

# 3. Force inputs (example)
force A 3'b011
force B 3'b101
force SEL 4'b0000
run 100
```

- ğŸ§¾ Observe output waveforms  
  ğŸ“· **Screenshot:**  
  ![ModelSim Waveform](LOGISIM/modelsim_wave.png)

---

## ğŸ“„ Report

Full technical documentation available in `Digital_Report.tex`:
- Design overview (Logisim + SystemVerilog)
- Module breakdown
- Simulation outputs
- Diagrams and waveforms
- Observations, challenges, and conclusions

---

## ğŸš€ Future Improvements
- Extend ALU to **8-bit or 16-bit**
- Add **multiplication**, **division**, and **rotate** operations
- Integrate into **CPU datapath** with pipelining
- Deploy on FPGA using **Quartus** or **Vivado**

---

## ğŸ“š References

1. Logisim Digital Logic Simulator  
   [http://www.cburch.com/logisim/](http://www.cburch.com/logisim/)
2. ModelSim Simulation Software  
   [https://www.mentor.com/products/fv/modelsim/](https://www.mentor.com/products/fv/modelsim/)
3. SystemVerilog IEEE Standard  
   [https://ieeexplore.ieee.org/document/8299595](https://ieeexplore.ieee.org/document/8299595)
4. Digital Design Principles and FPGA Applications  
   [https://doi.org/10.1007/978-1-4614-1372-7](https://doi.org/10.1007/978-1-4614-1372-7)

---

> ğŸ“Œ **Note:** Make sure `LOGISIM` folder contains all screenshots to be referenced correctly.
