
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M
OS: CentOS Linux 7 (Core)
Hostname: hyd-sw-01
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M
OS: CentOS Linux 7 (Core)
Hostname: hyd-sw-01
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v" (library work)
@I::"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v" (library work)
@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v" (library work)
@W: CG1337 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v":447:10:447:18|Net addr_beat is not declared.
@W: CG1337 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v":451:10:451:13|Net mask is not declared.
@W: CG1337 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v":471:10:471:14|Net FIXED is not declared.
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AHBtoAPB/AHBtoAPB.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@W: CG289 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v":4390:53:4390:56|Specified digits overflow the number's size
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXItoAHBL/AXItoAHBL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v" (library COREAHBLITE_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_APB/Core_APB.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXItoAPB/AXItoAPB.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CCC_111MHz/CCC_111MHz.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreAXI4_Lite/CoreAXI4_Lite.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ctrl_if_mux_cdc.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_stream_slave_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v" (library COREAXI4DMACONTROLLER_LIB)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_interrupt_parameters.v" (library COREAXI4DMACONTROLLER_LIB)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_interrupt_mapping.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@W: CG1337 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":7954:0:7954:11|Net CAXI4DMAIO1l is not declared.
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_start_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v" (library COREAXI4DMACONTROLLER_LIB)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_parameters.v" (library COREAXI4DMACONTROLLER_LIB)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_controller.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ram_1k20_wrapper.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v" (library COREAXI4DMACONTROLLER_LIB)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/CMD_CTRLR.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/tpsram/tpsram.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/UART_SD/UART_SD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI4DMA_INIT.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CLK_DIV2/CLK_DIV2.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/NGMUX/NGMUX.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/OSC_160MHz/OSC_160MHz.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_TL_CLK/PCIe_TL_CLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_TX_PLL/PCIe_TX_PLL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/Debounce.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/SW_Debounce.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIe_EP.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v" (library work)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/DDRCTRL_0/sdram_lb_defines_1.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v" (library work)
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":744:17:744:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":749:17:749:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":751:17:751:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":753:17:753:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":755:17:755:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":772:17:772:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":779:17:779:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":782:17:782:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":784:17:784:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":790:17:790:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":793:17:793:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":796:17:796:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":798:21:798:33|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":803:17:803:28|Read directive translate_on.
@N: CG334 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":805:17:805:29|Read directive translate_off.
@N: CG333 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v":808:17:808:28|Read directive translate_on.
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v" (library work)
@W: CG203 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":2596:52:2596:52|Decimal constant '4294967295' is too large as a 32-bit signed constant, and hence truncated to 32-bits. Use sized constant format to make it an unsigned constant.
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v" (library work)
@I:"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v":"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/DDRCTRL_0/sdram_lb_defines_0.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v" (library work)
@W: CG203 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":2658:52:2658:52|Decimal constant '4294967295' is too large as a 32-bit signed constant, and hence truncated to 32-bits. Use sized constant format to make it an unsigned constant.
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_RESET/PF_RESET.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/SRAM_AXI.v" (library work)
@I::"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP_Demo/PCIe_EP_Demo.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Selecting top level module PCIe_EP_Demo
@N: CG364 :"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v":151:7:151:10|Synthesizing module AND3 in library work.
Running optimization stage 1 on AND3 .......
Finished optimization stage 1 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 334MB peak: 334MB)
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value
@W: CG1283 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value

Only the first 100 messages of id 'CG1283' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG1283' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1283} -count unlimited' in the Tcl shell.
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE0_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE1_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE2_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE3_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE4_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE5_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE6_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE7_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE8_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE9_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE10_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE11_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE12_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE13_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE14_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE15_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE16_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE17_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE18_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE19_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE20_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE21_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE22_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE23_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE24_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE25_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE26_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE27_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE28_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE29_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE30_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE31_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE0_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE1_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE2_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE3_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE4_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE5_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE6_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE7_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE8_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE9_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE10_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE11_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE12_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE13_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE14_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE15_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE16_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE17_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE18_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE19_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE20_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE21_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE22_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE23_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE24_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE25_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE26_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE27_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE28_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE29_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE30_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE31_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER1_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER2_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER3_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER4_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER5_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER6_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter MASTER7_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE1_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE2_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE3_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE4_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE5_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE6_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE7_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE8_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE9_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE10_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE11_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE12_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE13_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE14_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE15_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE16_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE17_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE18_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE19_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE20_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE21_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE22_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE23_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE24_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE25_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE26_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE27_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE28_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXI4_Interconnect/AXI4_Interconnect.v":3882:0:3882:18|Type of parameter SLAVE29_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v":22:7:22:34|Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v":24:7:24:36|Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=15'b111001110011111
	MASTER_READ_CONNECTIVITY=15'b111001110011111
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	NUM_SLAVES_INT=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	MASTER_READ_CONNECTIVITY_INT=18'b111100111100111111
	MASTER_WRITE_CONNECTIVITY_INT=18'b111100111100111111
   Generated name = caxi4interconnect_Axi4CrossBar_Z1
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v":23:7:23:43|Synthesizing module caxi4interconnect_TargetMuxController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
   Generated name = caxi4interconnect_TargetMuxController_Z2
Running optimization stage 1 on caxi4interconnect_TargetMuxController_Z2 .......
Finished optimization stage 1 on caxi4interconnect_TargetMuxController_Z2 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|Synthesizing module caxi4interconnect_AddressController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b0
	MASTERID_WIDTH=32'b00000000000000000000000000000110
   Generated name = caxi4interconnect_AddressController_Z3
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":25:7:25:41|Synthesizing module caxi4interconnect_DependenceChecker in library work.

	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	CONNECTIVITY=6'b111111
	DERR_SLAVEID=3'b101
   Generated name = caxi4interconnect_DependenceChecker_Z4
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00000000000000000000000000000000
	SLOT_MAX_ADDR=32'b00001111111111111111111111111111
	CONNECTIVITY=5'b11111
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00010000000000000000000000000000
	SLOT_MAX_ADDR=32'b00011111111111111111111111111111
	CONNECTIVITY=5'b11111
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_31_Z5
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_31_Z5 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_31_Z5 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00100000000000000000000000000000
	SLOT_MAX_ADDR=32'b00101111111111111111111111111111
	CONNECTIVITY=5'b11111
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00110000000000000000000000000000
	SLOT_MAX_ADDR=32'b00111111111111111111111111111111
	CONNECTIVITY=5'b11111
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_31_Z7
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_31_Z7 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_31_Z7 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b01000000000000000000000000000000
	SLOT_MAX_ADDR=32'b01001111111111111111111111111111
	CONNECTIVITY=5'b11111
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
Running optimization stage 1 on caxi4interconnect_DependenceChecker_Z4 .......
Finished optimization stage 1 on caxi4interconnect_DependenceChecker_Z4 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v":22:7:22:32|Synthesizing module caxi4interconnect_BitScan0 in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_BitScan0_1s
Running optimization stage 1 on caxi4interconnect_BitScan0_1s .......
Finished optimization stage 1 on caxi4interconnect_BitScan0_1s (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":24:7:24:45|Synthesizing module caxi4interconnect_TransactionController in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001010
	COUNT_1=1'b1
   Generated name = caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9
Running optimization stage 1 on caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9 .......
Finished optimization stage 1 on caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|Synthesizing module caxi4interconnect_MasterControl in library work.

	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	CONNECTIVITY=6'b111111
   Generated name = caxi4interconnect_MasterControl_Z10
Running optimization stage 1 on caxi4interconnect_MasterControl_Z10 .......
Finished optimization stage 1 on caxi4interconnect_MasterControl_Z10 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":25:7:25:41|Synthesizing module caxi4interconnect_DependenceChecker in library work.

	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	CONNECTIVITY=6'b111100
	DERR_SLAVEID=3'b101
   Generated name = caxi4interconnect_DependenceChecker_Z11
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00000000000000000000000000000000
	SLOT_MAX_ADDR=32'b00001111111111111111111111111111
	CONNECTIVITY=5'b11100
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_28
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_28 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_28 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00010000000000000000000000000000
	SLOT_MAX_ADDR=32'b00011111111111111111111111111111
	CONNECTIVITY=5'b11100
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_28_Z12
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_28_Z12 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_28_Z12 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00100000000000000000000000000000
	SLOT_MAX_ADDR=32'b00101111111111111111111111111111
	CONNECTIVITY=5'b11100
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_Z13
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_Z13 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_Z13 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b00110000000000000000000000000000
	SLOT_MAX_ADDR=32'b00111111111111111111111111111111
	CONNECTIVITY=5'b11100
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z14
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z14 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z14 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v":24:7:24:44|Synthesizing module caxi4interconnect_MasterAddressDecoder in library work.

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	SLAVE_NUM=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b01000000000000000000000000000000
	SLOT_MAX_ADDR=32'b01001111111111111111111111111111
	CONNECTIVITY=5'b11100
   Generated name = caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_28_Z15
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_28_Z15 .......
Finished optimization stage 1 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_28_Z15 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_DependenceChecker_Z11 .......
Finished optimization stage 1 on caxi4interconnect_DependenceChecker_Z11 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|Synthesizing module caxi4interconnect_MasterControl in library work.

	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	CONNECTIVITY=6'b111100
   Generated name = caxi4interconnect_MasterControl_Z16
Running optimization stage 1 on caxi4interconnect_MasterControl_Z16 .......
Finished optimization stage 1 on caxi4interconnect_MasterControl_Z16 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v":23:7:23:37|Synthesizing module caxi4interconnect_RoundRobinArb in library work.

	N=32'b00000000000000000000000000000011
	N_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000001
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_3s_2s_1s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_3s_2s_1s_0 .......
Finished optimization stage 1 on caxi4interconnect_RoundRobinArb_3s_2s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_AddressController_Z3 .......
Finished optimization stage 1 on caxi4interconnect_AddressController_Z3 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|Synthesizing module caxi4interconnect_RDataController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_RDataController_Z17
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v":23:7:23:35|Synthesizing module caxi4interconnect_ReadDataMux in library work.

	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_READ_CONNECTIVITY=6'b111111
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s
Running optimization stage 1 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s .......
Finished optimization stage 1 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s (CPU Time 0h:00m:00s, Memory Used current: 342MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|Synthesizing module caxi4interconnect_ReadDataController in library work.

	MASTER_NUM=3'b000
	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=6'b111111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_ReadDataController_Z18
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v":23:7:23:35|Synthesizing module caxi4interconnect_RequestQual in library work.

	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
   Generated name = caxi4interconnect_RequestQual_6s_2s_4s_1s_6s
Running optimization stage 1 on caxi4interconnect_RequestQual_6s_2s_4s_1s_6s .......
Finished optimization stage 1 on caxi4interconnect_RequestQual_6s_2s_4s_1s_6s (CPU Time 0h:00m:00s, Memory Used current: 342MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v":23:7:23:38|Synthesizing module caxi4interconnect_RdFifoDualPort in library work.

	HI_FREQ=32'b00000000000000000000000000000001
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000110
	nearFullSpace=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v":188:8:188:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v":189:8:189:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v":223:8:223:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v":224:8:224:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v":23:7:23:49|Synthesizing module caxi4interconnect_DualPort_FF_SyncWr_SyncRd in library work.

	HI_FREQ=32'b00000000000000000000000000000001
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000011
	FIFO_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s
Running optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v":95:0:95:5|Found RAM mem, depth=4, width=3
Finished optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 342MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2 .......
Finished optimization stage 1 on caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2 (CPU Time 0h:00m:00s, Memory Used current: 342MB peak: 343MB)
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":175:9:175:24|Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z18 .......
Finished optimization stage 1 on caxi4interconnect_ReadDataController_Z18 (CPU Time 0h:00m:00s, Memory Used current: 342MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v":23:7:23:35|Synthesizing module caxi4interconnect_ReadDataMux in library work.

	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_READ_CONNECTIVITY=6'b111100
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s
Running optimization stage 1 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s .......
Finished optimization stage 1 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|Synthesizing module caxi4interconnect_ReadDataController in library work.

	MASTER_NUM=3'b001
	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=6'b111100
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_ReadDataController_Z19
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":175:9:175:24|Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z19 .......
Finished optimization stage 1 on caxi4interconnect_ReadDataController_Z19 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|Synthesizing module caxi4interconnect_ReadDataController in library work.

	MASTER_NUM=3'b010
	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=6'b111100
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_ReadDataController_Z20
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":175:9:175:24|Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z20 .......
Finished optimization stage 1 on caxi4interconnect_ReadDataController_Z20 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_RDataController_Z17 .......
Finished optimization stage 1 on caxi4interconnect_RDataController_Z17 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|Synthesizing module caxi4interconnect_AddressController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b1
	MASTERID_WIDTH=32'b00000000000000000000000000000110
   Generated name = caxi4interconnect_AddressController_Z21
Running optimization stage 1 on caxi4interconnect_AddressController_Z21 .......
Finished optimization stage 1 on caxi4interconnect_AddressController_Z21 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|Synthesizing module caxi4interconnect_WDataController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WDataController_Z22
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=32'b00000000000000000000000000000001
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000010
	nearFullSpace=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_FifoDualPort_1s_2_2s_2s_2
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v":23:7:23:49|Synthesizing module caxi4interconnect_DualPort_FF_SyncWr_SyncRd in library work.

	HI_FREQ=32'b00000000000000000000000000000001
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s
Running optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v":95:0:95:5|Found RAM mem, depth=4, width=2
Finished optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_1s_2_2s_2s_2 .......
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_1s_2_2s_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v":23:7:23:36|Synthesizing module caxi4interconnect_WriteDataMux in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	WRITE_CONNECTIVITY=3'b111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WriteDataMux_Z23
Running optimization stage 1 on caxi4interconnect_WriteDataMux_Z23 .......
Finished optimization stage 1 on caxi4interconnect_WriteDataMux_Z23 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v":23:7:23:36|Synthesizing module caxi4interconnect_WriteDataMux in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	WRITE_CONNECTIVITY=3'b100
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WriteDataMux_Z24
Running optimization stage 1 on caxi4interconnect_WriteDataMux_Z24 .......
Finished optimization stage 1 on caxi4interconnect_WriteDataMux_Z24 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
Running optimization stage 1 on caxi4interconnect_WDataController_Z22 .......
Finished optimization stage 1 on caxi4interconnect_WDataController_Z22 (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 343MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v":23:7:23:37|Synthesizing module caxi4interconnect_RoundRobinArb in library work.

	N=32'b00000000000000000000000000000110
	N_WIDTH=32'b00000000000000000000000000000011
	HI_FREQ=32'b00000000000000000000000000000000
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_6s_3s_0s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_6s_3s_0s_0 .......
Finished optimization stage 1 on caxi4interconnect_RoundRobinArb_6s_3s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v":22:7:22:46|Synthesizing module caxi4interconnect_SlaveDataMuxController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=18'b111111111111111111
	MASTER_READ_CONNECTIVITY=18'b111100111100111111
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_SlaveDataMuxController_Z25
Running optimization stage 1 on caxi4interconnect_SlaveDataMuxController_Z25 .......
Finished optimization stage 1 on caxi4interconnect_SlaveDataMuxController_Z25 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v":24:7:24:38|Synthesizing module caxi4interconnect_RespController in library work.

	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000110
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=18'b111100111100111111
	MASTER_READ_CONNECTIVITY=18'b111100111100111111
	HI_FREQ=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_RespController_Z26
Running optimization stage 1 on caxi4interconnect_RespController_Z26 .......
Finished optimization stage 1 on caxi4interconnect_RespController_Z26 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v":22:7:22:32|Synthesizing module caxi4interconnect_revision in library work.
Running optimization stage 1 on caxi4interconnect_revision .......
Finished optimization stage 1 on caxi4interconnect_revision (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v":23:7:23:34|Synthesizing module caxi4interconnect_DERR_Slave in library work.

	ID_WIDTH=32'b00000000000000000000000000000110
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	RESP_CODE=2'b11
   Generated name = caxi4interconnect_DERR_Slave_6s_64s_1s_3
Running optimization stage 1 on caxi4interconnect_DERR_Slave_6s_64s_1s_3 .......
Finished optimization stage 1 on caxi4interconnect_DERR_Slave_6s_64s_1s_3 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z1 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z1 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":25:7:25:26|Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000011010
	NUM_MASTERS=32'b00000000000000000000000000000011
	NUM_SLAVES=32'b00000000000000000000000000000101
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	SLOT0_BASE_VEC=32'b00000000000000000000000000000000
	SLOT1_BASE_VEC=32'b00000000000000000000000000000001
	SLOT2_BASE_VEC=32'b00000000000000000000000000000010
	SLOT3_BASE_VEC=32'b00000000000000000000000000000011
	SLOT4_BASE_VEC=32'b00000000000000000000000000000100
	SLOT5_BASE_VEC=32'b00000000000000000000000000000101
	SLOT6_BASE_VEC=32'b00000000000000000000000000000110
	SLOT7_BASE_VEC=32'b00000000000000000000000000000111
	SLOT8_BASE_VEC=32'b00000000000000000000000000001000
	SLOT9_BASE_VEC=32'b00000000000000000000000000001001
	SLOT10_BASE_VEC=32'b00000000000000000000000000001010
	SLOT11_BASE_VEC=32'b00000000000000000000000000001011
	SLOT12_BASE_VEC=32'b00000000000000000000000000001100
	SLOT13_BASE_VEC=32'b00000000000000000000000000001101
	SLOT14_BASE_VEC=32'b00000000000000000000000000001110
	SLOT15_BASE_VEC=32'b00000000000000000000000000001111
	SLOT16_BASE_VEC=32'b00000000000000000000000000010000
	SLOT17_BASE_VEC=32'b00000000000000000000000000010001
	SLOT18_BASE_VEC=32'b00000000000000000000000000010010
	SLOT19_BASE_VEC=32'b00000000000000000000000000010011
	SLOT20_BASE_VEC=32'b00000000000000000000000000010100
	SLOT21_BASE_VEC=32'b00000000000000000000000000010101
	SLOT22_BASE_VEC=32'b00000000000000000000000000010110
	SLOT23_BASE_VEC=32'b00000000000000000000000000010111
	SLOT24_BASE_VEC=32'b00000000000000000000000000011000
	SLOT25_BASE_VEC=32'b00000000000000000000000000011001
	SLOT26_BASE_VEC=32'b00000000000000000000000000011010
	SLOT27_BASE_VEC=32'b00000000000000000000000000011011
	SLOT28_BASE_VEC=32'b00000000000000000000000000011100
	SLOT29_BASE_VEC=32'b00000000000000000000000000011101
	SLOT30_BASE_VEC=32'b00000000000000000000000000011110
	SLOT31_BASE_VEC=32'b00000000000000000000000000011111
	SLAVE0_START_ADDR=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR=32'b00010000000000000000000000000000
	SLAVE2_START_ADDR=32'b00100000000000000000000000000000
	SLAVE3_START_ADDR=32'b00110000000000000000000000000000
	SLAVE4_START_ADDR=32'b01000000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b01100000000000000000000000000000
	SLAVE13_START_ADDR=32'b01101000000000000000000000000000
	SLAVE14_START_ADDR=32'b01110000000000000000000000000000
	SLAVE15_START_ADDR=32'b01111000000000000000000000000000
	SLAVE16_START_ADDR=32'b10000000000000000000000000000000
	SLAVE17_START_ADDR=32'b10001000000000000000000000000000
	SLAVE18_START_ADDR=32'b10010000000000000000000000000000
	SLAVE19_START_ADDR=32'b10011000000000000000000000000000
	SLAVE20_START_ADDR=32'b10100000000000000000000000000000
	SLAVE21_START_ADDR=32'b10101000000000000000000000000000
	SLAVE22_START_ADDR=32'b10110000000000000000000000000000
	SLAVE23_START_ADDR=32'b10111000000000000000000000000000
	SLAVE24_START_ADDR=32'b11000000000000000000000000000000
	SLAVE25_START_ADDR=32'b11001000000000000000000000000000
	SLAVE26_START_ADDR=32'b11010000000000000000000000000000
	SLAVE27_START_ADDR=32'b11011000000000000000000000000000
	SLAVE28_START_ADDR=32'b11100000000000000000000000000000
	SLAVE29_START_ADDR=32'b11101000000000000000000000000000
	SLAVE30_START_ADDR=32'b11110000000000000000000000000000
	SLAVE31_START_ADDR=32'b11111000000000000000000000000000
	SLAVE0_END_ADDR=32'b00001111111111111111111111111111
	SLAVE1_END_ADDR=32'b00011111111111111111111111111111
	SLAVE2_END_ADDR=32'b00101111111111111111111111111111
	SLAVE3_END_ADDR=32'b00111111111111111111111111111111
	SLAVE4_END_ADDR=32'b01001111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b01100111111111111111111111111111
	SLAVE13_END_ADDR=32'b01101111111111111111111111111111
	SLAVE14_END_ADDR=32'b01110111111111111111111111111111
	SLAVE15_END_ADDR=32'b01111111111111111111111111111111
	SLAVE16_END_ADDR=32'b10000111111111111111111111111111
	SLAVE17_END_ADDR=32'b10001111111111111111111111111111
	SLAVE18_END_ADDR=32'b10010111111111111111111111111111
	SLAVE19_END_ADDR=32'b10011111111111111111111111111111
	SLAVE20_END_ADDR=32'b10100111111111111111111111111111
	SLAVE21_END_ADDR=32'b10101111111111111111111111111111
	SLAVE22_END_ADDR=32'b10110111111111111111111111111111
	SLAVE23_END_ADDR=32'b10111111111111111111111111111111
	SLAVE24_END_ADDR=32'b11000111111111111111111111111111
	SLAVE25_END_ADDR=32'b11001111111111111111111111111111
	SLAVE26_END_ADDR=32'b11010111111111111111111111111111
	SLAVE27_END_ADDR=32'b11011111111111111111111111111111
	SLAVE28_END_ADDR=32'b11100111111111111111111111111111
	SLAVE29_END_ADDR=32'b11101111111111111111111111111111
	SLAVE30_END_ADDR=32'b11110111111111111111111111111111
	SLAVE31_END_ADDR=32'b11111111111111111111111111111111
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=32'b00000000000000000000000000000000
	SLOT1_MIN_VEC=32'b00010000000000000000000000000000
	SLOT2_MIN_VEC=32'b00100000000000000000000000000000
	SLOT3_MIN_VEC=32'b00110000000000000000000000000000
	SLOT4_MIN_VEC=32'b01000000000000000000000000000000
	SLOT5_MIN_VEC=32'b00101000000000000000000000000000
	SLOT6_MIN_VEC=32'b00110000000000000000000000000000
	SLOT7_MIN_VEC=32'b00111000000000000000000000000000
	SLOT8_MIN_VEC=32'b01000000000000000000000000000000
	SLOT9_MIN_VEC=32'b01001000000000000000000000000000
	SLOT10_MIN_VEC=32'b01010000000000000000000000000000
	SLOT11_MIN_VEC=32'b01011000000000000000000000000000
	SLOT12_MIN_VEC=32'b01100000000000000000000000000000
	SLOT13_MIN_VEC=32'b01101000000000000000000000000000
	SLOT14_MIN_VEC=32'b01110000000000000000000000000000
	SLOT15_MIN_VEC=32'b01111000000000000000000000000000
	SLOT16_MIN_VEC=32'b10000000000000000000000000000000
	SLOT17_MIN_VEC=32'b10001000000000000000000000000000
	SLOT18_MIN_VEC=32'b10010000000000000000000000000000
	SLOT19_MIN_VEC=32'b10011000000000000000000000000000
	SLOT20_MIN_VEC=32'b10100000000000000000000000000000
	SLOT21_MIN_VEC=32'b10101000000000000000000000000000
	SLOT22_MIN_VEC=32'b10110000000000000000000000000000
	SLOT23_MIN_VEC=32'b10111000000000000000000000000000
	SLOT24_MIN_VEC=32'b11000000000000000000000000000000
	SLOT25_MIN_VEC=32'b11001000000000000000000000000000
	SLOT26_MIN_VEC=32'b11010000000000000000000000000000
	SLOT27_MIN_VEC=32'b11011000000000000000000000000000
	SLOT28_MIN_VEC=32'b11100000000000000000000000000000
	SLOT29_MIN_VEC=32'b11101000000000000000000000000000
	SLOT30_MIN_VEC=32'b11110000000000000000000000000000
	SLOT31_MIN_VEC=32'b11111000000000000000000000000000
	SLOT0_MAX_VEC=32'b00001111111111111111111111111111
	SLOT1_MAX_VEC=32'b00011111111111111111111111111111
	SLOT2_MAX_VEC=32'b00101111111111111111111111111111
	SLOT3_MAX_VEC=32'b00111111111111111111111111111111
	SLOT4_MAX_VEC=32'b01001111111111111111111111111111
	SLOT5_MAX_VEC=32'b00101111111111111111111111111111
	SLOT6_MAX_VEC=32'b00110111111111111111111111111111
	SLOT7_MAX_VEC=32'b00111111111111111111111111111111
	SLOT8_MAX_VEC=32'b01000111111111111111111111111111
	SLOT9_MAX_VEC=32'b01001111111111111111111111111111
	SLOT10_MAX_VEC=32'b01010111111111111111111111111111
	SLOT11_MAX_VEC=32'b01011111111111111111111111111111
	SLOT12_MAX_VEC=32'b01100111111111111111111111111111
	SLOT13_MAX_VEC=32'b01101111111111111111111111111111
	SLOT14_MAX_VEC=32'b01110111111111111111111111111111
	SLOT15_MAX_VEC=32'b01111111111111111111111111111111
	SLOT16_MAX_VEC=32'b10000111111111111111111111111111
	SLOT17_MAX_VEC=32'b10001111111111111111111111111111
	SLOT18_MAX_VEC=32'b10010111111111111111111111111111
	SLOT19_MAX_VEC=32'b10011111111111111111111111111111
	SLOT20_MAX_VEC=32'b10100111111111111111111111111111
	SLOT21_MAX_VEC=32'b10101111111111111111111111111111
	SLOT22_MAX_VEC=32'b10110111111111111111111111111111
	SLOT23_MAX_VEC=32'b10111111111111111111111111111111
	SLOT24_MAX_VEC=32'b11000111111111111111111111111111
	SLOT25_MAX_VEC=32'b11001111111111111111111111111111
	SLOT26_MAX_VEC=32'b11010111111111111111111111111111
	SLOT27_MAX_VEC=32'b11011111111111111111111111111111
	SLOT28_MAX_VEC=32'b11100111111111111111111111111111
	SLOT29_MAX_VEC=32'b11101111111111111111111111111111
	SLOT30_MAX_VEC=32'b11110111111111111111111111111111
	SLOT31_MAX_VEC=32'b11111111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b0
	MASTER1_WRITE_SLAVE1=1'b0
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b0
	MASTER2_WRITE_SLAVE1=1'b0
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b0
	MASTER1_READ_SLAVE1=1'b0
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b0
	MASTER2_READ_SLAVE1=1'b0
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b1
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	SLAVE0_TYPE=2'b11
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000110
	BASE_WIDTH=32'b00000000000000000000000000100000
	SLOT_BASE_VEC=160'b0000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100000
	SLOT_MIN_VEC=160'b0100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
	SLOT_MAX_VEC=160'b0100111111111111111111111111111100111111111111111111111111111111001011111111111111111111111111110001111111111111111111111111111100001111111111111111111111111111
	MASTER_TYPE=6'b000000
	SLAVE_TYPE=10'b0000000011
	SLAVE_READ_ZERO_SLAVE_ID=5'b11111
	SLAVE_WRITE_ZERO_SLAVE_ID=5'b11111
	MASTER_AWCHAN_RS=3'b111
	MASTER_ARCHAN_RS=3'b111
	MASTER_WCHAN_RS=3'b111
	MASTER_RCHAN_RS=3'b111
	MASTER_BCHAN_RS=3'b111
	SLAVE_AWCHAN_RS=5'b11111
	SLAVE_ARCHAN_RS=5'b11111
	SLAVE_WCHAN_RS=5'b11111
	SLAVE_RCHAN_RS=5'b11111
	SLAVE_BCHAN_RS=5'b11111
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=6'b000000
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=96'b000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=160'b0000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000001000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=39'b000001100000000000100000000000001000000
	MDW_LOWER_VEC=39'b000001000000000000010000000000000000000
	SDW_UPPER_VEC=65'b00001010000000000100000000000001100000000000100000000000001000000
	SDW_LOWER_VEC=65'b00001000000000000011000000000001000000000000010000000000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000001000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=5'b11111
	MASTER1_WRITE_CONNECTIVITY=5'b11100
	MASTER2_WRITE_CONNECTIVITY=5'b11100
	MASTER3_WRITE_CONNECTIVITY=5'b11111
	MASTER4_WRITE_CONNECTIVITY=5'b11111
	MASTER5_WRITE_CONNECTIVITY=5'b11111
	MASTER6_WRITE_CONNECTIVITY=5'b11111
	MASTER7_WRITE_CONNECTIVITY=5'b11111
	MASTER0_READ_CONNECTIVITY=5'b11111
	MASTER1_READ_CONNECTIVITY=5'b11100
	MASTER2_READ_CONNECTIVITY=5'b11100
	MASTER3_READ_CONNECTIVITY=5'b11111
	MASTER4_READ_CONNECTIVITY=5'b11111
	MASTER5_READ_CONNECTIVITY=5'b11111
	MASTER6_READ_CONNECTIVITY=5'b11111
	MASTER7_READ_CONNECTIVITY=5'b11111
	MASTER_WRITE_CONNECTIVITY=15'b111001110011111
	MASTER_READ_CONNECTIVITY=15'b111001110011111
	MASTER_DEF_BURST_LEN=24'b000000000000000000000000
	SLAVE_DWC_DATA_FIFO_DEPTH=70'b0000000001000000000000010000000000000100000000000001000000000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=42'b000000000100000000000001000000000000010000
	S_CDC=5'b00101
	M_CDC=3'b000
   Generated name = COREAXI4INTERCONNECT_Z27
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_67s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_72s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_74s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_7s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
   Generated name = caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v":21:7:21:47|Synthesizing module caxi4interconnect_MstrClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000100
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000011
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000001001000
	MEM_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
   Generated name = caxi4interconnect_MasterConvertor_Z28
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z28 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z28 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
   Generated name = caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
   Generated name = caxi4interconnect_MasterConvertor_Z29
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z29 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z29 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000010
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
   Generated name = caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 348MB peak: 348MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000010
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
   Generated name = caxi4interconnect_MasterConvertor_Z30
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 348MB peak: 348MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z30 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z30 (CPU Time 0h:00m:00s, Memory Used current: 348MB peak: 348MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000110
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_69s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_9s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_9s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_9s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b11
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z31
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z31 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z31 (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z32
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001010
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_10s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001010
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=10
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=73
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 (CPU Time 0h:00m:00s, Memory Used current: 349MB peak: 349MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":24:7:24:44|Synthesizing module caxi4interconnect_SlvAxi4ProtConvWrite in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	AWLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":320:22:320:33|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":349:20:349:31|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":377:16:377:23|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":645:19:645:29|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":787:17:787:25|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":804:14:804:19|Removing redundant assignment.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":153:12:153:18|Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":556:0:556:5|Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001110
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_14s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001110
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[13:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=14
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_14s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_14s_1 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001000
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_72s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001000
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[71:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=72
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_72s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_72s_1 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":24:7:24:43|Synthesizing module caxi4interconnect_SlvAxi4ProtConvRead in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	ARLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":277:20:277:28|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":438:1:438:6|Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v":25:7:25:43|Synthesizing module caxi4interconnect_SlvAxi4ProtocolConv in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z32 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z32 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v":21:7:21:46|Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b1
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000101
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001001
	RCHAN_WIDTH=32'b00000000000000000000000001001010
	MEM_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000001000101
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_69s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_69s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":44:1:44:6|Found RAM mem, depth=4, width=69
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_69s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v":23:7:23:32|Synthesizing module caxi4interconnect_Bin2Gray in library work.

	n_bits=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_Bin2Gray_2s
Running optimization stage 1 on caxi4interconnect_Bin2Gray_2s .......
Finished optimization stage 1 on caxi4interconnect_Bin2Gray_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000001
	gray_rstValue=32'b00000000000000000000000000000000
	n_bits=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000010
	gray_rstValue=32'b00000000000000000000000000000001
	n_bits=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000011
	gray_rstValue=32'b00000000000000000000000000000011
	n_bits=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v":21:7:21:34|Synthesizing module caxi4interconnect_CDC_wrCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_wrCtrl_2s
Running optimization stage 1 on caxi4interconnect_CDC_wrCtrl_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_wrCtrl_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v":20:7:20:34|Synthesizing module caxi4interconnect_CDC_rdCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_rdCtrl_2s
Running optimization stage 1 on caxi4interconnect_CDC_rdCtrl_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_rdCtrl_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000101
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_FIFO_4s_69s_2s
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":44:9:44:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_69s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_69s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000001001010
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_74s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_74s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":44:1:44:6|Found RAM mem, depth=4, width=74
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_74s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001001010
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_FIFO_4s_74s_2s
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":44:9:44:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_74s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_74s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_9s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_9s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":44:1:44:6|Found RAM mem, depth=4, width=9
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_9s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001001
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_CDC_FIFO_4s_9s_2s
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v":44:9:44:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_9s_2s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_4s_9s_2s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b1
   Generated name = caxi4interconnect_SlaveConvertor_Z33
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z33 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z33 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z34
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z34 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z34 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z35
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v":19:7:19:45|Synthesizing module caxi4interconnect_SlvAxi4ProtConvAXI4ID in library work.

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000000110
	DATA_WIDTH_OUT=32'b00000000000000000000000000000110
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000110
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_6s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_6s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v":44:1:44:6|Found RAM mem, depth=16, width=6
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_6s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z35 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z35 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v":21:7:21:46|Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000101
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001001
	RCHAN_WIDTH=32'b00000000000000000000000001001010
	MEM_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
   Generated name = caxi4interconnect_SlaveConvertor_Z36
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z36 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z36 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z37
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z37 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z37 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z38
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z38 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z38 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b1
   Generated name = caxi4interconnect_SlaveConvertor_Z39
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z39 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z39 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@N: CG364 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z40
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z40 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z40 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z41
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z41 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z41 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)

	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_NUMBER=32'b00000000000000000000000000000011
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
   Generated name = caxi4interconnect_SlaveConvertor_Z42
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z42 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z42 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z43
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z43 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z43 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000110
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z44
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z44 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z44 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)

	ID_WIDTH=32'b00000000000000000000000000000110
	SLAVE_NUMBER=32'b00000000000000000000000000000100
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
   Generated name = caxi4interconnect_SlaveConvertor_Z45
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z45 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z45 (CPU Time 0h:00m:00s, Memory Used current: 355MB peak: 371MB)
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":132:2:132:16|Removing wire MASTER3_AWREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":146:2:146:16|Removing wire MASTER4_AWREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":160:2:160:16|Removing wire MASTER5_AWREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":174:2:174:16|Removing wire MASTER6_AWREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":188:2:188:16|Removing wire MASTER7_AWREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":217:2:217:15|Removing wire MASTER3_WREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":224:2:224:15|Removing wire MASTER4_WREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":231:2:231:15|Removing wire MASTER5_WREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":238:2:238:15|Removing wire MASTER6_WREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":245:2:245:15|Removing wire MASTER7_WREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":266:2:266:12|Removing wire MASTER3_BID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":267:2:267:14|Removing wire MASTER3_BRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":268:2:268:14|Removing wire MASTER3_BUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":269:2:269:15|Removing wire MASTER3_BVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":272:2:272:12|Removing wire MASTER4_BID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":273:2:273:14|Removing wire MASTER4_BRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":274:2:274:14|Removing wire MASTER4_BUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":275:2:275:15|Removing wire MASTER4_BVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":278:2:278:12|Removing wire MASTER5_BID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":279:2:279:14|Removing wire MASTER5_BRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":280:2:280:14|Removing wire MASTER5_BUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":281:2:281:15|Removing wire MASTER5_BVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":284:2:284:12|Removing wire MASTER6_BID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":285:2:285:14|Removing wire MASTER6_BRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":286:2:286:14|Removing wire MASTER6_BUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":287:2:287:15|Removing wire MASTER6_BVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":290:2:290:12|Removing wire MASTER7_BID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":291:2:291:14|Removing wire MASTER7_BRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":292:2:292:14|Removing wire MASTER7_BUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":293:2:293:15|Removing wire MASTER7_BVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":351:2:351:16|Removing wire MASTER3_ARREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":365:2:365:16|Removing wire MASTER4_ARREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":379:2:379:16|Removing wire MASTER5_ARREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":393:2:393:16|Removing wire MASTER6_ARREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":407:2:407:16|Removing wire MASTER7_ARREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":434:2:434:12|Removing wire MASTER3_RID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":435:2:435:14|Removing wire MASTER3_RDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":436:2:436:14|Removing wire MASTER3_RRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":437:2:437:14|Removing wire MASTER3_RLAST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":438:2:438:14|Removing wire MASTER3_RUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":439:2:439:15|Removing wire MASTER3_RVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":442:2:442:12|Removing wire MASTER4_RID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":443:2:443:14|Removing wire MASTER4_RDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":444:2:444:14|Removing wire MASTER4_RRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":445:2:445:14|Removing wire MASTER4_RLAST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":446:2:446:14|Removing wire MASTER4_RUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":447:2:447:15|Removing wire MASTER4_RVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":450:2:450:12|Removing wire MASTER5_RID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":451:2:451:14|Removing wire MASTER5_RDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":452:2:452:14|Removing wire MASTER5_RRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":453:2:453:14|Removing wire MASTER5_RLAST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":454:2:454:14|Removing wire MASTER5_RUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":455:2:455:15|Removing wire MASTER5_RVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":458:2:458:12|Removing wire MASTER6_RID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":459:2:459:14|Removing wire MASTER6_RDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":460:2:460:14|Removing wire MASTER6_RRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":461:2:461:14|Removing wire MASTER6_RLAST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":462:2:462:14|Removing wire MASTER6_RUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":463:2:463:15|Removing wire MASTER6_RVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":466:2:466:12|Removing wire MASTER7_RID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":467:2:467:14|Removing wire MASTER7_RDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":468:2:468:14|Removing wire MASTER7_RRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":469:2:469:14|Removing wire MASTER7_RLAST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":470:2:470:14|Removing wire MASTER7_RUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":471:2:471:15|Removing wire MASTER7_RVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":531:2:531:15|Removing wire MASTER3_HRDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":533:2:533:15|Removing wire MASTER3_HREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":534:2:534:14|Removing wire MASTER3_HRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":547:2:547:15|Removing wire MASTER4_HRDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":549:2:549:15|Removing wire MASTER4_HREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":550:2:550:14|Removing wire MASTER4_HRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":563:2:563:15|Removing wire MASTER5_HRDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":565:2:565:15|Removing wire MASTER5_HREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":566:2:566:14|Removing wire MASTER5_HRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":579:2:579:15|Removing wire MASTER6_HRDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":581:2:581:15|Removing wire MASTER6_HREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":582:2:582:14|Removing wire MASTER6_HRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":595:2:595:15|Removing wire MASTER7_HRDATA, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":597:2:597:15|Removing wire MASTER7_HREADY, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":598:2:598:14|Removing wire MASTER7_HRESP, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":674:2:674:12|Removing wire SLAVE5_AWID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":675:2:675:14|Removing wire SLAVE5_AWADDR, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":676:2:676:13|Removing wire SLAVE5_AWLEN, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":677:2:677:14|Removing wire SLAVE5_AWSIZE, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":678:2:678:15|Removing wire SLAVE5_AWBURST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":679:2:679:14|Removing wire SLAVE5_AWLOCK, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":680:2:680:15|Removing wire SLAVE5_AWCACHE, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":681:2:681:14|Removing wire SLAVE5_AWPROT, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":682:2:682:16|Removing wire SLAVE5_AWREGION, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":683:2:683:13|Removing wire SLAVE5_AWQOS, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":684:2:684:14|Removing wire SLAVE5_AWUSER, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":685:2:685:15|Removing wire SLAVE5_AWVALID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":688:2:688:12|Removing wire SLAVE6_AWID, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":689:2:689:14|Removing wire SLAVE6_AWADDR, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":690:2:690:13|Removing wire SLAVE6_AWLEN, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":691:2:691:14|Removing wire SLAVE6_AWSIZE, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":692:2:692:15|Removing wire SLAVE6_AWBURST, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":693:2:693:14|Removing wire SLAVE6_AWLOCK, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":694:2:694:15|Removing wire SLAVE6_AWCACHE, as there is no assignment to it.
@W: CG360 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":695:2:695:14|Removing wire SLAVE6_AWPROT, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z27 .......
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":132:2:132:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":146:2:146:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":160:2:160:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":174:2:174:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":188:2:188:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":217:2:217:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":224:2:224:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":231:2:231:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":238:2:238:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":245:2:245:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":266:2:266:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":267:2:267:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":268:2:268:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":269:2:269:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":272:2:272:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":273:2:273:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":274:2:274:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":275:2:275:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":278:2:278:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":279:2:279:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":280:2:280:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":281:2:281:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":284:2:284:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":285:2:285:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":286:2:286:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":287:2:287:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":290:2:290:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":291:2:291:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":292:2:292:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":293:2:293:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":351:2:351:16|*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":365:2:365:16|*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":379:2:379:16|*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":393:2:393:16|*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":407:2:407:16|*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":434:2:434:12|*Output MASTER3_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":435:2:435:14|*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":436:2:436:14|*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":437:2:437:14|*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":438:2:438:14|*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":439:2:439:15|*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":442:2:442:12|*Output MASTER4_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":443:2:443:14|*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":444:2:444:14|*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":445:2:445:14|*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":446:2:446:14|*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":447:2:447:15|*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":450:2:450:12|*Output MASTER5_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":451:2:451:14|*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":452:2:452:14|*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":453:2:453:14|*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":455:2:455:15|*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":458:2:458:12|*Output MASTER6_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":459:2:459:14|*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER6_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER6_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":462:2:462:14|*Output MASTER6_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":463:2:463:15|*Output MASTER6_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":466:2:466:12|*Output MASTER7_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER7_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":468:2:468:14|*Output MASTER7_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":469:2:469:14|*Output MASTER7_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":470:2:470:14|*Output MASTER7_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":471:2:471:15|*Output MASTER7_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":531:2:531:15|*Output MASTER3_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":533:2:533:15|*Output MASTER3_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":534:2:534:14|*Output MASTER3_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":547:2:547:15|*Output MASTER4_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":549:2:549:15|*Output MASTER4_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":550:2:550:14|*Output MASTER4_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":563:2:563:15|*Output MASTER5_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":565:2:565:15|*Output MASTER5_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":566:2:566:14|*Output MASTER5_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":579:2:579:15|*Output MASTER6_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":581:2:581:15|*Output MASTER6_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":582:2:582:14|*Output MASTER6_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":595:2:595:15|*Output MASTER7_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":597:2:597:15|*Output MASTER7_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":598:2:598:14|*Output MASTER7_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":674:2:674:12|*Output SLAVE5_AWID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":675:2:675:14|*Output SLAVE5_AWADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":676:2:676:13|*Output SLAVE5_AWLEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":677:2:677:14|*Output SLAVE5_AWSIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":678:2:678:15|*Output SLAVE5_AWBURST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":679:2:679:14|*Output SLAVE5_AWLOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":680:2:680:15|*Output SLAVE5_AWCACHE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":681:2:681:14|*Output SLAVE5_AWPROT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":682:2:682:16|*Output SLAVE5_AWREGION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":683:2:683:13|*Output SLAVE5_AWQOS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":684:2:684:14|*Output SLAVE5_AWUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":685:2:685:15|*Output SLAVE5_AWVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":688:2:688:12|*Output SLAVE6_AWID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":689:2:689:14|*Output SLAVE6_AWADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":690:2:690:13|*Output SLAVE6_AWLEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":691:2:691:14|*Output SLAVE6_AWSIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":692:2:692:15|*Output SLAVE6_AWBURST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":693:2:693:14|*Output SLAVE6_AWLOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":694:2:694:15|*Output SLAVE6_AWCACHE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":695:2:695:14|*Output SLAVE6_AWPROT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z27 (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)
Running optimization stage 1 on AXI4_Interconnect .......
Finished optimization stage 1 on AXI4_Interconnect (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)
@N: CG775 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
Finished optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
Finished optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_26s_0s
Running optimization stage 1 on COREAHBTOAPB3_26s_0s .......
Finished optimization stage 1 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)
Running optimization stage 1 on AHBtoAPB .......
Finished optimization stage 1 on AHBtoAPB (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)
@N: CG775 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v":21:7:21:41|Component AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Finished optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Finished optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)
Running optimization stage 1 on COREAXITOAHBL_readByteCnt .......
Finished optimization stage 1 on COREAXITOAHBL_readByteCnt (CPU Time 0h:00m:00s, Memory Used current: 356MB peak: 371MB)

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000110
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z46
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z46 .......
Finished optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z46 (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 371MB)

	ID_WIDTH=32'b00000000000000000000000000000110
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_6s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_6s_64s_8s .......
Finished optimization stage 1 on COREAXITOAHBL_AXIOutReg_6s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 371MB)

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v":77:0:77:5|Found RAM mem, depth=16, width=64
Finished optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 371MB)

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z47
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z47 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v":262:0:262:5|Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v":288:0:288:5|Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v":288:0:288:5|Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z47 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	ID_WIDTH=32'b00000000000000000000000000000110
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000000
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s
Running optimization stage 1 on AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s .......
Finished optimization stage 1 on AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)
Running optimization stage 1 on AXItoAHBL .......
Finished optimization stage 1 on AXItoAHBL (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)
@N: CG775 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":23:7:23:39|Component Core_AHBL_Core_AHBL_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000001
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z48
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z48 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z48 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0 .......
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z49
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z49 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z49 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z50
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z50 .......
Finished optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z50 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000000000001
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s .......
Finished optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b1
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000000000001
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51
Running optimization stage 1 on Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51 .......
Finished optimization stage 1 on Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)
Running optimization stage 1 on Core_AHBL .......
Finished optimization stage 1 on Core_AHBL (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 371MB)
@N: CG775 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b100000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z52
Running optimization stage 1 on CoreAPB3_Z52 .......
Finished optimization stage 1 on CoreAPB3_Z52 (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on Core_APB .......
Finished optimization stage 1 on Core_APB (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on AXItoAPB .......
Finished optimization stage 1 on AXItoAPB (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on CCC_111MHz_CCC_111MHz_0_PF_CCC .......
Finished optimization stage 1 on CCC_111MHz_CCC_111MHz_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on CCC_111MHz .......
Finished optimization stage 1 on CCC_111MHz (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 371MB)
Running optimization stage 1 on axi4dma_init .......
Finished optimization stage 1 on axi4dma_init (CPU Time 0h:00m:00s, Memory Used current: 366MB peak: 371MB)
Running optimization stage 1 on axi_io_ctrl .......
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":171:0:171:5|Feedback mux created for signal waddr_int[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on axi_io_ctrl (CPU Time 0h:00m:00s, Memory Used current: 367MB peak: 371MB)

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000010000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=16'b0000000000000000
	SLOT_MAX_VEC=16'b1111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000100
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000100
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z53
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z53 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z53 (CPU Time 0h:00m:00s, Memory Used current: 369MB peak: 371MB)

	FAMILY=32'b00000000000000000000000000011010
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	SLOT0_BASE_VEC=16'b0000000000000000
	SLOT1_BASE_VEC=16'b0000000000000001
	SLOT2_BASE_VEC=16'b0000000000000010
	SLOT3_BASE_VEC=16'b0000000000000011
	SLOT4_BASE_VEC=16'b0000000000000100
	SLOT5_BASE_VEC=16'b0000000000000101
	SLOT6_BASE_VEC=16'b0000000000000110
	SLOT7_BASE_VEC=16'b0000000000000111
	SLOT8_BASE_VEC=16'b0000000000001000
	SLOT9_BASE_VEC=16'b0000000000001001
	SLOT10_BASE_VEC=16'b0000000000001010
	SLOT11_BASE_VEC=16'b0000000000001011
	SLOT12_BASE_VEC=16'b0000000000001100
	SLOT13_BASE_VEC=16'b0000000000001101
	SLOT14_BASE_VEC=16'b0000000000001110
	SLOT15_BASE_VEC=16'b0000000000001111
	SLOT16_BASE_VEC=16'b0000000000010000
	SLOT17_BASE_VEC=16'b0000000000010001
	SLOT18_BASE_VEC=16'b0000000000010010
	SLOT19_BASE_VEC=16'b0000000000010011
	SLOT20_BASE_VEC=16'b0000000000010100
	SLOT21_BASE_VEC=16'b0000000000010101
	SLOT22_BASE_VEC=16'b0000000000010110
	SLOT23_BASE_VEC=16'b0000000000010111
	SLOT24_BASE_VEC=16'b0000000000011000
	SLOT25_BASE_VEC=16'b0000000000011001
	SLOT26_BASE_VEC=16'b0000000000011010
	SLOT27_BASE_VEC=16'b0000000000011011
	SLOT28_BASE_VEC=16'b0000000000011100
	SLOT29_BASE_VEC=16'b0000000000011101
	SLOT30_BASE_VEC=16'b0000000000011110
	SLOT31_BASE_VEC=16'b0000000000011111
	SLAVE0_START_ADDR=16'b0000000000000000
	SLAVE1_START_ADDR=16'b0000000000000000
	SLAVE2_START_ADDR=16'b0000000000000000
	SLAVE3_START_ADDR=16'b0000000000000000
	SLAVE4_START_ADDR=16'b0000000000000000
	SLAVE5_START_ADDR=16'b0000000000000000
	SLAVE6_START_ADDR=16'b0000000000000000
	SLAVE7_START_ADDR=16'b0000000000000000
	SLAVE8_START_ADDR=16'b0000000000000000
	SLAVE9_START_ADDR=16'b0000000000000000
	SLAVE10_START_ADDR=16'b0000000000000000
	SLAVE11_START_ADDR=16'b0000000000000000
	SLAVE12_START_ADDR=16'b0000000000000000
	SLAVE13_START_ADDR=16'b0000000000000000
	SLAVE14_START_ADDR=16'b0000000000000000
	SLAVE15_START_ADDR=16'b0000000000000000
	SLAVE16_START_ADDR=16'b0000000000000000
	SLAVE17_START_ADDR=16'b0000000000000000
	SLAVE18_START_ADDR=16'b0000000000000000
	SLAVE19_START_ADDR=16'b0000000000000000
	SLAVE20_START_ADDR=16'b0000000000000000
	SLAVE21_START_ADDR=16'b0000000000000000
	SLAVE22_START_ADDR=16'b0000000000000000
	SLAVE23_START_ADDR=16'b0000000000000000
	SLAVE24_START_ADDR=16'b0000000000000000
	SLAVE25_START_ADDR=16'b0000000000000000
	SLAVE26_START_ADDR=16'b0000000000000000
	SLAVE27_START_ADDR=16'b0000000000000000
	SLAVE28_START_ADDR=16'b0000000000000000
	SLAVE29_START_ADDR=16'b0000000000000000
	SLAVE30_START_ADDR=16'b0000000000000000
	SLAVE31_START_ADDR=16'b0000000000000000
	SLAVE0_END_ADDR=16'b1111111111111111
	SLAVE1_END_ADDR=16'b1111111111111111
	SLAVE2_END_ADDR=16'b1111111111111111
	SLAVE3_END_ADDR=16'b1111111111111111
	SLAVE4_END_ADDR=16'b1111111111111111
	SLAVE5_END_ADDR=16'b1111111111111111
	SLAVE6_END_ADDR=16'b1111111111111111
	SLAVE7_END_ADDR=16'b1111111111111111
	SLAVE8_END_ADDR=16'b1111111111111111
	SLAVE9_END_ADDR=16'b1111111111111111
	SLAVE10_END_ADDR=16'b1111111111111111
	SLAVE11_END_ADDR=16'b1111111111111111
	SLAVE12_END_ADDR=16'b1111111111111111
	SLAVE13_END_ADDR=16'b1111111111111111
	SLAVE14_END_ADDR=16'b1111111111111111
	SLAVE15_END_ADDR=16'b1111111111111111
	SLAVE16_END_ADDR=16'b1111111111111111
	SLAVE17_END_ADDR=16'b1111111111111111
	SLAVE18_END_ADDR=16'b1111111111111111
	SLAVE19_END_ADDR=16'b1111111111111111
	SLAVE20_END_ADDR=16'b1111111111111111
	SLAVE21_END_ADDR=16'b1111111111111111
	SLAVE22_END_ADDR=16'b1111111111111111
	SLAVE23_END_ADDR=16'b1111111111111111
	SLAVE24_END_ADDR=16'b1111111111111111
	SLAVE25_END_ADDR=16'b1111111111111111
	SLAVE26_END_ADDR=16'b1111111111111111
	SLAVE27_END_ADDR=16'b1111111111111111
	SLAVE28_END_ADDR=16'b1111111111111111
	SLAVE29_END_ADDR=16'b1111111111111111
	SLAVE30_END_ADDR=16'b1111111111111111
	SLAVE31_END_ADDR=16'b1111111111111111
	UPPER_COMPARE_BIT=32'b00000000000000000000000000010000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=16'b0000000000000000
	SLOT1_MIN_VEC=16'b0000000000000000
	SLOT2_MIN_VEC=16'b0000000000000000
	SLOT3_MIN_VEC=16'b0000000000000000
	SLOT4_MIN_VEC=16'b0000000000000000
	SLOT5_MIN_VEC=16'b0000000000000000
	SLOT6_MIN_VEC=16'b0000000000000000
	SLOT7_MIN_VEC=16'b0000000000000000
	SLOT8_MIN_VEC=16'b0000000000000000
	SLOT9_MIN_VEC=16'b0000000000000000
	SLOT10_MIN_VEC=16'b0000000000000000
	SLOT11_MIN_VEC=16'b0000000000000000
	SLOT12_MIN_VEC=16'b0000000000000000
	SLOT13_MIN_VEC=16'b0000000000000000
	SLOT14_MIN_VEC=16'b0000000000000000
	SLOT15_MIN_VEC=16'b0000000000000000
	SLOT16_MIN_VEC=16'b0000000000000000
	SLOT17_MIN_VEC=16'b0000000000000000
	SLOT18_MIN_VEC=16'b0000000000000000
	SLOT19_MIN_VEC=16'b0000000000000000
	SLOT20_MIN_VEC=16'b0000000000000000
	SLOT21_MIN_VEC=16'b0000000000000000
	SLOT22_MIN_VEC=16'b0000000000000000
	SLOT23_MIN_VEC=16'b0000000000000000
	SLOT24_MIN_VEC=16'b0000000000000000
	SLOT25_MIN_VEC=16'b0000000000000000
	SLOT26_MIN_VEC=16'b0000000000000000
	SLOT27_MIN_VEC=16'b0000000000000000
	SLOT28_MIN_VEC=16'b0000000000000000
	SLOT29_MIN_VEC=16'b0000000000000000
	SLOT30_MIN_VEC=16'b0000000000000000
	SLOT31_MIN_VEC=16'b0000000000000000
	SLOT0_MAX_VEC=16'b1111111111111111
	SLOT1_MAX_VEC=16'b1111111111111111
	SLOT2_MAX_VEC=16'b1111111111111111
	SLOT3_MAX_VEC=16'b1111111111111111
	SLOT4_MAX_VEC=16'b1111111111111111
	SLOT5_MAX_VEC=16'b1111111111111111
	SLOT6_MAX_VEC=16'b1111111111111111
	SLOT7_MAX_VEC=16'b1111111111111111
	SLOT8_MAX_VEC=16'b1111111111111111
	SLOT9_MAX_VEC=16'b1111111111111111
	SLOT10_MAX_VEC=16'b1111111111111111
	SLOT11_MAX_VEC=16'b1111111111111111
	SLOT12_MAX_VEC=16'b1111111111111111
	SLOT13_MAX_VEC=16'b1111111111111111
	SLOT14_MAX_VEC=16'b1111111111111111
	SLOT15_MAX_VEC=16'b1111111111111111
	SLOT16_MAX_VEC=16'b1111111111111111
	SLOT17_MAX_VEC=16'b1111111111111111
	SLOT18_MAX_VEC=16'b1111111111111111
	SLOT19_MAX_VEC=16'b1111111111111111
	SLOT20_MAX_VEC=16'b1111111111111111
	SLOT21_MAX_VEC=16'b1111111111111111
	SLOT22_MAX_VEC=16'b1111111111111111
	SLOT23_MAX_VEC=16'b1111111111111111
	SLOT24_MAX_VEC=16'b1111111111111111
	SLOT25_MAX_VEC=16'b1111111111111111
	SLOT26_MAX_VEC=16'b1111111111111111
	SLOT27_MAX_VEC=16'b1111111111111111
	SLOT28_MAX_VEC=16'b1111111111111111
	SLOT29_MAX_VEC=16'b1111111111111111
	SLOT30_MAX_VEC=16'b1111111111111111
	SLOT31_MAX_VEC=16'b1111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b1
	MASTER0_TYPE=2'b01
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	SLAVE0_TYPE=2'b01
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER0_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000100
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000100
	BASE_WIDTH=32'b00000000000000000000000000010000
	SLOT_BASE_VEC=16'b0000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000010000
	SLOT_MIN_VEC=16'b0000000000000000
	SLOT_MAX_VEC=16'b1111111111111111
	MASTER_TYPE=2'b01
	SLAVE_TYPE=2'b01
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000000111100000
	MDW0_UPPER=13'b0000000100000
	MDW1_UPPER=13'b0000001100000
	MDW2_UPPER=13'b0000010100000
	MDW3_UPPER=13'b0000011100000
	MDW4_UPPER=13'b0000100100000
	MDW5_UPPER=13'b0000101100000
	MDW6_UPPER=13'b0000110100000
	MDW7_UPPER=13'b0000111100000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000011111100000
	SDW0_UPPER=13'b0000000100000
	SDW1_UPPER=13'b0000001100000
	SDW2_UPPER=13'b0000010100000
	SDW3_UPPER=13'b0000011100000
	SDW4_UPPER=13'b0000100100000
	SDW5_UPPER=13'b0000101100000
	SDW6_UPPER=13'b0000110100000
	SDW7_UPPER=13'b0000111100000
	SDW8_UPPER=13'b0001000100000
	SDW9_UPPER=13'b0001001100000
	SDW10_UPPER=13'b0001010100000
	SDW11_UPPER=13'b0001011100000
	SDW12_UPPER=13'b0001100100000
	SDW13_UPPER=13'b0001101100000
	SDW14_UPPER=13'b0001110100000
	SDW15_UPPER=13'b0001111100000
	SDW16_UPPER=13'b0010000100000
	SDW17_UPPER=13'b0010001100000
	SDW18_UPPER=13'b0010010100000
	SDW19_UPPER=13'b0010011100000
	SDW20_UPPER=13'b0010100100000
	SDW21_UPPER=13'b0010101100000
	SDW22_UPPER=13'b0010110100000
	SDW23_UPPER=13'b0010111100000
	SDW24_UPPER=13'b0011000100000
	SDW25_UPPER=13'b0011001100000
	SDW26_UPPER=13'b0011010100000
	SDW27_UPPER=13'b0011011100000
	SDW28_UPPER=13'b0011100100000
	SDW29_UPPER=13'b0011101100000
	SDW30_UPPER=13'b0011110100000
	SDW31_UPPER=13'b0011111100000
	MDW_UPPER_VEC=13'b0000000100000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000000100000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000000111100
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000011111100
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
   Generated name = COREAXI4INTERCONNECT_Z54

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000000110010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_50s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_50s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_50s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	CHAN_WIDTH=32'b00000000000000000000000000100111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_39s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	CHAN_WIDTH=32'b00000000000000000000000000100110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_38s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	CHAN_WIDTH=32'b00000000000000000000000000000110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_6s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_6s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_6s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	MASTER_TYPE=2'b01
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
   Generated name = caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	ADDR_WIDTH=32'b00000000000000000000000000010000
	ID_WIDTH=32'b00000000000000000000000000000011
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000000110010
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000000110
	RCHAN_WIDTH=32'b00000000000000000000000000100111
	MEM_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	MASTER_TYPE=2'b01
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000011
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
   Generated name = caxi4interconnect_MasterConvertor_Z55

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_TYPE=2'b01
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z55 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z55 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000000110011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_51s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_51s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_51s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	CHAN_WIDTH=32'b00000000000000000000000000101000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_40s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b01
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z56
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z56 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z56 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_TYPE=2'b01
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
   Generated name = caxi4interconnect_SlvProtocolConverter_Z57

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001100
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_12s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001100
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[11:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=12
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_12s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_12s_1 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100101
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_37s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100101
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=37
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 (CPU Time 0h:00m:00s, Memory Used current: 371MB peak: 371MB)

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	AWLEN_BITS=32'b00000000000000000000000000001000
	MAX_BEATS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":153:12:153:18|Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":556:0:556:5|Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":653:0:653:5|Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100110
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_38s_1
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":181:8:181:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":182:8:182:12|System task $stop is not supported yet
@N: CG793 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":216:8:216:15|Ignoring system task $display
@N: CG512 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":217:8:217:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100110
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Pruning unused register fifoRdDataQ1[37:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v":94:0:94:5|Found RAM mem, depth=16, width=38
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_38s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_38s_1 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	ARLEN_BITS=32'b00000000000000000000000000001000
	MAX_BEATS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":438:1:438:6|Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z57 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z57 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)

	ADDR_WIDTH=32'b00000000000000000000000000010000
	ID_WIDTH=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000000110011
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000000101000
	MEM_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)

	ID_WIDTH=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b01
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
   Generated name = caxi4interconnect_SlaveConvertor_Z58
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z58 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z58 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
Running optimization stage 1 on COREAXI4INTERCONNECT_Z54 .......
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z54 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
Running optimization stage 1 on CoreAXI4_Lite .......
Finished optimization stage 1 on CoreAXI4_Lite (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
@N: CG775 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":10:0:10:60|Component CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER not found in library "work" or "__hyper__lib__", but found in library COREAXI4DMACONTROLLER_LIB
Running optimization stage 1 on CAXI4DMAI1OOI .......
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1295:0:1295:5|All reachable assignments to CAXI4DMAOOOII[1:0] assign 0, register removed by optimization.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1403:0:1403:5|Optimizing register bit CAXI4DMAOlOII[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1403:0:1403:5|Optimizing register bit CAXI4DMAOlOII[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1403:0:1403:5|Pruning register bits 1 to 0 of CAXI4DMAOlOII[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CAXI4DMAI1OOI (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
Running optimization stage 1 on CAXI4DMAIOIOI .......
Finished optimization stage 1 on CAXI4DMAIOIOI (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)

	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl1OlI=1'b1
   Generated name = CAXI4DMAI1OlI_2s_1
Running optimization stage 1 on CAXI4DMAI1OlI_2s_1 .......
Finished optimization stage 1 on CAXI4DMAI1OlI_2s_1 (CPU Time 0h:00m:00s, Memory Used current: 375MB peak: 375MB)

	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAO1O1=32'b00000000000000000000000000000000
	CAXI4DMAOlIII=5'b00000
	CAXI4DMAIlIII=5'b00100
	CAXI4DMAllIII=5'b01000
	CAXI4DMAO0III=5'b01100
	CAXI4DMAI0III=5'b10000
	CAXI4DMAOI0l=2'b01
	CAXI4DMAl0III=2'b10
	CAXI4DMAlIll=22'b0000000000000000000001
	CAXI4DMAO1III=22'b0000000000000000000010
	CAXI4DMAI1III=22'b0000000000000000000100
	CAXI4DMAl1III=22'b0000000000000000001000
	CAXI4DMAOOlII=22'b0000000000000000010000
	CAXI4DMAIOlII=22'b0000000000000000100000
	CAXI4DMAlOlII=22'b0000000000000001000000
	CAXI4DMAOIlII=22'b0000000000000010000000
	CAXI4DMAIIlII=22'b0000000000000100000000
	CAXI4DMAlIlII=22'b0000000000001000000000
	CAXI4DMAOllII=22'b0000000000010000000000
	CAXI4DMAIllII=22'b0000000000100000000000
	CAXI4DMAlllII=22'b0000000001000000000000
	CAXI4DMAO0lII=22'b0000000010000000000000
	CAXI4DMAI0lII=22'b0000000100000000000000
	CAXI4DMAl0lII=22'b0000001000000000000000
	CAXI4DMAO1lII=22'b0000010000000000000000
	CAXI4DMAI1lII=22'b0000100000000000000000
	CAXI4DMAl1lII=22'b0001000000000000000000
	CAXI4DMAOO0II=22'b0010000000000000000000
	CAXI4DMAIO0II=22'b0100000000000000000000
	CAXI4DMAlO0II=22'b1000000000000000000000
   Generated name = CAXI4DMAllIOI_Z59
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":3218:0:3218:12|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAllIOI_Z59 .......
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2226:0:2226:5|Pruning unused bits 3 to 2 of CAXI4DMAl11II[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Optimizing register bit CAXI4DMAO1IOI[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2417:0:2417:5|Pruning register bits 9 to 4 of CAXI4DMAO1IOI[133:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CAXI4DMAllIOI_Z59 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAIl1lI=32'b00000000000000000000000000000100
	CAXI4DMAO1OII=2'b01
	CAXI4DMAOII1l=2'b10
   Generated name = CAXI4DMAOI11I_4s_1_2
Running optimization stage 1 on CAXI4DMAOI11I_4s_1_2 .......
Finished optimization stage 1 on CAXI4DMAOI11I_4s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
   Generated name = CAXI4DMAI110I_4s_2s
Running optimization stage 1 on CAXI4DMAI110I_4s_2s .......
Finished optimization stage 1 on CAXI4DMAI110I_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAIl1lI=32'b00000000000000000000000000000011
	CAXI4DMAO1OII=2'b01
	CAXI4DMAOII1l=2'b10
   Generated name = CAXI4DMAOI11I_3s_1_2
Running optimization stage 1 on CAXI4DMAOI11I_3s_1_2 .......
Finished optimization stage 1 on CAXI4DMAOI11I_3s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAI1lIl=2'b00
	CAXI4DMAl1lIl=2'b01
	CAXI4DMAOO0Il=2'b10
	CAXI4DMAO1OII=5'b00001
	CAXI4DMAIO0Il=5'b00010
	CAXI4DMAlO0Il=5'b00100
	CAXI4DMAOI0Il=5'b01000
	CAXI4DMAII0Il=5'b10000
   Generated name = CAXI4DMAOOO1I_Z60
Running optimization stage 1 on CAXI4DMAOOO1I_Z60 .......
Finished optimization stage 1 on CAXI4DMAOOO1I_Z60 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAO1OII=8'b00000001
	CAXI4DMAl10Il=8'b00000010
	CAXI4DMAOO1Il=8'b00000100
	CAXI4DMAIO1Il=8'b00001000
	CAXI4DMAlO1Il=8'b00010000
	CAXI4DMAOI1Il=8'b00100000
	CAXI4DMAII1Il=8'b01000000
	CAXI4DMAlI1Il=8'b10000000
	CAXI4DMAOl1Il=32'b00000000000000000000000000000001
   Generated name = CAXI4DMAllO1I_Z61
Running optimization stage 1 on CAXI4DMAllO1I_Z61 .......
Finished optimization stage 1 on CAXI4DMAllO1I_Z61 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAlI1lI=32'b00000000000000000000000000000100
	CAXI4DMAOl1lI=32'b00000000000000000000000000000010
	CAXI4DMAIl1lI=32'b00000000000000000000000000000001
	CAXI4DMAIlOll=32'b00000000000000000000000000000000
	CAXI4DMAllOll=32'b00000000000000000000000000000001
   Generated name = CAXI4DMAII1lI_4s_2s_1s_0s_1s
Running optimization stage 1 on CAXI4DMAII1lI_4s_2s_1s_0s_1s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v":364:0:364:5|Pruning unused register CAXI4DMAO0Oll[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CAXI4DMAII1lI_4s_2s_1s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAlI1lI=32'b00000000000000000000000000000100
	CAXI4DMAOl1lI=32'b00000000000000000000000000000010
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAO1llI=32'b00000000000000000000000010100111
   Generated name = CAXI4DMAIOI0I_4s_2s_24s_134s_167s
Running optimization stage 1 on CAXI4DMAIOI0I_4s_2s_24s_134s_167s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v":438:0:438:5|Found RAM CAXI4DMAlIO0l, depth=4, width=64
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v":496:0:496:5|Found RAM CAXI4DMAOlO0l, depth=4, width=88
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v":469:0:469:5|Found RAM CAXI4DMAIIO0l, depth=4, width=13
Finished optimization stage 1 on CAXI4DMAIOI0I_4s_2s_24s_134s_167s (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAO1llI=32'b00000000000000000000000010100111
	NO_OF_PRI_0_REQS=32'b00000000000000000000000000000100
	NO_OF_PRI_1_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_2_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_3_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_4_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_5_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_6_REQS=32'b00000000000000000000000000000000
	NO_OF_PRI_7_REQS=32'b00000000000000000000000000000000
	NO_OF_ACTIVE_FIXED_PRIORITY_LEVELS=32'b00000000000000000000000000000001
	CAXI4DMAIO1lI=3'b010
	CAXI4DMAlO1lI=3'b100
	CAXI4DMAOI1lI=3'b000
   Generated name = CAXI4DMAO0IlI_Z62
@W: CG390 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":868:0:871:0|Repeat multiplier in concatenation evaluates to 0

	CAXI4DMAIl1lI=32'b00000000000000000000000000000100
   Generated name = CAXI4DMAIIO0I_4s
Running optimization stage 1 on CAXI4DMAIIO0I_4s .......
Finished optimization stage 1 on CAXI4DMAIIO0I_4s (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":12:11:12:31|Removing wire intDscrptrNum_Pri1RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":16:11:16:31|Removing wire intDscrptrNum_Pri2RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":20:11:20:31|Removing wire intDscrptrNum_Pri3RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":24:11:24:31|Removing wire intDscrptrNum_Pri4RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":28:11:28:31|Removing wire intDscrptrNum_Pri5RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":32:11:32:31|Removing wire intDscrptrNum_Pri6RRA, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":36:11:36:31|Removing wire intDscrptrNum_Pri7RRA, as it has the load but no drivers.
Running optimization stage 1 on CAXI4DMAO0IlI_Z62 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":1887:0:1887:5|Pruning unused register CAXI4DMAO1OOI[1:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":2151:0:2151:5|Found RAM CAXI4DMAl00lI, depth=2, width=34
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":2103:0:2103:5|Found RAM CAXI4DMAI00lI, depth=2, width=56
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":2103:0:2103:5|Found RAM CAXI4DMAI00lI, depth=2, width=56
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":2151:0:2151:5|Found RAM CAXI4DMAl00lI, depth=2, width=34
Finished optimization stage 1 on CAXI4DMAO0IlI_Z62 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAO0O0l=2'b01
	CAXI4DMAI0O0l=2'b10
   Generated name = CAXI4DMAO0I1I_2s_1_2
Running optimization stage 1 on CAXI4DMAO0I1I_2s_1_2 .......
Finished optimization stage 1 on CAXI4DMAO0I1I_2s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 377MB peak: 377MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	CAXI4DMAO1OII=14'b00000000000001
	CAXI4DMAOl1ll=14'b00000000000010
	CAXI4DMAIl1ll=14'b00000000000100
	CAXI4DMAll1ll=14'b00000000001000
	CAXI4DMAO01ll=14'b00000000010000
	CAXI4DMAI01ll=14'b00000000100000
	CAXI4DMAl01ll=14'b00000001000000
	CAXI4DMAO11ll=14'b00000010000000
	CAXI4DMAI11ll=14'b00000100000000
	CAXI4DMAl11ll=14'b00001000000000
	CAXI4DMAOOO0l=14'b00010000000000
	CAXI4DMAIOO0l=14'b00100000000000
	CAXI4DMAlOO0l=14'b01000000000000
	CAXI4DMAOIO0l=14'b10000000000000
   Generated name = CAXI4DMAlO1Ol_Z63
Running optimization stage 1 on CAXI4DMAlO1Ol_Z63 .......
Finished optimization stage 1 on CAXI4DMAlO1Ol_Z63 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
   Generated name = CAXI4DMAO01Ol_4s_2s_1s_24s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v":551:0:551:12|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAO01Ol_4s_2s_1s_24s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v":673:0:673:5|Pruning unused register CAXI4DMAlO10l. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CAXI4DMAO01Ol_4s_2s_1s_24s (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	PRI_0_NUM_OF_BEATS=32'b00000000000000000000000011111111
	PRI_1_NUM_OF_BEATS=32'b00000000000000000000000001111111
	PRI_2_NUM_OF_BEATS=32'b00000000000000000000000000111111
	PRI_3_NUM_OF_BEATS=32'b00000000000000000000000000011111
	PRI_4_NUM_OF_BEATS=32'b00000000000000000000000000001111
	PRI_5_NUM_OF_BEATS=32'b00000000000000000000000000000111
	PRI_6_NUM_OF_BEATS=32'b00000000000000000000000000000011
	PRI_7_NUM_OF_BEATS=32'b00000000000000000000000000000000
	CAXI4DMAO1OII=8'b00000001
	CAXI4DMAO000l=8'b00000010
	CAXI4DMAI000l=8'b00000100
	CAXI4DMAl000l=8'b00001000
	CAXI4DMAO100l=8'b00010000
	CAXI4DMAI100l=8'b00100000
	CAXI4DMAl100l=8'b01000000
	CAXI4DMAOO10l=8'b10000000
   Generated name = CAXI4DMAllOIl_Z64
Running optimization stage 1 on CAXI4DMAllOIl_Z64 .......
Finished optimization stage 1 on CAXI4DMAllOIl_Z64 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	CAXI4DMAO1OII=3'b001
	CAXI4DMAIIl1l=3'b010
	CAXI4DMAlIl1l=3'b100
	CAXI4DMAOll1l=2'b01
   Generated name = CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1
Running optimization stage 1 on CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1 .......
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v":1365:0:1365:5|All reachable assignments to CAXI4DMAlOl1l assign 0, register removed by optimization.
Finished optimization stage 1 on CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
   Generated name = CAXI4DMAIlIIl_4s_2s_1s_24s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v":611:0:611:12|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAIlIIl_4s_2s_1s_24s .......
Finished optimization stage 1 on CAXI4DMAIlIIl_4s_2s_1s_24s (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	PRI_0_NUM_OF_BEATS=32'b00000000000000000000000011111111
	PRI_1_NUM_OF_BEATS=32'b00000000000000000000000001111111
	PRI_2_NUM_OF_BEATS=32'b00000000000000000000000000111111
	PRI_3_NUM_OF_BEATS=32'b00000000000000000000000000011111
	PRI_4_NUM_OF_BEATS=32'b00000000000000000000000000001111
	PRI_5_NUM_OF_BEATS=32'b00000000000000000000000000000111
	PRI_6_NUM_OF_BEATS=32'b00000000000000000000000000000011
	PRI_7_NUM_OF_BEATS=32'b00000000000000000000000000000000
	CAXI4DMAO1OII=9'b000000001
	CAXI4DMAI101l=9'b000000010
	CAXI4DMAI000l=9'b000000100
	CAXI4DMAl101l=9'b000001000
	CAXI4DMAOO11l=9'b000010000
	CAXI4DMAIO11l=9'b000100000
	CAXI4DMAlO11l=9'b001000000
	CAXI4DMAOI11l=9'b010000000
	CAXI4DMAOO10l=9'b100000000
   Generated name = CAXI4DMAl0IIl_Z65
Running optimization stage 1 on CAXI4DMAl0IIl_Z65 .......
Finished optimization stage 1 on CAXI4DMAl0IIl_Z65 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	PRI_0_NUM_OF_BEATS=32'b00000000000000000000000011111111
	PRI_1_NUM_OF_BEATS=32'b00000000000000000000000001111111
	PRI_2_NUM_OF_BEATS=32'b00000000000000000000000000111111
	PRI_3_NUM_OF_BEATS=32'b00000000000000000000000000011111
	PRI_4_NUM_OF_BEATS=32'b00000000000000000000000000001111
	PRI_5_NUM_OF_BEATS=32'b00000000000000000000000000000111
	PRI_6_NUM_OF_BEATS=32'b00000000000000000000000000000011
	PRI_7_NUM_OF_BEATS=32'b00000000000000000000000000000000
	CAXI4DMAO1OII=1'b0
	CAXI4DMAIO1Ol=1'b1
   Generated name = CAXI4DMAl1I1I_Z66
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v":2868:0:2868:12|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v":2939:0:2939:12|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAl1I1I_Z66 .......
Finished optimization stage 1 on CAXI4DMAl1I1I_Z66 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	PRI_0_NUM_OF_BEATS=32'b00000000000000000000000011111111
	PRI_1_NUM_OF_BEATS=32'b00000000000000000000000001111111
	PRI_2_NUM_OF_BEATS=32'b00000000000000000000000000111111
	PRI_3_NUM_OF_BEATS=32'b00000000000000000000000000011111
	PRI_4_NUM_OF_BEATS=32'b00000000000000000000000000001111
	PRI_5_NUM_OF_BEATS=32'b00000000000000000000000000000111
	PRI_6_NUM_OF_BEATS=32'b00000000000000000000000000000011
	PRI_7_NUM_OF_BEATS=32'b00000000000000000000000000000000
	CAXI4DMAO1llI=32'b00000000000000000000000010100111
   Generated name = CAXI4DMAl1IOI_Z67
Running optimization stage 1 on CAXI4DMAl1IOI_Z67 .......
Finished optimization stage 1 on CAXI4DMAl1IOI_Z67 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	CAXI4DMAl110=32'b00000000000000000000000000000010
	CAXI4DMAOOO1=32'b00000000000000000000000000000000
	CAXI4DMAIOO1=32'b00000000000000000000000001100100
	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAIlIlI=11'b00000000000
	CAXI4DMAllIlI=11'b00000000100
   Generated name = CAXI4DMAI1lOI_2s_0s_100s_4s_0_4
Running optimization stage 1 on CAXI4DMAI1lOI_2s_0s_100s_4s_0_4 .......
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v":225:0:225:5|Pruning unused bits 31 to 4 of CAXI4DMAOlIlI[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CAXI4DMAI1lOI_2s_0s_100s_4s_0_4 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	NUM_INT_BDS=32'b00000000000000000000000000000100
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	INT_0_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_1_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_2_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_3_QUEUE_DEPTH=32'b00000000000000000000000000000001
	NUM_INT_0_BDS=32'b00000000000000000000000000000011
	NUM_INT_1_BDS=32'b00000000000000000000000000000001
	NUM_INT_2_BDS=32'b00000000000000000000000000000000
	NUM_INT_3_BDS=32'b00000000000000000000000000000000
   Generated name = CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s

	CAXI4DMAll10=32'b00000000000000000000000000101010
	CAXI4DMAO010=32'b00000000000000000000000000000001
	CAXI4DMAI010=32'b00000000000000000000000000000100
	CAXI4DMAl010=32'b00000000000000000000000000000010
   Generated name = CAXI4DMAII10_42s_1s_4s_2s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v":307:0:307:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v":316:0:316:11|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAII10_42s_1s_4s_2s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v":200:0:200:5|Found RAM CAXI4DMAO110, depth=4, width=42
Finished optimization stage 1 on CAXI4DMAII10_42s_1s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	CAXI4DMAIlIll=32'b00000000000000000000000000000001
	CAXI4DMAl0O0l=1'b0
	CAXI4DMAO1O0l=1'b1
   Generated name = CAXI4DMAOlIll_1s_0_1
Running optimization stage 1 on CAXI4DMAOlIll_1s_0_1 .......
Finished optimization stage 1 on CAXI4DMAOlIll_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":231:0:231:12|Removing wire CAXI4DMAIOIll, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":242:0:242:12|Removing wire CAXI4DMAlOIll, as it has the load but no drivers.
Running optimization stage 1 on CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s .......
Finished optimization stage 1 on CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 381MB peak: 381MB)

	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	AXI_DMA_DWIDTH=32'b00000000000000000000000001000000
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAOOII=32'b00000000000000000000000100000000
	ID_WIDTH=32'b00000000000000000000000000000100
	CAXI4DMAOlII=32'b00000000000000000000000000000100
	CAXI4DMAIlII=32'b00000000000000000000000000000011
	CAXI4DMAlIll=13'b0000000000001
	CAXI4DMAOlll=13'b0000000000010
	CAXI4DMAIlll=13'b0000000000100
	CAXI4DMAllll=13'b0000000001000
	CAXI4DMAO0ll=13'b0000000010000
	CAXI4DMAI0ll=13'b0000000100000
	CAXI4DMAl0ll=13'b0000001000000
	CAXI4DMAO1ll=13'b0000010000000
	CAXI4DMAI1ll=13'b0000100000000
	CAXI4DMAl1ll=13'b0001000000000
	CAXI4DMAOO0l=13'b0010000000000
	CAXI4DMAIO0l=13'b0100000000000
	CAXI4DMAlO0l=13'b1000000000000
	CAXI4DMAOI0l=13'b0000000000001
	CAXI4DMAII0l=13'b0000000000010
	CAXI4DMAlI0l=13'b0000000000100
	CAXI4DMAOl0l=13'b0000000001000
	CAXI4DMAIl0l=13'b0000000010000
	CAXI4DMAll0l=13'b0000000100000
	CAXI4DMAO00l=13'b0000001000000
	CAXI4DMAI00l=13'b0000010000000
	CAXI4DMAl00l=13'b0000100000000
	CAXI4DMAO10l=13'b0001000000000
	CAXI4DMAI10l=13'b0010000000000
	CAXI4DMAl10l=13'b0100000000000
	CAXI4DMAOO1l=13'b1000000000000
   Generated name = CAXI4DMAO_Z68
Running optimization stage 1 on CAXI4DMAO_Z68 .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":8102:0:8102:5|Pruning unused register CAXI4DMAl0Il. Make sure that there are no unused intermediate registers.
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":10995:0:10995:5|All reachable assignments to CAXI4DMAI01I[3:0] assign 0, register removed by optimization.
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":8133:0:8133:5|All reachable assignments to CAXI4DMAl1Il assign 0, register removed by optimization.
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":7687:0:7687:5|All reachable assignments to CAXI4DMAlllI[3:0] assign 0, register removed by optimization.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":7579:0:7579:5|Optimizing register bit CAXI4DMAlOlI[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":10923:0:10923:5|Optimizing register bit CAXI4DMAOO1I[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":10959:0:10959:5|Optimizing register bit CAXI4DMAlO1I[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":7579:0:7579:5|Pruning register bit 2 of CAXI4DMAlOlI[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":10959:0:10959:5|Pruning register bit 1 of CAXI4DMAlO1I[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":10923:0:10923:5|Pruning register bit 2 of CAXI4DMAOO1I[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on CAXI4DMAO_Z68 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	CAXI4DMAO000=32'b00000000000000000000000000001000
	CAXI4DMAI000=32'b00000000000000000000000100000000
	CAXI4DMAl000=32'b00000000000000000000100000000000
	CAXI4DMAOlII=32'b00000000000000000000000000000100
	CAXI4DMAO100=32'b00000000000000000000000000001100
	CAXI4DMAI100=32'b00000000000000000000000000001000
   Generated name = CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":528:0:528:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":542:0:542:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":568:0:568:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":586:0:586:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":618:0:618:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":652:0:652:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":668:0:668:11|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":672:0:672:11|Removing redundant assignment.
Running optimization stage 1 on CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":321:0:321:5|Found RAM CAXI4DMAl100, depth=256, width=64
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v":321:0:321:5|Found RAM CAXI4DMAOO10, depth=256, width=64
Finished optimization stage 1 on CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	AXI4_STREAM_IF=32'b00000000000000000000000000000000
	AXI_DMA_DWIDTH=32'b00000000000000000000000001000000
	NUM_PRI_LVLS=32'b00000000000000000000000000000001
	PRI_0_NUM_OF_BEATS=32'b00000000000000000000000100000000
	PRI_1_NUM_OF_BEATS=32'b00000000000000000000000010000000
	PRI_2_NUM_OF_BEATS=32'b00000000000000000000000001000000
	PRI_3_NUM_OF_BEATS=32'b00000000000000000000000000100000
	PRI_4_NUM_OF_BEATS=32'b00000000000000000000000000010000
	PRI_5_NUM_OF_BEATS=32'b00000000000000000000000000001000
	PRI_6_NUM_OF_BEATS=32'b00000000000000000000000000000100
	PRI_7_NUM_OF_BEATS=32'b00000000000000000000000000000001
	NUM_OF_INTS=32'b00000000000000000000000000000010
	INT_0_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_1_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_2_QUEUE_DEPTH=32'b00000000000000000000000000000001
	INT_3_QUEUE_DEPTH=32'b00000000000000000000000000000001
	NUM_INT_BDS=32'b00000000000000000000000000000100
	DSCRPTR_0_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_0_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_1_INT_ASSOC=32'b00000000000000000000000000000001
	DSCRPTR_1_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_2_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_2_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_3_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_3_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_4_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_4_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_5_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_5_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_6_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_6_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_7_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_7_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_8_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_8_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_9_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_9_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_10_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_10_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_11_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_11_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_12_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_12_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_13_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_13_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_14_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_14_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_15_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_15_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_16_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_16_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_17_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_17_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_18_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_18_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_19_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_19_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_20_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_20_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_21_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_21_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_22_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_22_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_23_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_23_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_24_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_24_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_25_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_25_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_26_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_26_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_27_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_27_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_28_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_28_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_29_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_29_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_30_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_30_PRI_LVL=32'b00000000000000000000000000000000
	DSCRPTR_31_INT_ASSOC=32'b00000000000000000000000000000000
	DSCRPTR_31_PRI_LVL=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	CAXI4DMAl110=32'b00000000000000000000000000000010
	CAXI4DMAOOO1=32'b00000000000000000000000000000000
	CAXI4DMAIOO1=32'b00000000000000000000000001100100
	CAXI4DMAlOO1=32'b00000000100000000000000000000000
	CAXI4DMAOOII=32'b00000000000000000000000100000000
	CAXI4DMAIlO0=32'b00000000000000000000100000000000
	CAXI4DMAOIO1=32'b00000000000000000000000000000010
	CAXI4DMAOlII=32'b00000000000000000000000000000100
	CAXI4DMAl0OI=32'b00000000000000000000000000011000
	CAXI4DMAO1OI=32'b00000000000000000000000000001100
	CAXI4DMAI1OI=32'b00000000000000000000000000001000
	CAXI4DMAl1OI=32'b00000000000000000000000010000110
	CAXI4DMAIIO1=32'b00000000000000000000000011111111
	CAXI4DMAlIO1=32'b00000000000000000000000001111111
	CAXI4DMAOlO1=32'b00000000000000000000000000111111
	CAXI4DMAIlO1=32'b00000000000000000000000000011111
	CAXI4DMAllO1=32'b00000000000000000000000000001111
	CAXI4DMAO0O1=32'b00000000000000000000000000000111
	CAXI4DMAI0O1=32'b00000000000000000000000000000011
	CAXI4DMAl0O1=32'b00000000000000000000000000000000
	CAXI4DMAO1O1=32'b00000000000000000000000000000000
   Generated name = CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69
@W: CS101 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":2832:0:2832:8|Index 2 is out of range for variable INTERRUPT
@W: CG878 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":2832:0:2836:0|Bypassing assignment to array location due to out of bounds indexing
@W: CS101 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":2840:0:2840:8|Index 3 is out of range for variable INTERRUPT
@W: CG878 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":2840:0:2844:0|Bypassing assignment to array location due to out of bounds indexing
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1633:0:1633:12|Removing wire CAXI4DMAOOOOI, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1643:0:1643:12|Removing wire CAXI4DMAIOOOI, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1728:0:1728:11|Removing wire CAXI4DMAl11l, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1736:0:1736:12|Removing wire CAXI4DMAI0OOI, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1739:0:1739:12|Removing wire CAXI4DMAl0OOI, as it has the load but no drivers.
Running optimization stage 1 on CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 .......
Finished optimization stage 1 on CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller.v":483:24:483:40|Port-width mismatch for port TSTRB. The port definition is 8 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on CoreDMA_Controller .......
Finished optimization stage 1 on CoreDMA_Controller (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on cmd_ctrlr .......
Finished optimization stage 1 on cmd_ctrlr (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Core_UART_Core_UART_0_Clock_gen_0s_0s
Running optimization stage 1 on Core_UART_Core_UART_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on Core_UART_Core_UART_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on Core_UART .......
Finished optimization stage 1 on Core_UART (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on tpsram_tpsram_0_PF_TPSRAM .......
Finished optimization stage 1 on tpsram_tpsram_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on tpsram .......
Finished optimization stage 1 on tpsram (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":263:37:263:43|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":528:37:528:45|Removing redundant assignment.
Running optimization stage 1 on pattern_gen_checker .......
Finished optimization stage 1 on pattern_gen_checker (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on UART_SD .......
Finished optimization stage 1 on UART_SD (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on CoreDMA_IO_CTRL .......
Finished optimization stage 1 on CoreDMA_IO_CTRL (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on XCVR_REF_CLK .......
Finished optimization stage 1 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v":25:8:25:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v":24:8:24:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV .......
Finished optimization stage 1 on CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on CLK_DIV2 .......
Finished optimization stage 1 on CLK_DIV2 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on ICB_NGMUX .......
Finished optimization stage 1 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on NGMUX_NGMUX_0_PF_NGMUX .......
Finished optimization stage 1 on NGMUX_NGMUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on NGMUX .......
Finished optimization stage 1 on NGMUX (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on OSC_160MHz_OSC_160MHz_0_PF_OSC .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v":15:8:15:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on OSC_160MHz_OSC_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on OSC_160MHz .......
Finished optimization stage 1 on OSC_160MHz (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on BANKCTRL_HSIO .......
Finished optimization stage 1 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on BANKCTRL_GPIO .......
Finished optimization stage 1 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_INIT_MONITOR .......
Finished optimization stage 1 on PCIe_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_TL_CLK .......
Finished optimization stage 1 on PCIe_TL_CLK (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on TX_PLL .......
Finished optimization stage 1 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL .......
Finished optimization stage 1 on PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_TX_PLL .......
Finished optimization stage 1 on PCIe_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on XCVR_PIPE_AXI1 .......
Finished optimization stage 1 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIE_COMMON .......
Finished optimization stage 1 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIE .......
Finished optimization stage 1 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)

	NOOP=2'b00
	WRITE=2'b10
	READ=2'b01
	POLL=2'b11
	PCIE_0_ROOTPORT_EN=1'b0
	PCIE_1_ROOTPORT_EN=1'b0
	IDLE=6'b000000
	AD_0=6'b000001
	AD_1=6'b000010
	AD_2=6'b000011
	AD_3=6'b000100
	AD_4=6'b000101
	AD_5=6'b000110
	AD_6=6'b000111
	AD_7=6'b001000
	STUP=6'b001001
	ACCS=6'b001010
	MSTRDY=6'b001011
	RD_00=6'b001100
	RD_04=6'b001101
	RD_08=6'b001110
	RD_12=6'b001111
	RD_16=6'b010000
	RD_20=6'b010001
	RD_24=6'b010010
	RD_28=6'b010011
   Generated name = G5_APBLINK_MASTER_Z70
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":45:34:45:49|Object pcie_0_perst_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":46:34:46:49|Object pcie_1_perst_out is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on G5_APBLINK_MASTER_Z70 .......
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":134:0:134:5|Feedback mux created for signal slv_rd_err. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on G5_APBLINK_MASTER_Z70 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on XCVR_PIPE_AXI0 .......
Finished optimization stage 1 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on XCVR_APB_LINK .......
Finished optimization stage 1 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 386MB)
Running optimization stage 1 on PCIe_EP_PCIex4_0_PF_PCIE .......
Finished optimization stage 1 on PCIe_EP_PCIex4_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/Debounce.v":101:27:101:40|Removing redundant assignment.
Running optimization stage 1 on debounce .......
Finished optimization stage 1 on debounce (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
Running optimization stage 1 on sw_debounce .......
Finished optimization stage 1 on sw_debounce (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
Running optimization stage 1 on PCIe_EP .......
Finished optimization stage 1 on PCIe_EP (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
Running optimization stage 1 on HS_IO_CLK .......
Finished optimization stage 1 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
Running optimization stage 1 on PF_DDR3_SS_CCC_0_PF_CCC .......
Finished optimization stage 1 on PF_DDR3_SS_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 388MB)
Running optimization stage 1 on C1_util_sync_flops_0 .......
Finished optimization stage 1 on C1_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 390MB)
Running optimization stage 1 on C1_util_sync_1s_0_0 .......
Finished optimization stage 1 on C1_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 390MB)
Running optimization stage 1 on C1_util_sync_4s_0_0 .......
Finished optimization stage 1 on C1_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 390MB)
Running optimization stage 1 on C1_util_sync_reset .......
Finished optimization stage 1 on C1_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 390MB)
Running optimization stage 1 on C1_util_sync_one_shot_1s .......
Finished optimization stage 1 on C1_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 390MB)
Running optimization stage 1 on C1_ddr4_nwl_phy_init_Z71 .......
Finished optimization stage 1 on C1_ddr4_nwl_phy_init_Z71 (CPU Time 0h:00m:00s, Memory Used current: 396MB peak: 396MB)
Running optimization stage 1 on C1_phy_top_Z72 .......
Finished optimization stage 1 on C1_phy_top_Z72 (CPU Time 0h:00m:00s, Memory Used current: 396MB peak: 396MB)
Running optimization stage 1 on C1_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 1 on C1_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 1 on C1_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 1 on C1_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 1 on C1_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 1 on C1_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 1 on C1_wrap_calc_Z73 .......
Finished optimization stage 1 on C1_wrap_calc_Z73 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_pulse_extender .......
Finished optimization stage 1 on C1_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_handshake_sync_2s .......
Finished optimization stage 1 on C1_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_bin_to_gray_5s .......
Finished optimization stage 1 on C1_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_sync_5s_0_0 .......
Finished optimization stage 1 on C1_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_gray_to_bin_5s .......
Finished optimization stage 1 on C1_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_gray_sync_bin_5s .......
Finished optimization stage 1 on C1_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_97s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_97s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_fifo_core_Z74 .......
Finished optimization stage 1 on C1_util_fifo_core_Z74 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_ram_4s_97s_32s_3s_0s_0s_16s .......
Finished optimization stage 1 on C1_util_ram_4s_97s_32s_3s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_fifo_Z75 .......
Finished optimization stage 1 on C1_util_fifo_Z75 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_addr_tran_1s_32s_10s_31s_22s .......
Finished optimization stage 1 on C1_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_8s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_8s (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
Running optimization stage 1 on C1_util_fifo_core_Z77 .......
Finished optimization stage 1 on C1_util_fifo_core_Z77 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
Running optimization stage 1 on C1_util_ram_4s_8s_8s_1s_0s_0s_16s .......
Finished optimization stage 1 on C1_util_ram_4s_8s_8s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
Running optimization stage 1 on C1_util_fifo_Z78 .......
Finished optimization stage 1 on C1_util_fifo_Z78 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
Running optimization stage 1 on C1_simple_buffer_2s_5s_32s .......
Finished optimization stage 1 on C1_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_bin_to_gray_11s .......
Finished optimization stage 1 on C1_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_sync_11s_0_0 .......
Finished optimization stage 1 on C1_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_gray_to_bin_11s .......
Finished optimization stage 1 on C1_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_gray_sync_bin_11s .......
Finished optimization stage 1 on C1_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_48s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_48s (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_fifo_core_Z79 .......
Finished optimization stage 1 on C1_util_fifo_core_Z79 (CPU Time 0h:00m:00s, Memory Used current: 403MB peak: 403MB)
Running optimization stage 1 on C1_util_ram_10s_48s_32s_1s_0s_0s_1024s .......
Finished optimization stage 1 on C1_util_ram_10s_48s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 404MB peak: 404MB)
Running optimization stage 1 on C1_util_fifo_Z80 .......
Finished optimization stage 1 on C1_util_fifo_Z80 (CPU Time 0h:00m:00s, Memory Used current: 404MB peak: 404MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_129s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_core_Z81 .......
Finished optimization stage 1 on C1_util_fifo_core_Z81 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 1 on C1_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_Z82 .......
Finished optimization stage 1 on C1_util_fifo_Z82 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_bin_to_gray_10s .......
Finished optimization stage 1 on C1_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_sync_10s_0_0 .......
Finished optimization stage 1 on C1_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_gray_to_bin_10s .......
Finished optimization stage 1 on C1_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_gray_sync_bin_10s .......
Finished optimization stage 1 on C1_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_145s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_core_Z83 .......
Finished optimization stage 1 on C1_util_fifo_core_Z83 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 1 on C1_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_Z84 .......
Finished optimization stage 1 on C1_util_fifo_Z84 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_79s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_79s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_core_Z85 .......
Finished optimization stage 1 on C1_util_fifo_core_Z85 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_ram_8s_79s_32s_2s_0s_0s_256s .......
Finished optimization stage 1 on C1_util_ram_8s_79s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_Z86 .......
Finished optimization stage 1 on C1_util_fifo_Z86 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_72s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_72s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_core_Z87 .......
Finished optimization stage 1 on C1_util_fifo_core_Z87 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_ram_9s_72s_32s_2s_0s_0s_512s .......
Finished optimization stage 1 on C1_util_ram_9s_72s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_util_fifo_Z88 .......
Finished optimization stage 1 on C1_util_fifo_Z88 (CPU Time 0h:00m:00s, Memory Used current: 405MB peak: 405MB)
Running optimization stage 1 on C1_axi_if_Z76 .......
Finished optimization stage 1 on C1_axi_if_Z76 (CPU Time 0h:00m:00s, Memory Used current: 408MB peak: 408MB)
Running optimization stage 1 on C1_mpfe_arbiter_1s_32s .......
Finished optimization stage 1 on C1_mpfe_arbiter_1s_32s (CPU Time 0h:00m:01s, Memory Used current: 487MB peak: 487MB)
Running optimization stage 1 on C1_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C1_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_mpfe_req_tracking_Z89 .......
Finished optimization stage 1 on C1_mpfe_req_tracking_Z89 (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_util_lat1_to_lat0_66s .......
Finished optimization stage 1 on C1_util_lat1_to_lat0_66s (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_util_fifo_core_Z91 .......
Finished optimization stage 1 on C1_util_fifo_core_Z91 (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_util_ram_5s_66s_32s_2s_0s_0s_32s .......
Finished optimization stage 1 on C1_util_ram_5s_66s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_util_fifo_Z92 .......
Finished optimization stage 1 on C1_util_fifo_Z92 (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_mpfe_req_tracking_Z90 .......
Finished optimization stage 1 on C1_mpfe_req_tracking_Z90 (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on C1_lb_fifo_13s_1s_37s_52s_1s_117s .......
Finished optimization stage 1 on C1_lb_fifo_13s_1s_37s_52s_1s_117s (CPU Time 0h:00m:00s, Memory Used current: 489MB peak: 489MB)
Running optimization stage 1 on C1_mpfe_starve_timer .......
Finished optimization stage 1 on C1_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 489MB peak: 489MB)
Running optimization stage 1 on C1_mpfe_Z93 .......
Finished optimization stage 1 on C1_mpfe_Z93 (CPU Time 0h:00m:00s, Memory Used current: 490MB peak: 490MB)
Running optimization stage 1 on C1_write_dbi .......
Finished optimization stage 1 on C1_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 490MB peak: 490MB)
Running optimization stage 1 on C1_ddr4_byte_bit_map_0s .......
Finished optimization stage 1 on C1_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 490MB peak: 490MB)
Running optimization stage 1 on C1_ddr4_byte_bit_map_1s .......
Finished optimization stage 1 on C1_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 491MB peak: 491MB)
Running optimization stage 1 on C1_write_crc_dbi_Z94 .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on C1_write_crc_dbi_Z94 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_read_dbi .......
Finished optimization stage 1 on C1_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_dbi_Z95 .......
Finished optimization stage 1 on C1_dbi_Z95 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C1_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_mpfe_req_tracking_Z96 .......
Finished optimization stage 1 on C1_mpfe_req_tracking_Z96 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 1 on C1_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 1 on C1_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 1 on C1_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 1 on C1_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 1 on C1_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on C1_multiburst_qr_Z98 .......
Finished optimization stage 1 on C1_multiburst_qr_Z98 (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 493MB)
Running optimization stage 1 on C1_rmw_Z97 .......
Finished optimization stage 1 on C1_rmw_Z97 (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_init_cal_interface .......
Finished optimization stage 1 on C1_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_dfi_rddata_align_Z99 .......
Finished optimization stage 1 on C1_dfi_rddata_align_Z99 (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_util_sync_toggle_pos_0s .......
Finished optimization stage 1 on C1_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_util_sync_bus_16s_0_1024s .......
Finished optimization stage 1 on C1_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_sbref_generator_4s_4s .......
Finished optimization stage 1 on C1_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 1 on C1_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 500MB peak: 500MB)
Running optimization stage 1 on C1_dlr_tracking .......
Finished optimization stage 1 on C1_dlr_tracking (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_odt_gen_Z100 .......
Finished optimization stage 1 on C1_odt_gen_Z100 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_preamble_phase_shift_Z101 .......
Finished optimization stage 1 on C1_preamble_phase_shift_Z101 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 1 on C1_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 1 on C1_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 1 on C1_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 1 on C1_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_wrcmd_data_delay_Z102 .......
Finished optimization stage 1 on C1_wrcmd_data_delay_Z102 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_wrcmd_data_delay_Z103 .......
Finished optimization stage 1 on C1_wrcmd_data_delay_Z103 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_wrcmd_data_delay_Z104 .......
Finished optimization stage 1 on C1_wrcmd_data_delay_Z104 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_sr_clk_mgr_Z105 .......
Finished optimization stage 1 on C1_sr_clk_mgr_Z105 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 1 on C1_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 1 on C1_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 1 on C1_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_openbank .......
Finished optimization stage 1 on C1_openbank (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 1 on C1_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 1 on C1_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_rw_tracking_Z107 .......
Finished optimization stage 1 on C1_rw_tracking_Z107 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_wtr_tracking_Z108 .......
Finished optimization stage 1 on C1_wtr_tracking_Z108 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_wtr_tracking_Z109 .......
Finished optimization stage 1 on C1_wtr_tracking_Z109 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_openrank_Z110 .......
Finished optimization stage 1 on C1_openrank_Z110 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_qm_Z111 .......

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on C1_qm_Z111 (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 1 on C1_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 1 on C1_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 1 on C1_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 507MB peak: 507MB)
Running optimization stage 1 on C1_fastsdram_Z106 .......
Finished optimization stage 1 on C1_fastsdram_Z106 (CPU Time 0h:00m:03s, Memory Used current: 600MB peak: 600MB)
Running optimization stage 1 on C1_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 1 on C1_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 600MB peak: 600MB)
Running optimization stage 1 on C1_util_sync_bus_2s_0_0 .......
Finished optimization stage 1 on C1_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 600MB peak: 600MB)
Running optimization stage 1 on C1_util_sync_16s_0_0 .......
Finished optimization stage 1 on C1_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 600MB peak: 600MB)
Running optimization stage 1 on C1_read_cal_timer .......
Finished optimization stage 1 on C1_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 600MB peak: 600MB)
Running optimization stage 1 on C1_fastinit_Z112 .......
Finished optimization stage 1 on C1_fastinit_Z112 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 1 on C1_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 1 on C1_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_freq_ratio_cac_Z113 .......
Finished optimization stage 1 on C1_freq_ratio_cac_Z113 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 1 on C1_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 1 on C1_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_freq_ratio_data_Z114 .......
Finished optimization stage 1 on C1_freq_ratio_data_Z114 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 1 on C1_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 1 on C1_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_force_wrdata_en_Z115 .......
Finished optimization stage 1 on C1_force_wrdata_en_Z115 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_phyupd_ack_gen_Z116 .......
Finished optimization stage 1 on C1_dfi_phyupd_ack_gen_Z116 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 1 on C1_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_dfi_timing_gen_Z117 .......
Finished optimization stage 1 on C1_dfi_timing_gen_Z117 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_sdram_addr_ctrl_parity_Z118 .......
Finished optimization stage 1 on C1_sdram_addr_ctrl_parity_Z118 (CPU Time 0h:00m:00s, Memory Used current: 603MB peak: 603MB)
Running optimization stage 1 on C1_controller_busy_Z119 .......
Finished optimization stage 1 on C1_controller_busy_Z119 (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_pending_rw_Z120 .......
Finished optimization stage 1 on C1_pending_rw_Z120 (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_init_pda_mrs_interface_Z121 .......
Finished optimization stage 1 on C1_init_pda_mrs_interface_Z121 (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_automatic_sr_pd_Z122 .......
Finished optimization stage 1 on C1_automatic_sr_pd_Z122 (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 1 on C1_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_init_read_capture_128s_4s_1s .......
Finished optimization stage 1 on C1_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 604MB peak: 604MB)
Running optimization stage 1 on C1_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 1 on C1_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on C1_sdram_lb_Z123 .......
Finished optimization stage 1 on C1_sdram_lb_Z123 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on C1_sdram_sys_top_Z124 .......
Finished optimization stage 1 on C1_sdram_sys_top_Z124 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125 .......
Finished optimization stage 1 on PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on CLKINT_PRESERVE .......
Finished optimization stage 1 on CLKINT_PRESERVE (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on DFN1 .......
Finished optimization stage 1 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on IOD .......
Finished optimization stage 1 on IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:59:227:59|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:68:227:68|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:59:267:59|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:68:267:68|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:59:309:59|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:68:309:68|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:59:351:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:68:351:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:59:397:59|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:68:397:68|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:59:437:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:68:437:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:59:479:59|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:68:479:68|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:59:521:59|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:68:521:68|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:59:563:59|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:68:563:68|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:59:603:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:68:603:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:59:645:59|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:68:645:68|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:59:691:59|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:68:691:68|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":368:8:368:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:13:79:13|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:27:79:27|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:41:79:41|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v":50:8:50:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:59:95:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:68:95:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:32:96:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:59:137:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:68:137:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:18:138:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:32:138:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:59:181:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:68:181:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:18:182:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:32:182:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":152:8:152:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:45:67:45|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:54:67:54|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":38:8:38:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v":63:60:63:60|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

Only the first 100 messages of id 'CG781' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG781' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG781} -count unlimited' in the Tcl shell.
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	PIPELINE=32'b00000000000000000000000000000000
	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = register_bank_0s_2s
Running optimization stage 1 on register_bank_0s_2s .......
Finished optimization stage 1 on register_bank_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":114:20:114:32|Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on APB_IF .......
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Feedback mux created for signal wait_cnt[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Feedback mux created for signal apb_we_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Feedback mux created for signal apb_re_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on APB_IF (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":518:17:518:23|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":534:17:534:23|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":576:36:576:45|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":675:24:675:37|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":683:26:683:41|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":691:23:691:35|Removing redundant assignment.
Running optimization stage 1 on trn_cmd_addr .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":696:0:696:5|Found RAM outdly, depth=8, width=8
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":696:0:696:5|Found RAM indly, depth=8, width=8
Finished optimization stage 1 on trn_cmd_addr (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = noisy_data_detector_1s
Running optimization stage 1 on noisy_data_detector_1s .......
Finished optimization stage 1 on noisy_data_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = data_transition_detector_1s
Running optimization stage 1 on data_transition_detector_1s .......
Finished optimization stage 1 on data_transition_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = flag_generator_1s
Running optimization stage 1 on flag_generator_1s .......
Finished optimization stage 1 on flag_generator_1s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_DQSW=32'b00000000000000000000000000000001
	FSM_BCLK=32'b00000000000000000000000000000010
	FSM_CMND=32'b00000000000000000000000000000011
	FSM_DONE=32'b00000000000000000000000000000100
   Generated name = TRN_CLK_2s_1s_0s_1s_2s_3s_4s
@W: CG1340 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":429:22:429:33|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v":359:17:359:23|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v":432:26:432:39|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v":440:29:440:45|Removing redundant assignment.
Running optimization stage 1 on trn_dqsw .......
Finished optimization stage 1 on trn_dqsw (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":177:22:177:33|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":249:23:249:35|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":269:27:269:43|Removing redundant assignment.
Running optimization stage 1 on trn_bclksclk .......
Finished optimization stage 1 on trn_bclksclk (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
Finished optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on DLL_MON .......
Finished optimization stage 1 on DLL_MON (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8
@W: CG296 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2497:22:2497:26|Removing redundant assignment.
Running optimization stage 1 on gate_training .......
@W: CL265 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Feedback mux created for signal incr_fuzzy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on gate_training (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on dq_align_dqs_optimization .......
@W: CL118 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
Finished optimization stage 1 on dq_align_dqs_optimization (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on RDLVL_TRAIN .......
Finished optimization stage 1 on RDLVL_TRAIN (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_2s_8_8_8_8_8_8_8_8_8
Running optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = WRLVL_2s
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":142:19:142:27|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":143:21:143:31|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":172:20:172:29|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":173:20:173:29|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":190:18:190:25|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":235:26:235:41|Removing redundant assignment.
Running optimization stage 1 on WRLVL_BOT .......
Finished optimization stage 1 on WRLVL_BOT (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on WRLVL_2s .......
Finished optimization stage 1 on WRLVL_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = VREF_TR_2s
Running optimization stage 1 on VREF_TR_2s .......
Finished optimization stage 1 on VREF_TR_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":285:25:285:33|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":288:31:288:45|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":299:35:299:41|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":300:43:300:57|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":305:37:305:45|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":307:43:307:57|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":312:37:312:45|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":313:35:313:41|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":324:37:324:45|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":325:35:325:41|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":326:43:326:57|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":332:28:332:36|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":335:34:335:48|Removing redundant assignment.
Running optimization stage 1 on APB_IOG_CTRL_SM .......
Finished optimization stage 1 on APB_IOG_CTRL_SM (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQS_LANES_9=32'b00000000000000000000000000010010
	RDLVL=1'b0
	WRLVL=1'b1
   Generated name = IOG_IF_2s_18s_0_1
Running optimization stage 1 on IOG_IF_2s_18s_0_1 .......
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.
Finished optimization stage 1 on IOG_IF_2s_18s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	ASSERT_RDLVL_RESP=4'b0000
	ASSERT_RDLVL_RESP_2=4'b0001
	DO_VREF=4'b0010
	FINISH=4'b0011
	RESPOND_TO_GATE_TRAINING=4'b0100
	TRN_INITIAL=4'b0101
	WAIT_RDLVL=4'b0110
	WAIT_RDLVL_REQ_RANK_1=4'b0111
	WAIT_RDLVL_RESP_RANK_1=4'b1000
	WAIT_RD_LVL_RESP_RANK_0=4'b1001
   Generated name = TRN_COMPLETE_Z126
Running optimization stage 1 on TRN_COMPLETE_Z126 .......
Finished optimization stage 1 on TRN_COMPLETE_Z126 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = LEVELLING_2s_8_8_8_8_8_8_8_8_8

	WIDTH=32'b00000000000000000000000000001000
	RESET_VAL=32'b00000000000000000000000000000001
   Generated name = DELAY_CTRL_8s_1s
Running optimization stage 1 on DELAY_CTRL_8s_1s .......
Finished optimization stage 1 on DELAY_CTRL_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	HOLD_ODT_CYCLES=32'b00000000000000000000000000000010
   Generated name = PHY_SIG_MOD_2s_2s
Running optimization stage 1 on PHY_SIG_MOD_2s_2s .......
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on PHY_SIG_MOD_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on ddr4_vref .......
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ddr4_vref (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	WRITE_CALLIBRATION_PATTERN_PARAM=64'b0110011001000100100110011111111110101010110011000011001101010101
	SM_WAIT_FOR_CTRLR_READY=32'b00000000000000000000000000000000
	SM_DO_WRITE_WAIT_FOR_BUS=32'b00000000000000000000000000000001
	SM_DO_WRITE_REQ=32'b00000000000000000000000000000010
	SM_DO_WRITE_WAIT_FOR_D_REQ=32'b00000000000000000000000000000011
	SM_DO_WRITE=32'b00000000000000000000000000000100
	SM_WAIT=32'b00000000000000000000000000000101
	SM_DO_READ_WAIT_FOR_BUS=32'b00000000000000000000000000000110
	SM_DO_READ_REQ=32'b00000000000000000000000000000111
	SM_WAIT_FOR_R_VALID=32'b00000000000000000000000000001000
	SM_INCREMENT_LANE=32'b00000000000000000000000000001001
	SM_ADD_OFSET=32'b00000000000000000000000000001010
	SM_DO_WRITE_ZERO_WAIT_FOR_BUS=32'b00000000000000000000000000001011
	SM_DO_WRITE_ZERO_REQ=32'b00000000000000000000000000001100
	SM_DO_WRITE_ZERO_WAIT_FOR_D_REQ=32'b00000000000000000000000000001101
	SM_DO_WRITE_ZERO=32'b00000000000000000000000000001110
	SM_CHECK_DATA=32'b00000000000000000000000000001111
	SM_DONE=32'b00000000000000000000000000010000
	WAIT_COUNTER_VALUE=4'b1111
   Generated name = write_callibrator_Z127
@W: CG1340 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range ; a simulation mismatch is possible.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":461:23:461:35|Removing redundant assignment.
@N: CG179 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":490:20:490:29|Removing redundant assignment.

Only the first 100 messages of id 'CG179' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CG179' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG179} -count unlimited' in the Tcl shell.
Running optimization stage 1 on write_callibrator_Z127 .......
@A: CL291 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":449:0:449:5|Register write_counter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL207 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.
Finished optimization stage 1 on write_callibrator_Z127 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = TIP_CTRL_BLK_Z128
Running optimization stage 1 on TIP_CTRL_BLK_Z128 .......
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p3_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p2_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on TIP_CTRL_BLK_Z128 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	MIN_ENTRIES_IN_FIFO=32'b00000000000000000000000000000001
   Generated name = LANE_CTRL_2s_1s
Running optimization stage 1 on LANE_CTRL_2s_1s .......
Finished optimization stage 1 on LANE_CTRL_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIF_DEPTH=32'b00000000000000000000000000000011
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
   Generated name = LANE_ALIGNMENT_2s_2s_3s_7s

	FIF_DEPTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
	FIFOTOP=32'b00000000000000000000000000000010
   Generated name = ram_simple_dp_3s_64s_2s_2s
Running optimization stage 1 on ram_simple_dp_3s_64s_2s_2s .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v":48:0:48:5|Found RAM mem, depth=3, width=64
Finished optimization stage 1 on ram_simple_dp_3s_64s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	FIF_DEPTH=32'b00000000000000000000000000000011
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = FIFO_BLK_3s_2s
Running optimization stage 1 on FIFO_BLK_3s_2s .......
Finished optimization stage 1 on FIFO_BLK_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s .......
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[1].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on ddr_init_iterator .......
Finished optimization stage 1 on ddr_init_iterator (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	FAMILY=32'b00000000000000000000000000011010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
	PIPELINE=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_INT_Z129
Running optimization stage 1 on COREDDR_TIP_INT_Z129 .......
Finished optimization stage 1 on COREDDR_TIP_INT_Z129 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	FAMILY=32'b00000000000000000000000000011010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	FIFO_DEPTH=32'b00000000000000000000000000000010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L1=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L2=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L3=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L4=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L5=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L6=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L7=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L8=32'b00000000000000000000000000001000
	PIPELINE=32'b00000000000000000000000000000000
	SIM_TRAINING=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_Z130
Running optimization stage 1 on COREDDR_TIP_Z130 .......
Finished optimization stage 1 on COREDDR_TIP_Z130 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on LANECTRL .......
Finished optimization stage 1 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on TRIBUFF_FEEDBACK .......
Finished optimization stage 1 on TRIBUFF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on BIBUF_DIFF_DQS .......
Finished optimization stage 1 on BIBUF_DIFF_DQS (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 610MB peak: 610MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on OUTBUF_FEEDBACK .......
Finished optimization stage 1 on OUTBUF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
Running optimization stage 1 on OUTBUF_FEEDBACK_DIFF .......
Finished optimization stage 1 on OUTBUF_FEEDBACK_DIFF (CPU Time 0h:00m:00s, Memory Used current: 611MB peak: 611MB)
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15699:43:15699:73|Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15700:43:15700:73|Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15701:43:15701:73|Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15702:43:15702:73|Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15704:43:15704:73|Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15705:43:15705:73|Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15706:43:15706:73|Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15707:43:15707:73|Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15709:43:15709:73|Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15710:43:15710:73|Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15711:43:15711:73|Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15712:43:15712:73|Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15714:43:15714:73|Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15715:43:15715:73|Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15716:43:15716:73|Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15717:43:15717:73|Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.
Running optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK .......
Finished optimization stage 1 on PF_DDR3_SS_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)
Running optimization stage 1 on DLL .......
Finished optimization stage 1 on DLL (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)
Running optimization stage 1 on PF_DDR3_SS_DLL_0_PF_CCC .......
Finished optimization stage 1 on PF_DDR3_SS_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)

	SKIP_STARTUP_DELAY_SIMULATION=32'b00000000000000000000000000000001
	SKIP_TRAINING_SIMULATION=32'b00000000000000000000000000000001
	DEF_CFG_ZQINIT_CAL_DURATION=32'b00000000000000000000001000000000
	DEF_CFG_ZQ_CAL_TYPE=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_S_DURATION=32'b00000000000000000000000001000000
	DEF_CFG_ZQ_CAL_R_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_PER=32'b00000000000000100000100011010110
	DEF_CFG_ZQ_CAL_L_DURATION=32'b00000000000000000000000100000000
	DEF_CFG_XSR=32'b00000000000000000000000000000000
	DEF_CFG_XSDLL=32'b00000000000000000000000000000000
	DEF_CFG_XS=32'b00000000000000000000000011110000
	DEF_CFG_XPR=32'b00000000000000000000000011110000
	DEF_CFG_XP=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L=32'b00000000000000000000000000000000
	DEF_CFG_WTR=32'b00000000000000000000000000000101
	DEF_CFG_WRITE_TO_WRITE_ODT=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_WRITE=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_DBI=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_CRC=32'b00000000000000000000000000000000
	DEF_CFG_WR_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_WR_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR_CMD_LAT_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR=32'b00000000000000000000000000001010
	DEF_CFG_WL=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_TWO_T_SEL_CYCLE=32'b00000000000000000000000000000001
	DEF_CFG_TWO_T=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MASK=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_SENSOR_READOUT=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TDQS=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P7=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P6=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P5=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P4=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P3=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P2=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P1=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P0=32'b00000000000000000000000000000000
	DEF_CFG_PRE_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_STARTUP_DELAY=32'b00000000000000100000100011010110
	DEF_CFG_SRT=32'b00000000000000000000000000000000
	DEF_CFG_SR_ABORT=32'b00000000000000000000000000000000
	DEF_CFG_RTT_WR=32'b00000000000000000000000000000000
	DEF_CFG_RTT_PARK=32'b00000000000000000000000000000000
	DEF_CFG_RTT=32'b00000000000000000000000000000000
	DEF_CFG_RTP=32'b00000000000000000000000000000101
	DEF_CFG_RRD_S=32'b00000000000000000000000000000000
	DEF_CFG_RRD_L=32'b00000000000000000000000000000000
	DEF_CFG_RRD_DLR=32'b00000000000000000000000000000000
	DEF_CFG_RRD=32'b00000000000000000000000000000101
	DEF_CFG_RP=32'b00000000000000000000000000001001
	DEF_CFG_ROWADDR_MAP_3=32'b00000000000000000000011101011100
	DEF_CFG_ROWADDR_MAP_2=32'b00000110110110100110010110000101
	DEF_CFG_ROWADDR_MAP_1=32'b00001101011001010101010001001101
	DEF_CFG_ROWADDR_MAP_0=32'b00000010010001010000001111001110
	DEF_CFG_RMW_EN=32'b00000000000000000000000000000000
	DEF_CFG_RL=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR4=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR2=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR1=32'b00000000000000000000000000000000
	DEF_CFG_RFC4=32'b00000000000000000000000000000000
	DEF_CFG_RFC2=32'b00000000000000000000000000000000
	DEF_CFG_RFC1=32'b00000000000000000000000000000000
	DEF_CFG_RFC=32'b00000000000000000000000011101010
	DEF_CFG_REGDIMM=32'b00000000000000000000000000000000
	DEF_CFG_REF_PER=32'b00000000000000000001010001010000
	DEF_CFG_READ_TO_WRITE_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_WRITE=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_READ_DBI=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_LAT=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_BSIDE_INVERT=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMB_TRN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_RCD_STAB=32'b00000000000000000000000000000000
	DEF_CFG_RCD=32'b00000000000000000000000000001001
	DEF_CFG_RC=32'b00000000000000000000000000100001
	DEF_CFG_RAS=32'b00000000000000000000000000011000
	DEF_CFG_QUAD_RANK=32'b00000000000000000000000000000000
	DEF_CFG_QOFF=32'b00000000000000000000000000000000
	DEF_CFG_POST_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_PHYUPD_ACK_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_PER_DRAM_ADDR_EN=32'b00000000000000000000000000000000
	DEF_CFG_PASR_SEG=32'b00000000000000000000000000000000
	DEF_CFG_PASR_BANK=32'b00000000000000000000000000000000
	DEF_CFG_PASR=32'b00000000000000000000000000000000
	DEF_CFG_PARITY_RDIMM_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_ONLY_SRANK_CMDS=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS1=32'b00000000000000000000000000000010
	DEF_CFG_ODT_WR_MAP_CS0=32'b00000000000000000000000000000001
	DEF_CFG_ODT_RD_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS0=32'b00000000000000000000000000000000
	DEF_CFG_ODT_POWERDOWN=32'b00000000000000000000000000000000
	DEF_CFG_ODT_INBUF_4_PD=32'b00000000000000000000000000000000
	DEF_CFG_NUM_RANKS=32'b00000000000000000000000000000001
	DEF_CFG_NUM_LOGICAL_RANKS_PER_3DS=32'b00000000000000000000000000000000
	DEF_CFG_NUM_CAL_READS=32'b00000000000000000000000000000001
	DEF_CFG_NIBBLE_DEVICES=32'b00000000000000000000000000000000
	DEF_CFG_MRW=32'b00000000000000000000000000000000
	DEF_CFG_MRRI=32'b00000000000000000000000000000000
	DEF_CFG_MRR=32'b00000000000000000000000000000000
	DEF_CFG_MPR_READ_FORMAT=32'b00000000000000000000000000000000
	DEF_CFG_MOD=32'b00000000000000000000000000001100
	DEF_CFG_MIRROR_X16_BG0_BG1=32'b00000000000000000000000000000000
	DEF_CFG_MIN_READ_IDLE=32'b00000000000000000000000000000001
	DEF_CFG_MEMORY_TYPE=32'b00000000000000000000000000001000
	DEF_CFG_MEM_ROWBITS=32'b00000000000000000000000000010000
	DEF_CFG_MEM_COLBITS=32'b00000000000000000000000000001011
	DEF_CFG_MEM_BANKBITS=32'b00000000000000000000000000000011
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_LOW=32'b00000000000000000000000000000000
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH=32'b00000000000000000000000000000000
	DEF_CFG_MAX_PWR_DOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_MANUAL_ADDRESS_MAP=32'b00000000000000000000000000000000
	DEF_CFG_LRDIMM=32'b00000000000000000000000000000000
	DEF_CFG_LP_ASR=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_PCH=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_ACT=32'b00000000000000000000000000000000
	DEF_CFG_INT_VREF_MON=32'b00000000000000000000000000000000
	DEF_CFG_INIT_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_POWER_DOWN=32'b00000000000000000000000000000000
	DEF_CFG_GEARDOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FINE_GRAN_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FAW_DLR=32'b00000000000000000000000000000000
	DEF_CFG_FAW=32'b00000000000000000000000000010100
	DEF_CFG_ERROR_GROUP_SEL=32'b00000000000000000000000000000000
	DEF_CFG_EN_MASK=32'b00000000000000000000000000000000
	DEF_CFG_EMR3=32'b00000000000000000000000000000000
	DEF_CFG_ECC_CORRECTION_EN=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_WR_START=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_RD_START=32'b00000000000000000000000000000000
	DEF_CFG_DS=32'b00000000000000000000000000000000
	DEF_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_DM_EN=32'b00000000000000000000000000000001
	DEF_CFG_DLL_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_RDDATA_EN=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_RDDATA_EN_SIM=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_PHY_WRLAT=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_WRLAT_SIM=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_RDLAT=32'b00000000000000000000000000000101
	DEF_CFG_DFI_T_DRAM_CLK_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRLUPD_MAX=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRL_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_DFI_PHYUPD_EN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PERIODIC=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PATTERN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_DATA_BYTE_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL_FIRST_ERROR=32'b00000000000000000000000000000000
	DEF_CFG_DATA_MASK=32'b00000000000000000000000000000001
	DEF_CFG_CWL=32'b00000000000000000000000000000111
	DEF_CFG_CTRLUPD_TRIG=32'b00000000000000000000000000000000
	DEF_CFG_CTRLUPD_START_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_INIT_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_TURN_OFF_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SEL=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_RESTART_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_CS_TO_CMDADDR_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CRC_ERROR_CLEAR=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_2=32'b00000000000000000000000010100010
	DEF_CFG_COLADDR_MAP_1=32'b00000100100000011100011000010100
	DEF_CFG_COLADDR_MAP_0=32'b00000100000011000010000001000000
	DEF_CFG_CL=32'b00000000000000000000000000001001
	DEF_CFG_CKSRX=32'b00000000000000000000000000000000
	DEF_CFG_CKSRE=32'b00000000000000000000000000000000
	DEF_CFG_CIDADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CHIPADDR_MAP=32'b00000000000000000000000000011110
	DEF_CFG_CCD_S=32'b00000000000000000000000000000000
	DEF_CFG_CCD_L=32'b00000000000000000000000000000000
	DEF_CFG_CAL_READ_PERIOD=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_PERSIST_ERR=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_ERR_STATUS=32'b00000000000000000000000000000000
	DEF_CFG_BURST_RW_REFRESH_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_BT=32'b00000000000000000000000000000000
	DEF_CFG_BL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_BL=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS9=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS8=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS7=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS6=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS5=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS4=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS3=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS2=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS15=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS14=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS13=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS12=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS11=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS10=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS1=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS0=32'b00000000000000000000000000000000
	DEF_CFG_BG_INTERLEAVE=32'b00000000000000000000000000000000
	DEF_CFG_BANKADDR_MAP=32'b00000000000000001101001100001011
	DEF_CFG_AUTO_ZQ_CAL_EN=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_SR=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_REF_EN=32'b00000000000000000000000000000001
	DEF_CFG_ASYNC_ODT=32'b00000000000000000000000000000000
	DEF_CFG_AL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_ADDR_MIRROR=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_END_ADDRESS=32'b11111111111111111111111111111111
	DEF_AXI0_CFG_MEM_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_ENABLE_BUS_HOLD=32'b00000000000000000000000000000000
	DEF_PHY_TRAIN_STEP_ENABLE=32'b00000000000000000000000000011000
	DEF_PHY_TRAIN_STEP_ENABLE_SIM=32'b00000000000000000000000000000000
	DEF_ADDR_WAIT_COUNT=32'b00000000000000000000001111111111
	DEF_WRCAL_WRITE_COUNTER_VALUE=32'b00000000000000000000000011111111
	DEF_RDGATE_MIN_READS_THRESHOLD=32'b00000000000000000000000001000000
	DEF_PHY_GATE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_PHY_EYE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_ADDR_WAIT_COUNT_SIM=32'b00000000000000000000000000000010
	DEF_WRCAL_WRITE_COUNTER_VALUE_SIM=32'b00000000000000000000000000000010
	DEF_RDGATE_MIN_READS_THRESHOLD_SIM=32'b00000000000000000000000000000100
	DEF_PHY_GATE_TRAIN_DELAY_SIM=32'b00000000000000000000000000000110
	DEF_PHY_EYE_TRAIN_DELAY_SIM=32'b00000000000000000000000000011111
	FAST_TRAINING_SIMULTION=32'b00000000000000000000000000000001
	DEF_ADDR_VCOPHS_OFFSET=32'b00000000000000000000000000000000
	DEF_ADDR_VCOPHS_OFFSET_SIM=32'b00000000000000000000000000000000
   Generated name = PF_DDR_CFG_INIT_Z131
Running optimization stage 1 on PF_DDR_CFG_INIT_Z131 .......
Finished optimization stage 1 on PF_DDR_CFG_INIT_Z131 (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1471:48:1471:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1511:48:1511:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1549:48:1549:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1588:48:1588:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1627:48:1627:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1666:48:1666:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1703:48:1703:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1742:48:1742:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1781:48:1781:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on PF_DDR3_SS .......
Finished optimization stage 1 on PF_DDR3_SS (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)
Running optimization stage 1 on PF_DDR4_SS_CCC_0_PF_CCC .......
Finished optimization stage 1 on PF_DDR4_SS_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 612MB peak: 612MB)
Running optimization stage 1 on C0_util_sync_flops_0 .......
Finished optimization stage 1 on C0_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 613MB peak: 613MB)
Running optimization stage 1 on C0_util_sync_1s_0_0 .......
Finished optimization stage 1 on C0_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 613MB peak: 613MB)
Running optimization stage 1 on C0_util_sync_4s_0_0 .......
Finished optimization stage 1 on C0_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 613MB peak: 613MB)
Running optimization stage 1 on C0_util_sync_reset .......
Finished optimization stage 1 on C0_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 613MB peak: 613MB)
Running optimization stage 1 on C0_util_sync_one_shot_1s .......
Finished optimization stage 1 on C0_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 613MB peak: 613MB)
Running optimization stage 1 on C0_ddr4_nwl_phy_init_Z132 .......
Finished optimization stage 1 on C0_ddr4_nwl_phy_init_Z132 (CPU Time 0h:00m:00s, Memory Used current: 615MB peak: 615MB)
Running optimization stage 1 on C0_phy_top_Z133 .......
Finished optimization stage 1 on C0_phy_top_Z133 (CPU Time 0h:00m:00s, Memory Used current: 615MB peak: 615MB)
Running optimization stage 1 on C0_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 615MB peak: 615MB)
Running optimization stage 1 on C0_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 615MB peak: 615MB)
Running optimization stage 1 on C0_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 615MB peak: 615MB)
Running optimization stage 1 on C0_wrap_calc_Z134 .......
Finished optimization stage 1 on C0_wrap_calc_Z134 (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_pulse_extender .......
Finished optimization stage 1 on C0_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_handshake_sync_2s .......
Finished optimization stage 1 on C0_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_bin_to_gray_5s .......
Finished optimization stage 1 on C0_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_sync_5s_0_0 .......
Finished optimization stage 1 on C0_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_gray_to_bin_5s .......
Finished optimization stage 1 on C0_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_gray_sync_bin_5s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_97s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_97s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_fifo_core_Z135 .......
Finished optimization stage 1 on C0_util_fifo_core_Z135 (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_ram_4s_97s_32s_3s_0s_0s_16s .......
Finished optimization stage 1 on C0_util_ram_4s_97s_32s_3s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_fifo_Z136 .......
Finished optimization stage 1 on C0_util_fifo_Z136 (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s .......
Finished optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 616MB peak: 616MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_8s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_8s (CPU Time 0h:00m:00s, Memory Used current: 619MB peak: 619MB)
Running optimization stage 1 on C0_util_fifo_core_Z138 .......
Finished optimization stage 1 on C0_util_fifo_core_Z138 (CPU Time 0h:00m:00s, Memory Used current: 619MB peak: 619MB)
Running optimization stage 1 on C0_util_ram_4s_8s_8s_1s_0s_0s_16s .......
Finished optimization stage 1 on C0_util_ram_4s_8s_8s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 619MB peak: 619MB)
Running optimization stage 1 on C0_util_fifo_Z139 .......
Finished optimization stage 1 on C0_util_fifo_Z139 (CPU Time 0h:00m:00s, Memory Used current: 619MB peak: 619MB)
Running optimization stage 1 on C0_simple_buffer_2s_5s_32s .......
Finished optimization stage 1 on C0_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_bin_to_gray_11s .......
Finished optimization stage 1 on C0_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_sync_11s_0_0 .......
Finished optimization stage 1 on C0_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_gray_to_bin_11s .......
Finished optimization stage 1 on C0_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_gray_sync_bin_11s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_48s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_48s (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_fifo_core_Z140 .......
Finished optimization stage 1 on C0_util_fifo_core_Z140 (CPU Time 0h:00m:00s, Memory Used current: 620MB peak: 620MB)
Running optimization stage 1 on C0_util_ram_10s_48s_32s_1s_0s_0s_1024s .......
Finished optimization stage 1 on C0_util_ram_10s_48s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 621MB peak: 621MB)
Running optimization stage 1 on C0_util_fifo_Z141 .......
Finished optimization stage 1 on C0_util_fifo_Z141 (CPU Time 0h:00m:00s, Memory Used current: 621MB peak: 621MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_129s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 622MB peak: 622MB)
Running optimization stage 1 on C0_util_fifo_core_Z142 .......
Finished optimization stage 1 on C0_util_fifo_core_Z142 (CPU Time 0h:00m:00s, Memory Used current: 622MB peak: 622MB)
Running optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_fifo_Z143 .......
Finished optimization stage 1 on C0_util_fifo_Z143 (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_bin_to_gray_10s .......
Finished optimization stage 1 on C0_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_sync_10s_0_0 .......
Finished optimization stage 1 on C0_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_gray_to_bin_10s .......
Finished optimization stage 1 on C0_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_gray_sync_bin_10s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_145s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_fifo_core_Z144 .......
Finished optimization stage 1 on C0_util_fifo_core_Z144 (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_fifo_Z145 .......
Finished optimization stage 1 on C0_util_fifo_Z145 (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_79s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_79s (CPU Time 0h:00m:00s, Memory Used current: 623MB peak: 623MB)
Running optimization stage 1 on C0_util_fifo_core_Z146 .......
Finished optimization stage 1 on C0_util_fifo_core_Z146 (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_ram_8s_79s_32s_2s_0s_0s_256s .......
Finished optimization stage 1 on C0_util_ram_8s_79s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_fifo_Z147 .......
Finished optimization stage 1 on C0_util_fifo_Z147 (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_72s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_72s (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_fifo_core_Z148 .......
Finished optimization stage 1 on C0_util_fifo_core_Z148 (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_ram_9s_72s_32s_2s_0s_0s_512s .......
Finished optimization stage 1 on C0_util_ram_9s_72s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_util_fifo_Z149 .......
Finished optimization stage 1 on C0_util_fifo_Z149 (CPU Time 0h:00m:00s, Memory Used current: 624MB peak: 624MB)
Running optimization stage 1 on C0_axi_if_Z137 .......
Finished optimization stage 1 on C0_axi_if_Z137 (CPU Time 0h:00m:00s, Memory Used current: 626MB peak: 626MB)
Running optimization stage 1 on C0_mpfe_arbiter_1s_32s .......
Finished optimization stage 1 on C0_mpfe_arbiter_1s_32s (CPU Time 0h:00m:01s, Memory Used current: 665MB peak: 665MB)
Running optimization stage 1 on C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 665MB peak: 665MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z150 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z150 (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_66s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_66s (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_util_fifo_core_Z152 .......
Finished optimization stage 1 on C0_util_fifo_core_Z152 (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_util_ram_5s_66s_32s_2s_0s_0s_32s .......
Finished optimization stage 1 on C0_util_ram_5s_66s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_util_fifo_Z153 .......
Finished optimization stage 1 on C0_util_fifo_Z153 (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z151 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z151 (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_lb_fifo_13s_1s_37s_52s_1s_117s .......
Finished optimization stage 1 on C0_lb_fifo_13s_1s_37s_52s_1s_117s (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_mpfe_starve_timer .......
Finished optimization stage 1 on C0_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_mpfe_Z154 .......
Finished optimization stage 1 on C0_mpfe_Z154 (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_write_dbi .......
Finished optimization stage 1 on C0_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_ddr4_byte_bit_map_0s .......
Finished optimization stage 1 on C0_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_ddr4_byte_bit_map_1s .......
Finished optimization stage 1 on C0_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 666MB peak: 666MB)
Running optimization stage 1 on C0_write_crc_dbi_Z155 .......
Finished optimization stage 1 on C0_write_crc_dbi_Z155 (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_read_dbi .......
Finished optimization stage 1 on C0_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_dbi_Z156 .......
Finished optimization stage 1 on C0_dbi_Z156 (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z157 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z157 (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 667MB peak: 667MB)
Running optimization stage 1 on C0_multiburst_qr_Z159 .......
Finished optimization stage 1 on C0_multiburst_qr_Z159 (CPU Time 0h:00m:00s, Memory Used current: 668MB peak: 668MB)
Running optimization stage 1 on C0_rmw_Z158 .......
Finished optimization stage 1 on C0_rmw_Z158 (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_init_cal_interface .......
Finished optimization stage 1 on C0_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_dfi_rddata_align_Z160 .......
Finished optimization stage 1 on C0_dfi_rddata_align_Z160 (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_util_sync_toggle_pos_0s .......
Finished optimization stage 1 on C0_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_util_sync_bus_16s_0_1024s .......
Finished optimization stage 1 on C0_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_sbref_generator_4s_4s .......
Finished optimization stage 1 on C0_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 677MB peak: 677MB)
Running optimization stage 1 on C0_dlr_tracking .......
Finished optimization stage 1 on C0_dlr_tracking (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_odt_gen_Z161 .......
Finished optimization stage 1 on C0_odt_gen_Z161 (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_preamble_phase_shift_Z162 .......
Finished optimization stage 1 on C0_preamble_phase_shift_Z162 (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 679MB)
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z163 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z163 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z164 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z164 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z165 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z165 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_sr_clk_mgr_Z166 .......
Finished optimization stage 1 on C0_sr_clk_mgr_Z166 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 680MB)
Running optimization stage 1 on C0_openbank .......
Finished optimization stage 1 on C0_openbank (CPU Time 0h:00m:00s, Memory Used current: 683MB peak: 683MB)
Running optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 687MB peak: 687MB)
Running optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 688MB peak: 688MB)
Running optimization stage 1 on C0_rw_tracking_Z168 .......
Finished optimization stage 1 on C0_rw_tracking_Z168 (CPU Time 0h:00m:00s, Memory Used current: 690MB peak: 690MB)
Running optimization stage 1 on C0_wtr_tracking_Z169 .......
Finished optimization stage 1 on C0_wtr_tracking_Z169 (CPU Time 0h:00m:00s, Memory Used current: 690MB peak: 690MB)
Running optimization stage 1 on C0_wtr_tracking_Z170 .......
Finished optimization stage 1 on C0_wtr_tracking_Z170 (CPU Time 0h:00m:00s, Memory Used current: 690MB peak: 690MB)
Running optimization stage 1 on C0_openrank_Z171 .......
Finished optimization stage 1 on C0_openrank_Z171 (CPU Time 0h:00m:00s, Memory Used current: 690MB peak: 690MB)
Running optimization stage 1 on C0_qm_Z172 .......
Finished optimization stage 1 on C0_qm_Z172 (CPU Time 0h:00m:00s, Memory Used current: 696MB peak: 696MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_fastsdram_Z167 .......
Finished optimization stage 1 on C0_fastsdram_Z167 (CPU Time 0h:00m:03s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_util_sync_bus_2s_0_0 .......
Finished optimization stage 1 on C0_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_util_sync_16s_0_0 .......
Finished optimization stage 1 on C0_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_read_cal_timer .......
Finished optimization stage 1 on C0_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_fastinit_Z173 .......
Finished optimization stage 1 on C0_fastinit_Z173 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_freq_ratio_cac_Z174 .......
Finished optimization stage 1 on C0_freq_ratio_cac_Z174 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_freq_ratio_data_Z175 .......
Finished optimization stage 1 on C0_freq_ratio_data_Z175 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_force_wrdata_en_Z176 .......
Finished optimization stage 1 on C0_force_wrdata_en_Z176 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_phyupd_ack_gen_Z177 .......
Finished optimization stage 1 on C0_dfi_phyupd_ack_gen_Z177 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_dfi_timing_gen_Z178 .......
Finished optimization stage 1 on C0_dfi_timing_gen_Z178 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_sdram_addr_ctrl_parity_Z179 .......
Finished optimization stage 1 on C0_sdram_addr_ctrl_parity_Z179 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_controller_busy_Z180 .......
Finished optimization stage 1 on C0_controller_busy_Z180 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_pending_rw_Z181 .......
Finished optimization stage 1 on C0_pending_rw_Z181 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_init_pda_mrs_interface_Z182 .......
Finished optimization stage 1 on C0_init_pda_mrs_interface_Z182 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_automatic_sr_pd_Z183 .......
Finished optimization stage 1 on C0_automatic_sr_pd_Z183 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_init_read_capture_128s_4s_1s .......
Finished optimization stage 1 on C0_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 704MB)
Running optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on C0_sdram_lb_Z184 .......
Finished optimization stage 1 on C0_sdram_lb_Z184 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on C0_sdram_sys_top_Z185 .......
Finished optimization stage 1 on C0_sdram_sys_top_Z185 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186 .......
Finished optimization stage 1 on PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":368:8:368:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v":50:8:50:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:8:95:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":38:8:38:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v":95:8:95:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	PIPELINE=32'b00000000000000000000000000000001
	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = register_bank_1s_2s
Running optimization stage 1 on register_bank_1s_2s .......
Finished optimization stage 1 on register_bank_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	FAMILY=32'b00000000000000000000000000011010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
	PIPELINE=32'b00000000000000000000000000000001
   Generated name = COREDDR_TIP_INT_Z187
Running optimization stage 1 on COREDDR_TIP_INT_Z187 .......
Finished optimization stage 1 on COREDDR_TIP_INT_Z187 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	FAMILY=32'b00000000000000000000000000011010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	FIFO_DEPTH=32'b00000000000000000000000000000010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L1=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L2=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L3=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L4=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L5=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L6=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L7=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L8=32'b00000000000000000000000000001000
	PIPELINE=32'b00000000000000000000000000000001
	SIM_TRAINING=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_Z188
Running optimization stage 1 on COREDDR_TIP_Z188 .......
Finished optimization stage 1 on COREDDR_TIP_Z188 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15794:43:15794:73|Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15795:43:15795:73|Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15796:43:15796:73|Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15797:43:15797:73|Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15798:43:15798:73|Removing wire DFI_ADDRESS_P0_1515_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15799:43:15799:73|Removing wire DFI_ADDRESS_P0_1414_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15801:43:15801:73|Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15802:43:15802:73|Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15803:43:15803:73|Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15804:43:15804:73|Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15805:43:15805:73|Removing wire DFI_ADDRESS_P1_1515_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15806:43:15806:73|Removing wire DFI_ADDRESS_P1_1414_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15808:43:15808:73|Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15809:43:15809:73|Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15810:43:15810:73|Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15811:43:15811:73|Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15812:43:15812:73|Removing wire DFI_ADDRESS_P2_1515_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15813:43:15813:73|Removing wire DFI_ADDRESS_P2_1414_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15815:43:15815:73|Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15816:43:15816:73|Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15817:43:15817:73|Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15818:43:15818:73|Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15819:43:15819:73|Removing wire DFI_ADDRESS_P3_1515_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15820:43:15820:73|Removing wire DFI_ADDRESS_P3_1414_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15827:38:15827:63|Removing wire DFI_BANK_P0_22_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15829:38:15829:63|Removing wire DFI_BANK_P1_22_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15831:38:15831:63|Removing wire DFI_BANK_P2_22_unconnected, as it has the load but no drivers.
@W: CG184 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15833:38:15833:63|Removing wire DFI_BANK_P3_22_unconnected, as it has the load but no drivers.
Running optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK .......
Finished optimization stage 1 on PF_DDR4_SS_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_DDR4_SS_DLL_0_PF_CCC .......
Finished optimization stage 1 on PF_DDR4_SS_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	SKIP_STARTUP_DELAY_SIMULATION=32'b00000000000000000000000000000001
	SKIP_TRAINING_SIMULATION=32'b00000000000000000000000000000001
	DEF_CFG_ZQINIT_CAL_DURATION=32'b00000000000000000000010000000000
	DEF_CFG_ZQ_CAL_TYPE=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_S_DURATION=32'b00000000000000000000000010000000
	DEF_CFG_ZQ_CAL_R_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_PER=32'b00000000000000100111000100000000
	DEF_CFG_ZQ_CAL_L_DURATION=32'b00000000000000000000001000000000
	DEF_CFG_XSR=32'b00000000000000000000000000000000
	DEF_CFG_XSDLL=32'b00000000000000000000000000000000
	DEF_CFG_XS=32'b00000000000000000000000100100000
	DEF_CFG_XPR=32'b00000000000000000000000100100000
	DEF_CFG_XP=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S_CRC_DM=32'b00000000000000000000000000000111
	DEF_CFG_WTR_S=32'b00000000000000000000000000000010
	DEF_CFG_WTR_L_CRC_DM=32'b00000000000000000000000000001011
	DEF_CFG_WTR_L=32'b00000000000000000000000000000110
	DEF_CFG_WTR=32'b00000000000000000000000000000110
	DEF_CFG_WRITE_TO_WRITE_ODT=32'b00000000000000000000000000000010
	DEF_CFG_WRITE_TO_WRITE=32'b00000000000000000000000000000010
	DEF_CFG_WRITE_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_DBI=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_CRC=32'b00000000000000000000000000000000
	DEF_CFG_WR_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_WR_CRC_DM=32'b00000000000000000000000000010001
	DEF_CFG_WR_CMD_LAT_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR=32'b00000000000000000000000000001100
	DEF_CFG_WL=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_TWO_T_SEL_CYCLE=32'b00000000000000000000000000000001
	DEF_CFG_TWO_T=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MASK=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_SENSOR_READOUT=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TDQS=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P7=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P6=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P5=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P4=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P3=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P2=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P1=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P0=32'b00000000000000000000000000000000
	DEF_CFG_PRE_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_STARTUP_DELAY=32'b00000000000000100111000100000000
	DEF_CFG_SRT=32'b00000000000000000000000000000000
	DEF_CFG_SR_ABORT=32'b00000000000000000000000000000000
	DEF_CFG_RTT_WR=32'b00000000000000000000000000000000
	DEF_CFG_RTT_PARK=32'b00000000000000000000000000000000
	DEF_CFG_RTT=32'b00000000000000000000000000000011
	DEF_CFG_RTP=32'b00000000000000000000000000000110
	DEF_CFG_RRD_S=32'b00000000000000000000000000000100
	DEF_CFG_RRD_L=32'b00000000000000000000000000000101
	DEF_CFG_RRD_DLR=32'b00000000000000000000000000000000
	DEF_CFG_RRD=32'b00000000000000000000000000000101
	DEF_CFG_RP=32'b00000000000000000000000000001100
	DEF_CFG_ROWADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_ROWADDR_MAP_2=32'b00000000000000000000000000000000
	DEF_CFG_ROWADDR_MAP_1=32'b00000000000000000000000000000000
	DEF_CFG_ROWADDR_MAP_0=32'b00000000000000000000000000000000
	DEF_CFG_RMW_EN=32'b00000000000000000000000000000000
	DEF_CFG_RL=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR4=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR2=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR1=32'b00000000000000000000000000000000
	DEF_CFG_RFC4=32'b00000000000000000000000000000000
	DEF_CFG_RFC2=32'b00000000000000000000000000000000
	DEF_CFG_RFC1=32'b00000000000000000000000100011000
	DEF_CFG_RFC=32'b00000000000000000000000001011000
	DEF_CFG_REGDIMM=32'b00000000000000000000000000000000
	DEF_CFG_REF_PER=32'b00000000000000000001100001100000
	DEF_CFG_READ_TO_WRITE_ODT=32'b00000000000000000000000000000010
	DEF_CFG_READ_TO_WRITE=32'b00000000000000000000000000000010
	DEF_CFG_READ_TO_READ_ODT=32'b00000000000000000000000000000010
	DEF_CFG_READ_TO_READ=32'b00000000000000000000000000000010
	DEF_CFG_READ_DBI=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_LAT=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_BSIDE_INVERT=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMBLE=32'b00000000000000000000000000000001
	DEF_CFG_RD_PREAMB_TRN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_RCD_STAB=32'b00000000000000000000000000000000
	DEF_CFG_RCD=32'b00000000000000000000000000001100
	DEF_CFG_RC=32'b00000000000000000000000000100111
	DEF_CFG_RAS=32'b00000000000000000000000000011100
	DEF_CFG_QUAD_RANK=32'b00000000000000000000000000000000
	DEF_CFG_QOFF=32'b00000000000000000000000000000000
	DEF_CFG_POST_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_PHYUPD_ACK_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_PER_DRAM_ADDR_EN=32'b00000000000000000000000000000000
	DEF_CFG_PASR_SEG=32'b00000000000000000000000000000000
	DEF_CFG_PASR_BANK=32'b00000000000000000000000000000000
	DEF_CFG_PASR=32'b00000000000000000000000000000000
	DEF_CFG_PARITY_RDIMM_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_ONLY_SRANK_CMDS=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS0=32'b00000000000000000000000000000001
	DEF_CFG_ODT_RD_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS0=32'b00000000000000000000000000000000
	DEF_CFG_ODT_POWERDOWN=32'b00000000000000000000000000000000
	DEF_CFG_ODT_INBUF_4_PD=32'b00000000000000000000000000000001
	DEF_CFG_NUM_RANKS=32'b00000000000000000000000000000001
	DEF_CFG_NUM_LOGICAL_RANKS_PER_3DS=32'b00000000000000000000000000000000
	DEF_CFG_NUM_CAL_READS=32'b00000000000000000000000000000001
	DEF_CFG_NIBBLE_DEVICES=32'b00000000000000000000000000000000
	DEF_CFG_MRW=32'b00000000000000000000000000000000
	DEF_CFG_MRRI=32'b00000000000000000000000000000000
	DEF_CFG_MRR=32'b00000000000000000000000000000000
	DEF_CFG_MPR_READ_FORMAT=32'b00000000000000000000000000000000
	DEF_CFG_MOD=32'b00000000000000000000000000011000
	DEF_CFG_MIRROR_X16_BG0_BG1=32'b00000000000000000000000000000000
	DEF_CFG_MIN_READ_IDLE=32'b00000000000000000000000000000001
	DEF_CFG_MEMORY_TYPE=32'b00000000000000000000000010000000
	DEF_CFG_MEM_ROWBITS=32'b00000000000000000000000000001111
	DEF_CFG_MEM_COLBITS=32'b00000000000000000000000000001010
	DEF_CFG_MEM_BANKBITS=32'b00000000000000000000000000000100
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_LOW=32'b00000000000000000000000000000000
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH=32'b00000000000000000000000000000000
	DEF_CFG_MAX_PWR_DOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_MANUAL_ADDRESS_MAP=32'b00000000000000000000000000000000
	DEF_CFG_LRDIMM=32'b00000000000000000000000000000000
	DEF_CFG_LP_ASR=32'b00000000000000000000000000000011
	DEF_CFG_LOOKAHEAD_PCH=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_ACT=32'b00000000000000000000000000000000
	DEF_CFG_INT_VREF_MON=32'b00000000000000000000000000000000
	DEF_CFG_INIT_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_POWER_DOWN=32'b00000000000000000000000000000000
	DEF_CFG_GEARDOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FINE_GRAN_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FAW_DLR=32'b00000000000000000000000000000000
	DEF_CFG_FAW=32'b00000000000000000000000000010000
	DEF_CFG_ERROR_GROUP_SEL=32'b00000000000000000000000000000000
	DEF_CFG_EN_MASK=32'b00000000000000000000000000000000
	DEF_CFG_EMR3=32'b00000000000000000000000000000000
	DEF_CFG_ECC_CORRECTION_EN=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_WR_START=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_RD_START=32'b00000000000000000000000000000000
	DEF_CFG_DS=32'b00000000000000000000000000000000
	DEF_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_DM_EN=32'b00000000000000000000000000000001
	DEF_CFG_DLL_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_RDDATA_EN=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_RDDATA_EN_SIM=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_PHY_WRLAT=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_WRLAT_SIM=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_RDLAT=32'b00000000000000000000000000000101
	DEF_CFG_DFI_T_DRAM_CLK_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRLUPD_MAX=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRL_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_DFI_PHYUPD_EN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PERIODIC=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PATTERN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_DATA_BYTE_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL_FIRST_ERROR=32'b00000000000000000000000000000000
	DEF_CFG_DATA_MASK=32'b00000000000000000000000000000001
	DEF_CFG_CWL=32'b00000000000000000000000000001011
	DEF_CFG_CTRLUPD_TRIG=32'b00000000000000000000000000000000
	DEF_CFG_CTRLUPD_START_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_INIT_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_TURN_OFF_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SEL=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_RESTART_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_CS_TO_CMDADDR_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CRC_ERROR_CLEAR=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_2=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_1=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_0=32'b00000000000000000000000000000000
	DEF_CFG_CL=32'b00000000000000000000000000001100
	DEF_CFG_CKSRX=32'b00000000000000000000000000000000
	DEF_CFG_CKSRE=32'b00000000000000000000000000000000
	DEF_CFG_CIDADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CHIPADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CCD_S=32'b00000000000000000000000000000100
	DEF_CFG_CCD_L=32'b00000000000000000000000000000101
	DEF_CFG_CAL_READ_PERIOD=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_PERSIST_ERR=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_ERR_STATUS=32'b00000000000000000000000000000000
	DEF_CFG_BURST_RW_REFRESH_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_BT=32'b00000000000000000000000000000000
	DEF_CFG_BL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_BL=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS9=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS8=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS7=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS6=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS5=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS4=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS3=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS2=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS15=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS14=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS13=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS12=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS11=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS10=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS1=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS0=32'b00000000000000000000000000000000
	DEF_CFG_BG_INTERLEAVE=32'b00000000000000000000000000000000
	DEF_CFG_BANKADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_ZQ_CAL_EN=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_SR=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_REF_EN=32'b00000000000000000000000000000001
	DEF_CFG_ASYNC_ODT=32'b00000000000000000000000000000000
	DEF_CFG_AL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_ADDR_MIRROR=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_END_ADDRESS=32'b11111111111111111111111111111111
	DEF_AXI0_CFG_MEM_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_ENABLE_BUS_HOLD=32'b00000000000000000000000000000000
	DEF_PHY_TRAIN_STEP_ENABLE=32'b00000000000000000000000000011000
	DEF_PHY_TRAIN_STEP_ENABLE_SIM=32'b00000000000000000000000000000000
	DEF_ADDR_WAIT_COUNT=32'b00000000000000000000001111111111
	DEF_WRCAL_WRITE_COUNTER_VALUE=32'b00000000000000000000000011111111
	DEF_RDGATE_MIN_READS_THRESHOLD=32'b00000000000000000000000001000000
	DEF_PHY_GATE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_PHY_EYE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_ADDR_WAIT_COUNT_SIM=32'b00000000000000000000000000000010
	DEF_WRCAL_WRITE_COUNTER_VALUE_SIM=32'b00000000000000000000000000000010
	DEF_RDGATE_MIN_READS_THRESHOLD_SIM=32'b00000000000000000000000000000100
	DEF_PHY_GATE_TRAIN_DELAY_SIM=32'b00000000000000000000000000000110
	DEF_PHY_EYE_TRAIN_DELAY_SIM=32'b00000000000000000000000000011111
	FAST_TRAINING_SIMULTION=32'b00000000000000000000000000000001
	DEF_ADDR_VCOPHS_OFFSET=32'b00000000000000000000000000000000
	DEF_ADDR_VCOPHS_OFFSET_SIM=32'b00000000000000000000000000000000
   Generated name = PF_DDR_CFG_INIT_Z189
Running optimization stage 1 on PF_DDR_CFG_INIT_Z189 .......
Finished optimization stage 1 on PF_DDR_CFG_INIT_Z189 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1514:48:1514:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1554:48:1554:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1592:48:1592:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1631:48:1631:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1670:48:1670:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1709:48:1709:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1746:48:1746:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1785:48:1785:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1824:48:1824:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on PF_DDR4_SS .......
Finished optimization stage 1 on PF_DDR4_SS (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_RESET_PF_RESET_0_CORERESET_PF .......
Finished optimization stage 1 on PF_RESET_PF_RESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PF_RESET .......
Finished optimization stage 1 on PF_RESET (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000001000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000110
   Generated name = SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s
Running optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s .......
Finished optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000001000000000
	AXI4_IDWIDTH=32'b00000000000000000000000000000110
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011010
	MEM_AWIDTH=32'b00000000000000000000000000001001
   Generated name = SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000001000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000110
	MEM_AWIDTH=32'b00000000000000000000000000001001
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	BRESP_OK=2'b00
	BRESP_ERR=2'b01
	RRESP_OK=2'b00
	RRESP_ERR=2'b01
	HIGH_PERF=1'b1
   Generated name = SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191
Running optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191 .......
Finished optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190 .......
Finished optimization stage 1 on SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on SRAM_AXI .......
Finished optimization stage 1 on SRAM_AXI (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 1 on PCIe_EP_Demo .......
Finished optimization stage 1 on PCIe_EP_Demo (CPU Time 0h:00m:00s, Memory Used current: 708MB peak: 708MB)
Running optimization stage 2 on PCIe_EP_Demo .......
Finished optimization stage 2 on PCIe_EP_Demo (CPU Time 0h:00m:00s, Memory Used current: 710MB peak: 710MB)
Running optimization stage 2 on SRAM_AXI .......
Finished optimization stage 2 on SRAM_AXI (CPU Time 0h:00m:00s, Memory Used current: 710MB peak: 710MB)
Running optimization stage 2 on SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 710MB peak: 710MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 710MB peak: 710MB)
Running optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191 .......
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":148:32:148:37|Input port bits 31 to 12 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":160:32:160:37|Input port bits 31 to 12 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":138:32:138:43|Input AWADDR_slvif is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":139:32:139:43|Input AWSIZE_slvif is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":140:32:140:42|Input AWLEN_slvif is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":153:32:153:44|Input ARBURST_slvif is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":154:32:154:43|Input ARADDR_slvif is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":162:32:162:38|Input ARBURST is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":161:32:161:36|Input ARLEN is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":156:32:156:43|Input ARSIZE_slvif is unused.
Finished optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190 .......
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":147:30:147:36|Input AWCACHE is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":148:30:148:35|Input AWPROT is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":149:30:149:35|Input AWLOCK is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":166:31:166:37|Input ARCACHE is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":167:31:167:36|Input ARPROT is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":168:31:168:36|Input ARLOCK is unused.
Finished optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s .......
Finished optimization stage 2 on SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_RESET .......
Finished optimization stage 2 on PF_RESET (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_RESET_PF_RESET_0_CORERESET_PF .......
Finished optimization stage 2 on PF_RESET_PF_RESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS .......
Finished optimization stage 2 on PF_DDR4_SS (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR_CFG_INIT_Z189 .......
Finished optimization stage 2 on PF_DDR_CFG_INIT_Z189 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DLL_0_PF_CCC .......
Finished optimization stage 2 on PF_DDR4_SS_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK .......
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":233:15:233:28|Input port bits 16 to 14 of DFI_ADDRESS_P0[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":234:15:234:28|Input port bits 16 to 14 of DFI_ADDRESS_P1[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":235:15:235:28|Input port bits 16 to 14 of DFI_ADDRESS_P2[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":236:15:236:28|Input port bits 16 to 14 of DFI_ADDRESS_P3[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":280:15:280:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":281:15:281:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":282:15:282:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":283:15:283:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":299:15:299:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":300:15:300:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":301:15:301:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":302:15:302:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15800:43:15800:645|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15807:43:15807:645|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15814:43:15814:645|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":15821:43:15821:645|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v":310:7:310:13|*Input un1_DFI_BANK_P0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v":310:7:310:13|*Input un1_DFI_BANK_P1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v":310:7:310:13|*Input un1_DFI_BANK_P2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v":310:7:310:13|*Input un1_DFI_BANK_P3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":245:15:245:34|Input DFI_CALVL_BG_PATTERN is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":246:15:246:31|Input DFI_CALVL_CAPTURE is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":247:15:247:26|Input DFI_CALVL_EN is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":248:15:248:29|Input DFI_CALVL_START is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":249:15:249:35|Input DFI_CALVL_TRN_COMMAND is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":262:15:262:28|Input DFI_CTRLR_BUSY is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":265:15:265:29|Input DFI_LVL_PATTERN is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":266:15:266:30|Input DFI_LVL_PERIODIC is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v":271:15:271:28|Input DFI_PHYUPD_ACK is unused.
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":15:7:15:9|Input CLK is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v":15:12:15:16|Input RESET is unused.
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":15:7:15:9|Input CLK is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v":15:12:15:16|Input RESET is unused.
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":15:7:15:9|Input CLK is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v":15:12:15:16|Input RESET is unused.
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on COREDDR_TIP_Z188 .......
Finished optimization stage 2 on COREDDR_TIP_Z188 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on COREDDR_TIP_INT_Z187 .......
@N: CL135 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1438:0:1438:5|Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.
@N: CL135 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1475:0:1475:5|Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":653:32:653:49|Input DFI_WRDATA_MASK_P0 is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":654:32:654:49|Input DFI_WRDATA_MASK_P1 is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":655:32:655:49|Input DFI_WRDATA_MASK_P2 is unused.
@N: CL159 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":656:32:656:49|Input DFI_WRDATA_MASK_P3 is unused.
Finished optimization stage 2 on COREDDR_TIP_INT_Z187 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on register_bank_1s_2s .......
Finished optimization stage 2 on register_bank_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
Finished optimization stage 2 on PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186 .......

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_sdram_sys_top_Z185 .......
Finished optimization stage 2 on C0_sdram_sys_top_Z185 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_init_read_capture_128s_4s_1s .......
Finished optimization stage 2 on C0_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_sdram_lb_Z184 .......
Finished optimization stage 2 on C0_sdram_lb_Z184 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_automatic_sr_pd_Z183 .......
Finished optimization stage 2 on C0_automatic_sr_pd_Z183 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_init_pda_mrs_interface_Z182 .......
Finished optimization stage 2 on C0_init_pda_mrs_interface_Z182 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_pending_rw_Z181 .......
Finished optimization stage 2 on C0_pending_rw_Z181 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_controller_busy_Z180 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C0_controller_busy_Z180 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_sdram_addr_ctrl_parity_Z179 .......
Finished optimization stage 2 on C0_sdram_addr_ctrl_parity_Z179 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_timing_gen_Z178 .......
Finished optimization stage 2 on C0_dfi_timing_gen_Z178 (CPU Time 0h:00m:13s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 2 on C0_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_phyupd_ack_gen_Z177 .......
Finished optimization stage 2 on C0_dfi_phyupd_ack_gen_Z177 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_force_wrdata_en_Z176 .......
Finished optimization stage 2 on C0_force_wrdata_en_Z176 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_freq_ratio_data_Z175 .......
Finished optimization stage 2 on C0_freq_ratio_data_Z175 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_freq_ratio_cac_Z174 .......
Finished optimization stage 2 on C0_freq_ratio_cac_Z174 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_fastinit_Z173 .......
Extracted state machine for register srx_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register lp4_zqcal_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Extracted state machine for register init_sm
State machine has 52 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
Extracted state machine for register mr_reload_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on C0_fastinit_Z173 (CPU Time 0h:00m:01s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_read_cal_timer .......
Finished optimization stage 2 on C0_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_util_sync_16s_0_0 .......
Finished optimization stage 2 on C0_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_util_sync_bus_2s_0_0 .......
Finished optimization stage 2 on C0_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 2 on C0_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_qm_Z172 .......
Finished optimization stage 2 on C0_qm_Z172 (CPU Time 0h:00m:01s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_openrank_Z171 .......
Finished optimization stage 2 on C0_openrank_Z171 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_wtr_tracking_Z170 .......
Finished optimization stage 2 on C0_wtr_tracking_Z170 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_wtr_tracking_Z169 .......
Finished optimization stage 2 on C0_wtr_tracking_Z169 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_rw_tracking_Z168 .......
Finished optimization stage 2 on C0_rw_tracking_Z168 (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_openbank .......
Finished optimization stage 2 on C0_openbank (CPU Time 0h:00m:00s, Memory Used current: 712MB peak: 712MB)
Running optimization stage 2 on C0_fastsdram_Z167 .......
Extracted state machine for register hold_sm
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register ctrlupd_sm
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register qm_load_sel
State machine has 4 reachable states with original encodings of:
   0000000000000000
   0000000000000001
   0000000000000010
   0000000000000100
Finished optimization stage 2 on C0_fastsdram_Z167 (CPU Time 0h:00m:16s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 2 on C0_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 2 on C0_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_sr_clk_mgr_Z166 .......
Finished optimization stage 2 on C0_sr_clk_mgr_Z166 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z165 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z165 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z164 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z164 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z163 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z163 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 2 on C0_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_preamble_phase_shift_Z162 .......
Finished optimization stage 2 on C0_preamble_phase_shift_Z162 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_odt_gen_Z161 .......
Finished optimization stage 2 on C0_odt_gen_Z161 (CPU Time 0h:00m:03s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_dlr_tracking .......
Finished optimization stage 2 on C0_dlr_tracking (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_sbref_generator_4s_4s .......
Finished optimization stage 2 on C0_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_bus_16s_0_1024s .......
Finished optimization stage 2 on C0_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_toggle_pos_0s .......
Finished optimization stage 2 on C0_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_dfi_rddata_align_Z160 .......
Finished optimization stage 2 on C0_dfi_rddata_align_Z160 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_init_cal_interface .......
Finished optimization stage 2 on C0_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_multiburst_qr_Z159 .......
Finished optimization stage 2 on C0_multiburst_qr_Z159 (CPU Time 0h:00m:00s, Memory Used current: 812MB peak: 956MB)
Running optimization stage 2 on C0_rmw_Z158 .......
Extracted state machine for register shift_enable
State machine has 5 reachable states with original encodings of:
   000000
   000001
   000011
   000111
   001111
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C0_rmw_Z158 (CPU Time 0h:00m:01s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z157 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z157 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_dbi_Z156 .......
Finished optimization stage 2 on C0_dbi_Z156 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_read_dbi .......
Finished optimization stage 2 on C0_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_ddr4_byte_bit_map_1s .......
Finished optimization stage 2 on C0_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_ddr4_byte_bit_map_0s .......
Finished optimization stage 2 on C0_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_write_crc_dbi_Z155 .......
Finished optimization stage 2 on C0_write_crc_dbi_Z155 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_write_dbi .......
Finished optimization stage 2 on C0_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_starve_timer .......
Finished optimization stage 2 on C0_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_lb_fifo_13s_1s_37s_52s_1s_117s .......
Finished optimization stage 2 on C0_lb_fifo_13s_1s_37s_52s_1s_117s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_Z154 .......
Finished optimization stage 2 on C0_mpfe_Z154 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z153 .......
Finished optimization stage 2 on C0_util_fifo_Z153 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_5s_66s_32s_2s_0s_0s_32s .......
Finished optimization stage 2 on C0_util_ram_5s_66s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_66s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_66s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z152 .......
Finished optimization stage 2 on C0_util_fifo_core_Z152 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z151 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z151 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z150 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z150 (CPU Time 0h:00m:00s, Memory Used current: 813MB peak: 956MB)
Running optimization stage 2 on C0_mpfe_arbiter_1s_32s .......
Finished optimization stage 2 on C0_mpfe_arbiter_1s_32s (CPU Time 0h:00m:04s, Memory Used current: 893MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z149 .......
Finished optimization stage 2 on C0_util_fifo_Z149 (CPU Time 0h:00m:00s, Memory Used current: 893MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_9s_72s_32s_2s_0s_0s_512s .......
Finished optimization stage 2 on C0_util_ram_9s_72s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 893MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_72s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_72s (CPU Time 0h:00m:00s, Memory Used current: 893MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z148 .......
Finished optimization stage 2 on C0_util_fifo_core_Z148 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z147 .......
Finished optimization stage 2 on C0_util_fifo_Z147 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_8s_79s_32s_2s_0s_0s_256s .......
Finished optimization stage 2 on C0_util_ram_8s_79s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_79s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_79s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z146 .......
Finished optimization stage 2 on C0_util_fifo_core_Z146 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z145 .......
Finished optimization stage 2 on C0_util_fifo_Z145 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 2 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_145s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_sync_bin_10s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_to_bin_10s .......
Finished optimization stage 2 on C0_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_10s_0_0 .......
Finished optimization stage 2 on C0_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_bin_to_gray_10s .......
Finished optimization stage 2 on C0_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z144 .......
Finished optimization stage 2 on C0_util_fifo_core_Z144 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z143 .......
Finished optimization stage 2 on C0_util_fifo_Z143 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 2 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_129s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z142 .......
Finished optimization stage 2 on C0_util_fifo_core_Z142 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z141 .......
Finished optimization stage 2 on C0_util_fifo_Z141 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_10s_48s_32s_1s_0s_0s_1024s .......
Finished optimization stage 2 on C0_util_ram_10s_48s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_48s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_48s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_sync_bin_11s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_to_bin_11s .......
Finished optimization stage 2 on C0_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_11s_0_0 .......
Finished optimization stage 2 on C0_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_bin_to_gray_11s .......
Finished optimization stage 2 on C0_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z140 .......
Finished optimization stage 2 on C0_util_fifo_core_Z140 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_simple_buffer_2s_5s_32s .......
Finished optimization stage 2 on C0_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z139 .......
Finished optimization stage 2 on C0_util_fifo_Z139 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_4s_8s_8s_1s_0s_0s_16s .......
Finished optimization stage 2 on C0_util_ram_4s_8s_8s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_8s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_8s (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z138 .......
Finished optimization stage 2 on C0_util_fifo_core_Z138 (CPU Time 0h:00m:00s, Memory Used current: 898MB peak: 956MB)
Running optimization stage 2 on C0_axi_if_Z137 .......
Finished optimization stage 2 on C0_axi_if_Z137 (CPU Time 0h:00m:01s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_addr_tran_1s_32s_10s_31s_22s .......
Finished optimization stage 2 on C0_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_Z136 .......
Finished optimization stage 2 on C0_util_fifo_Z136 (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_ram_4s_97s_32s_3s_0s_0s_16s .......
Finished optimization stage 2 on C0_util_ram_4s_97s_32s_3s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_97s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_97s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_sync_bin_5s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_gray_to_bin_5s .......
Finished optimization stage 2 on C0_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_5s_0_0 .......
Finished optimization stage 2 on C0_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_bin_to_gray_5s .......
Finished optimization stage 2 on C0_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_fifo_core_Z135 .......
Finished optimization stage 2 on C0_util_fifo_core_Z135 (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_handshake_sync_2s .......
Finished optimization stage 2 on C0_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_pulse_extender .......
Finished optimization stage 2 on C0_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_wrap_calc_Z134 .......
Finished optimization stage 2 on C0_wrap_calc_Z134 (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_phy_top_Z133 .......
Finished optimization stage 2 on C0_phy_top_Z133 (CPU Time 0h:00m:00s, Memory Used current: 911MB peak: 956MB)
Running optimization stage 2 on C0_ddr4_nwl_phy_init_Z132 .......
Extracted state machine for register state
State machine has 79 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0010101
   0010110
   0010111
   0011000
   0011001
   0011010
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0100100
   0100101
   0100110
   0100111
   0101000
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
   0111111
   1000000
   1000001
   1000010
   1000011
   1000100
   1000101
   1000110
   1000111
   1001000
   1001001
   1001010
   1001011
   1001100
   1001101
   1001110
Finished optimization stage 2 on C0_ddr4_nwl_phy_init_Z132 (CPU Time 0h:00m:03s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_one_shot_1s .......
Finished optimization stage 2 on C0_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_reset .......
Finished optimization stage 2 on C0_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_4s_0_0 .......
Finished optimization stage 2 on C0_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_flops_0 .......
Finished optimization stage 2 on C0_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C0_util_sync_1s_0_0 .......
Finished optimization stage 2 on C0_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR4_SS_CCC_0_PF_CCC .......
Finished optimization stage 2 on PF_DDR4_SS_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS .......
Finished optimization stage 2 on PF_DDR3_SS (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR_CFG_INIT_Z131 .......
Finished optimization stage 2 on PF_DDR_CFG_INIT_Z131 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DLL_0_PF_CCC .......
Finished optimization stage 2 on PF_DDR3_SS_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on DLL .......
Finished optimization stage 2 on DLL (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK .......
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":251:15:251:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":252:15:252:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.

Only the first 100 messages of id 'CL246' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL246' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL246} -count unlimited' in the Tcl shell.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15703:43:15703:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15708:43:15708:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15713:43:15713:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v":15718:43:15718:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on OUTBUF_FEEDBACK_DIFF .......
Finished optimization stage 2 on OUTBUF_FEEDBACK_DIFF (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on OUTBUF_FEEDBACK .......
Finished optimization stage 2 on OUTBUF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on BIBUF_DIFF_DQS .......
Finished optimization stage 2 on BIBUF_DIFF_DQS (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on TRIBUFF_FEEDBACK .......
Finished optimization stage 2 on TRIBUFF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on LANECTRL .......
Finished optimization stage 2 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on COREDDR_TIP_Z130 .......
Finished optimization stage 2 on COREDDR_TIP_Z130 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on COREDDR_TIP_INT_Z129 .......
@N: CL135 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1438:0:1438:5|Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.
@N: CL135 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1475:0:1475:5|Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.
Finished optimization stage 2 on COREDDR_TIP_INT_Z129 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on ddr_init_iterator .......
Finished optimization stage 2 on ddr_init_iterator (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on FIFO_BLK_3s_2s .......
Finished optimization stage 2 on FIFO_BLK_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on ram_simple_dp_3s_64s_2s_2s .......
Finished optimization stage 2 on ram_simple_dp_3s_64s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s .......
Finished optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on LANE_CTRL_2s_1s .......
Finished optimization stage 2 on LANE_CTRL_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on TIP_CTRL_BLK_Z128 .......
Finished optimization stage 2 on TIP_CTRL_BLK_Z128 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on write_callibrator_Z127 .......
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v":465:0:465:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 14 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001111
   0010000
Finished optimization stage 2 on write_callibrator_Z127 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on ddr4_vref .......
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v":179:0:179:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Finished optimization stage 2 on ddr4_vref (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PHY_SIG_MOD_2s_2s .......
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

Only the first 100 messages of id 'CL260' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL260' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL260} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on PHY_SIG_MOD_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on DELAY_CTRL_8s_1s .......
Finished optimization stage 2 on DELAY_CTRL_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on TRN_COMPLETE_Z126 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v":236:3:236:8|Trying to extract state machine for register visual_trn_compl_current.
Extracted state machine for register visual_trn_compl_current
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on TRN_COMPLETE_Z126 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on IOG_IF_2s_18s_0_1 .......
Finished optimization stage 2 on IOG_IF_2s_18s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on APB_IOG_CTRL_SM .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":234:3:234:8|Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.
@W: CL177 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":234:3:234:8|Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 2 on APB_IOG_CTRL_SM (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on VREF_TR_2s .......
Finished optimization stage 2 on VREF_TR_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on WRLVL_BOT .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":114:0:114:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 17 reachable states with original encodings of:
   0000000000000000000
   0000000000000000010
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   1000000000000000000
Finished optimization stage 2 on WRLVL_BOT (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on WRLVL_2s .......
Finished optimization stage 2 on WRLVL_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on RDLVL_TRAIN .......
Finished optimization stage 2 on RDLVL_TRAIN (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on dq_align_dqs_optimization .......
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1701:3:1701:8|Trying to extract state machine for register visual_Lane_Fifo_Protect_current.
Extracted state machine for register visual_Lane_Fifo_Protect_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":977:3:977:8|Trying to extract state machine for register visual_rx_valid_current.
Extracted state machine for register visual_rx_valid_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Trying to extract state machine for register visual_dq_dqs_optimisation_current.
Finished optimization stage 2 on dq_align_dqs_optimization (CPU Time 0h:00m:01s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on gate_training .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2374:3:2374:8|Trying to extract state machine for register visual_shim_logic_2_current.
Extracted state machine for register visual_shim_logic_2_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2243:3:2243:8|Trying to extract state machine for register visual_shim_logic_1_current.
Extracted state machine for register visual_shim_logic_1_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":2112:3:2112:8|Trying to extract state machine for register visual_shim_logic_0_current.
Extracted state machine for register visual_shim_logic_0_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Trying to extract state machine for register visual_gate_training_current.
Extracted state machine for register visual_gate_training_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
Finished optimization stage 2 on gate_training (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on DLL_MON .......
Finished optimization stage 2 on DLL_MON (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on trn_bclksclk .......
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":293:0:293:5|Found RAM late, depth=8, width=1
@N: CL134 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":293:0:293:5|Found RAM early, depth=8, width=1
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v":316:0:316:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 16 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Finished optimization stage 2 on trn_bclksclk (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on trn_dqsw .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v":229:0:229:5|Trying to extract state machine for register current_state.
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v":229:0:229:5|Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on trn_dqsw (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
@W: CL279 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":328:0:328:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused

Finished optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on flag_generator_1s .......
Finished optimization stage 2 on flag_generator_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on data_transition_detector_1s .......
Finished optimization stage 2 on data_transition_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on noisy_data_detector_1s .......
Finished optimization stage 2 on noisy_data_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on trn_cmd_addr .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":353:0:353:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
Finished optimization stage 2 on trn_cmd_addr (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on APB_IF .......
@N: CL189 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Register bit wait_cnt[2] is always 0.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Trying to extract state machine for register visual_Start_current.
Extracted state machine for register visual_Start_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on APB_IF (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on register_bank_0s_2s .......
Finished optimization stage 2 on register_bank_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
Finished optimization stage 2 on PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on IOD .......
Finished optimization stage 2 on IOD (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on DFN1 .......
Finished optimization stage 2 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on CLKINT_PRESERVE .......
Finished optimization stage 2 on CLKINT_PRESERVE (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125 .......
Finished optimization stage 2 on PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_sdram_sys_top_Z124 .......
Finished optimization stage 2 on C1_sdram_sys_top_Z124 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 2 on C1_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_init_read_capture_128s_4s_1s .......
Finished optimization stage 2 on C1_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 2 on C1_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_sdram_lb_Z123 .......
Finished optimization stage 2 on C1_sdram_lb_Z123 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_automatic_sr_pd_Z122 .......
Finished optimization stage 2 on C1_automatic_sr_pd_Z122 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_init_pda_mrs_interface_Z121 .......
Finished optimization stage 2 on C1_init_pda_mrs_interface_Z121 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_pending_rw_Z120 .......
Finished optimization stage 2 on C1_pending_rw_Z120 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_controller_busy_Z119 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C1_controller_busy_Z119 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_sdram_addr_ctrl_parity_Z118 .......
Finished optimization stage 2 on C1_sdram_addr_ctrl_parity_Z118 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_timing_gen_Z117 .......
Finished optimization stage 2 on C1_dfi_timing_gen_Z117 (CPU Time 0h:00m:13s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 2 on C1_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_phyupd_ack_gen_Z116 .......
Finished optimization stage 2 on C1_dfi_phyupd_ack_gen_Z116 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_force_wrdata_en_Z115 .......
Finished optimization stage 2 on C1_force_wrdata_en_Z115 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 2 on C1_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 2 on C1_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 2 on C1_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 2 on C1_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_freq_ratio_data_Z114 .......
Finished optimization stage 2 on C1_freq_ratio_data_Z114 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_freq_ratio_cac_Z113 .......
Finished optimization stage 2 on C1_freq_ratio_cac_Z113 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 2 on C1_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 2 on C1_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_fastinit_Z112 .......
Extracted state machine for register srx_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register lp4_zqcal_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Extracted state machine for register init_sm
State machine has 52 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
Extracted state machine for register mr_reload_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on C1_fastinit_Z112 (CPU Time 0h:00m:01s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_read_cal_timer .......
Finished optimization stage 2 on C1_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_util_sync_16s_0_0 .......
Finished optimization stage 2 on C1_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_util_sync_bus_2s_0_0 .......
Finished optimization stage 2 on C1_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 2 on C1_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 2 on C1_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 2 on C1_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 2 on C1_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_qm_Z111 .......
Finished optimization stage 2 on C1_qm_Z111 (CPU Time 0h:00m:01s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_openrank_Z110 .......
Finished optimization stage 2 on C1_openrank_Z110 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_wtr_tracking_Z109 .......
Finished optimization stage 2 on C1_wtr_tracking_Z109 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_wtr_tracking_Z108 .......
Finished optimization stage 2 on C1_wtr_tracking_Z108 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_rw_tracking_Z107 .......
Finished optimization stage 2 on C1_rw_tracking_Z107 (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 2 on C1_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 2 on C1_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_openbank .......
Finished optimization stage 2 on C1_openbank (CPU Time 0h:00m:00s, Memory Used current: 917MB peak: 956MB)
Running optimization stage 2 on C1_fastsdram_Z106 .......
Extracted state machine for register hold_sm
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register ctrlupd_sm
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register qm_load_sel
State machine has 4 reachable states with original encodings of:
   0000000000000000
   0000000000000001
   0000000000000010
   0000000000000100

Only the first 100 messages of id 'CL279' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL279' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL279} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on C1_fastsdram_Z106 (CPU Time 0h:00m:16s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 2 on C1_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 2 on C1_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 2 on C1_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_sr_clk_mgr_Z105 .......
Finished optimization stage 2 on C1_sr_clk_mgr_Z105 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_wrcmd_data_delay_Z104 .......
Finished optimization stage 2 on C1_wrcmd_data_delay_Z104 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_wrcmd_data_delay_Z103 .......
Finished optimization stage 2 on C1_wrcmd_data_delay_Z103 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_wrcmd_data_delay_Z102 .......
Finished optimization stage 2 on C1_wrcmd_data_delay_Z102 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 2 on C1_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 2 on C1_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 2 on C1_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 2 on C1_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_preamble_phase_shift_Z101 .......
Finished optimization stage 2 on C1_preamble_phase_shift_Z101 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_odt_gen_Z100 .......
Finished optimization stage 2 on C1_odt_gen_Z100 (CPU Time 0h:00m:02s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 2 on C1_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_dlr_tracking .......
Finished optimization stage 2 on C1_dlr_tracking (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_sbref_generator_4s_4s .......
Finished optimization stage 2 on C1_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_bus_16s_0_1024s .......
Finished optimization stage 2 on C1_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_toggle_pos_0s .......
Finished optimization stage 2 on C1_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_dfi_rddata_align_Z99 .......
Finished optimization stage 2 on C1_dfi_rddata_align_Z99 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_init_cal_interface .......
Finished optimization stage 2 on C1_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_multiburst_qr_Z98 .......
Finished optimization stage 2 on C1_multiburst_qr_Z98 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_rmw_Z97 .......
Extracted state machine for register shift_enable
State machine has 5 reachable states with original encodings of:
   000000
   000001
   000011
   000111
   001111
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C1_rmw_Z97 (CPU Time 0h:00m:01s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 2 on C1_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 2 on C1_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 2 on C1_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 2 on C1_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 2 on C1_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C1_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_req_tracking_Z96 .......
Finished optimization stage 2 on C1_mpfe_req_tracking_Z96 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_dbi_Z95 .......
Finished optimization stage 2 on C1_dbi_Z95 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_read_dbi .......
Finished optimization stage 2 on C1_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_ddr4_byte_bit_map_1s .......
Finished optimization stage 2 on C1_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_ddr4_byte_bit_map_0s .......
Finished optimization stage 2 on C1_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_write_crc_dbi_Z94 .......
Finished optimization stage 2 on C1_write_crc_dbi_Z94 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_write_dbi .......
Finished optimization stage 2 on C1_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_starve_timer .......
Finished optimization stage 2 on C1_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_lb_fifo_13s_1s_37s_52s_1s_117s .......
Finished optimization stage 2 on C1_lb_fifo_13s_1s_37s_52s_1s_117s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_Z93 .......
Finished optimization stage 2 on C1_mpfe_Z93 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z92 .......
Finished optimization stage 2 on C1_util_fifo_Z92 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_5s_66s_32s_2s_0s_0s_32s .......
Finished optimization stage 2 on C1_util_ram_5s_66s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_66s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_66s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z91 .......
Finished optimization stage 2 on C1_util_fifo_core_Z91 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_req_tracking_Z90 .......
Finished optimization stage 2 on C1_mpfe_req_tracking_Z90 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C1_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_req_tracking_Z89 .......
Finished optimization stage 2 on C1_mpfe_req_tracking_Z89 (CPU Time 0h:00m:00s, Memory Used current: 909MB peak: 1107MB)
Running optimization stage 2 on C1_mpfe_arbiter_1s_32s .......
Finished optimization stage 2 on C1_mpfe_arbiter_1s_32s (CPU Time 0h:00m:04s, Memory Used current: 926MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z88 .......
Finished optimization stage 2 on C1_util_fifo_Z88 (CPU Time 0h:00m:00s, Memory Used current: 926MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_9s_72s_32s_2s_0s_0s_512s .......
Finished optimization stage 2 on C1_util_ram_9s_72s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 926MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_72s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_72s (CPU Time 0h:00m:00s, Memory Used current: 926MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z87 .......
Finished optimization stage 2 on C1_util_fifo_core_Z87 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z86 .......
Finished optimization stage 2 on C1_util_fifo_Z86 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_8s_79s_32s_2s_0s_0s_256s .......
Finished optimization stage 2 on C1_util_ram_8s_79s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_79s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_79s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z85 .......
Finished optimization stage 2 on C1_util_fifo_core_Z85 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z84 .......
Finished optimization stage 2 on C1_util_fifo_Z84 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 2 on C1_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_145s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_sync_bin_10s .......
Finished optimization stage 2 on C1_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_to_bin_10s .......
Finished optimization stage 2 on C1_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_10s_0_0 .......
Finished optimization stage 2 on C1_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_bin_to_gray_10s .......
Finished optimization stage 2 on C1_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z83 .......
Finished optimization stage 2 on C1_util_fifo_core_Z83 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z82 .......
Finished optimization stage 2 on C1_util_fifo_Z82 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 2 on C1_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_129s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z81 .......
Finished optimization stage 2 on C1_util_fifo_core_Z81 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z80 .......
Finished optimization stage 2 on C1_util_fifo_Z80 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_10s_48s_32s_1s_0s_0s_1024s .......
Finished optimization stage 2 on C1_util_ram_10s_48s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_48s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_48s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_sync_bin_11s .......
Finished optimization stage 2 on C1_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_to_bin_11s .......
Finished optimization stage 2 on C1_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_11s_0_0 .......
Finished optimization stage 2 on C1_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_bin_to_gray_11s .......
Finished optimization stage 2 on C1_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z79 .......
Finished optimization stage 2 on C1_util_fifo_core_Z79 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_simple_buffer_2s_5s_32s .......
Finished optimization stage 2 on C1_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z78 .......
Finished optimization stage 2 on C1_util_fifo_Z78 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_4s_8s_8s_1s_0s_0s_16s .......
Finished optimization stage 2 on C1_util_ram_4s_8s_8s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_8s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_8s (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z77 .......
Finished optimization stage 2 on C1_util_fifo_core_Z77 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 1107MB)
Running optimization stage 2 on C1_axi_if_Z76 .......
Finished optimization stage 2 on C1_axi_if_Z76 (CPU Time 0h:00m:01s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_addr_tran_1s_32s_10s_31s_22s .......
Finished optimization stage 2 on C1_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_Z75 .......
Finished optimization stage 2 on C1_util_fifo_Z75 (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_ram_4s_97s_32s_3s_0s_0s_16s .......
Finished optimization stage 2 on C1_util_ram_4s_97s_32s_3s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_lat1_to_lat0_97s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C1_util_lat1_to_lat0_97s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_sync_bin_5s .......
Finished optimization stage 2 on C1_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_gray_to_bin_5s .......
Finished optimization stage 2 on C1_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_5s_0_0 .......
Finished optimization stage 2 on C1_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_bin_to_gray_5s .......
Finished optimization stage 2 on C1_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_fifo_core_Z74 .......
Finished optimization stage 2 on C1_util_fifo_core_Z74 (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_handshake_sync_2s .......
Finished optimization stage 2 on C1_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_pulse_extender .......
Finished optimization stage 2 on C1_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_wrap_calc_Z73 .......
Finished optimization stage 2 on C1_wrap_calc_Z73 (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 2 on C1_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 2 on C1_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 2 on C1_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_phy_top_Z72 .......
Finished optimization stage 2 on C1_phy_top_Z72 (CPU Time 0h:00m:00s, Memory Used current: 942MB peak: 1107MB)
Running optimization stage 2 on C1_ddr4_nwl_phy_init_Z71 .......
Extracted state machine for register state
State machine has 79 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0010101
   0010110
   0010111
   0011000
   0011001
   0011010
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0100100
   0100101
   0100110
   0100111
   0101000
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
   0111111
   1000000
   1000001
   1000010
   1000011
   1000100
   1000101
   1000110
   1000111
   1001000
   1001001
   1001010
   1001011
   1001100
   1001101
   1001110
Finished optimization stage 2 on C1_ddr4_nwl_phy_init_Z71 (CPU Time 0h:00m:02s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_one_shot_1s .......
Finished optimization stage 2 on C1_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_reset .......
Finished optimization stage 2 on C1_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_4s_0_0 .......
Finished optimization stage 2 on C1_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_flops_0 .......
Finished optimization stage 2 on C1_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on C1_util_sync_1s_0_0 .......
Finished optimization stage 2 on C1_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PF_DDR3_SS_CCC_0_PF_CCC .......
Finished optimization stage 2 on PF_DDR3_SS_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on HS_IO_CLK .......
Finished optimization stage 2 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_EP .......
Finished optimization stage 2 on PCIe_EP (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on debounce .......
Finished optimization stage 2 on debounce (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on sw_debounce .......
Finished optimization stage 2 on sw_debounce (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_EP_PCIex4_0_PF_PCIE .......
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v":5233:29:5233:55|*Input un1_nc568[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v":5236:57:5237:20|*Input un1_nc579[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v":5259:57:5260:20|*Input un1_nc590[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on PCIe_EP_PCIex4_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on XCVR_APB_LINK .......
Finished optimization stage 2 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on XCVR_PIPE_AXI0 .......
Finished optimization stage 2 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on G5_APBLINK_MASTER_Z70 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":134:0:134:5|Trying to extract state machine for register lnk_m_cs.
Extracted state machine for register lnk_m_cs
State machine has 20 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
@W: CL249 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":134:0:134:5|Initial value is not supported on state machine lnk_m_cs
@A: CL153 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":45:34:45:49|*Unassigned bits of pcie_0_perst_out are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v":46:34:46:49|*Unassigned bits of pcie_1_perst_out are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on G5_APBLINK_MASTER_Z70 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIE .......
Finished optimization stage 2 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIE_COMMON .......
Finished optimization stage 2 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on XCVR_PIPE_AXI1 .......
Finished optimization stage 2 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_TX_PLL .......
Finished optimization stage 2 on PCIe_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL .......
Finished optimization stage 2 on PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on TX_PLL .......
Finished optimization stage 2 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_TL_CLK .......
Finished optimization stage 2 on PCIe_TL_CLK (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_INIT_MONITOR .......
Finished optimization stage 2 on PCIe_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on BANKCTRL_GPIO .......
Finished optimization stage 2 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on BANKCTRL_HSIO .......
Finished optimization stage 2 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on OSC_160MHz .......
Finished optimization stage 2 on OSC_160MHz (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on OSC_160MHz_OSC_160MHz_0_PF_OSC .......
Finished optimization stage 2 on OSC_160MHz_OSC_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on NGMUX .......
Finished optimization stage 2 on NGMUX (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on NGMUX_NGMUX_0_PF_NGMUX .......
Finished optimization stage 2 on NGMUX_NGMUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on ICB_NGMUX .......
Finished optimization stage 2 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CLK_DIV2 .......
Finished optimization stage 2 on CLK_DIV2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV .......
Finished optimization stage 2 on CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK .......
Finished optimization stage 2 on PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on XCVR_REF_CLK .......
Finished optimization stage 2 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreDMA_IO_CTRL .......
Finished optimization stage 2 on CoreDMA_IO_CTRL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on UART_SD .......
Finished optimization stage 2 on UART_SD (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on pattern_gen_checker .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|Trying to extract state machine for register rdata_state.
Extracted state machine for register rdata_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":368:0:368:5|Trying to extract state machine for register raddr_state.
Extracted state machine for register raddr_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|Trying to extract state machine for register wdata_state.
Extracted state machine for register wdata_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":143:0:143:5|Trying to extract state machine for register waddr_state.
Extracted state machine for register waddr_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on pattern_gen_checker (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on tpsram .......
Finished optimization stage 2 on tpsram (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on tpsram_tpsram_0_PF_TPSRAM .......
Finished optimization stage 2 on tpsram_tpsram_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_UART .......
Finished optimization stage 2 on Core_UART (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
Finished optimization stage 2 on Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_UART_Core_UART_0_Clock_gen_0s_0s .......
Finished optimization stage 2 on Core_UART_Core_UART_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on cmd_ctrlr .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/CMD_CTRLR.v":125:0:125:5|Trying to extract state machine for register uart_state.
Extracted state machine for register uart_state
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
Finished optimization stage 2 on cmd_ctrlr (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreDMA_Controller .......
Finished optimization stage 2 on CoreDMA_Controller (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 .......
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1736:0:1736:12|*Input CAXI4DMAI0OOI[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1739:0:1739:12|*Input CAXI4DMAl0OOI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":2379:0:2379:11|*Input CAXI4DMAI11l to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1728:0:1728:11|*Input CAXI4DMAl11l[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1633:0:1633:12|*Input CAXI4DMAOOOOI[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v":1643:0:1643:12|*Input CAXI4DMAIOOOI[11:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s .......
Finished optimization stage 2 on CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAO_Z68 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":8210:0:8210:5|Trying to extract state machine for register CAXI4DMAllII.
Extracted state machine for register CAXI4DMAllII
State machine has 9 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v":3977:0:3977:5|Trying to extract state machine for register CAXI4DMAI0II.
Extracted state machine for register CAXI4DMAI0II
State machine has 11 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
Finished optimization stage 2 on CAXI4DMAO_Z68 (CPU Time 0h:00m:01s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAOlIll_1s_0_1 .......
Finished optimization stage 2 on CAXI4DMAOlIll_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAII10_42s_1s_4s_2s .......
Finished optimization stage 2 on CAXI4DMAII10_42s_1s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s .......
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":231:0:231:12|*Input CAXI4DMAIOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v":242:0:242:12|*Input CAXI4DMAlOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAI1lOI_2s_0s_100s_4s_0_4 .......
Finished optimization stage 2 on CAXI4DMAI1lOI_2s_0s_100s_4s_0_4 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAl1IOI_Z67 .......
Finished optimization stage 2 on CAXI4DMAl1IOI_Z67 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAl1I1I_Z66 .......
Finished optimization stage 2 on CAXI4DMAl1I1I_Z66 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAl0IIl_Z65 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v":641:0:641:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
Finished optimization stage 2 on CAXI4DMAl0IIl_Z65 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIlIIl_4s_2s_1s_24s .......
Finished optimization stage 2 on CAXI4DMAIlIIl_4s_2s_1s_24s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v":451:0:451:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 3 reachable states with original encodings of:
   001
   010
   100
Finished optimization stage 2 on CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAllOIl_Z64 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v":585:0:585:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
Finished optimization stage 2 on CAXI4DMAllOIl_Z64 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAO01Ol_4s_2s_1s_24s .......
Finished optimization stage 2 on CAXI4DMAO01Ol_4s_2s_1s_24s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAlO1Ol_Z63 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v":1641:0:1641:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
Finished optimization stage 2 on CAXI4DMAlO1Ol_Z63 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAO0I1I_2s_1_2 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v":235:0:235:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 2 reachable states with original encodings of:
   01
   10
Finished optimization stage 2 on CAXI4DMAO0I1I_2s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIIO0I_4s .......
Finished optimization stage 2 on CAXI4DMAIIO0I_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAO0IlI_Z62 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v":1540:0:1540:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 3 reachable states with original encodings of:
   000
   010
   100
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":12:11:12:31|*Input intDscrptrNum_Pri1RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":16:11:16:31|*Input intDscrptrNum_Pri2RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":20:11:20:31|*Input intDscrptrNum_Pri3RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":24:11:24:31|*Input intDscrptrNum_Pri4RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":28:11:28:31|*Input intDscrptrNum_Pri5RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":32:11:32:31|*Input intDscrptrNum_Pri6RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v":36:11:36:31|*Input intDscrptrNum_Pri7RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on CAXI4DMAO0IlI_Z62 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIOI0I_4s_2s_24s_134s_167s .......
Finished optimization stage 2 on CAXI4DMAIOI0I_4s_2s_24s_134s_167s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAII1lI_4s_2s_1s_0s_1s .......
Finished optimization stage 2 on CAXI4DMAII1lI_4s_2s_1s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAllO1I_Z61 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v":481:0:481:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
Finished optimization stage 2 on CAXI4DMAllO1I_Z61 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAOOO1I_Z60 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v":733:0:733:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on CAXI4DMAOOO1I_Z60 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAOI11I_3s_1_2 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":547:0:547:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 2 reachable states with original encodings of:
   01
   10
Finished optimization stage 2 on CAXI4DMAOI11I_3s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAI110I_4s_2s .......
Finished optimization stage 2 on CAXI4DMAI110I_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAOI11I_4s_1_2 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":547:0:547:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 2 reachable states with original encodings of:
   01
   10
Finished optimization stage 2 on CAXI4DMAOI11I_4s_1_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAllIOI_Z59 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":3228:0:3228:5|Trying to extract state machine for register CAXI4DMAll1II.
Extracted state machine for register CAXI4DMAll1II
State machine has 22 reachable states with original encodings of:
   0000000000000000000001
   0000000000000000000010
   0000000000000000000100
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000010000000
   0000000000000100000000
   0000000000001000000000
   0000000000010000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000001000000000000000
   0000010000000000000000
   0000100000000000000000
   0001000000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2453:0:2453:5|Trying to extract state machine for register CAXI4DMAIO1II.
Extracted state machine for register CAXI4DMAIO1II
State machine has 2 reachable states with original encodings of:
   01
   10
Finished optimization stage 2 on CAXI4DMAllIOI_Z59 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAI1OlI_2s_1 .......
Finished optimization stage 2 on CAXI4DMAI1OlI_2s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAIOIOI .......
Finished optimization stage 2 on CAXI4DMAIOIOI (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CAXI4DMAI1OOI .......
@N: CL189 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":1223:0:1223:5|Register bit CAXI4DMAIO1OI[0] is always 0.
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":465:0:465:5|Trying to extract state machine for register CAXI4DMAl10OI.
Extracted state machine for register CAXI4DMAl10OI
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
Finished optimization stage 2 on CAXI4DMAI1OOI (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreAXI4_Lite .......
Finished optimization stage 2 on CoreAXI4_Lite (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z58 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z58 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":337:1:337:6|Trying to extract state machine for register currStateARd.
Extracted state machine for register currStateARd
State machine has 2 reachable states with original encodings of:
   00
   01
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_38s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_38s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1 .......
@N: CL201 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":418:1:418:6|Trying to extract state machine for register currStateAWr.
Extracted state machine for register currStateAWr
State machine has 2 reachable states with original encodings of:
   00
   01
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_12s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_12s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z57 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z57 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z56 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z56 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 .......

Only the first 100 messages of id 'CL201' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_compiler.srr -id CL201' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL201} -count unlimited' in the Tcl shell.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_51s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_51s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z55 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z55 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_6s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_6s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_50s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_50s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z54 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z54 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z53 .......
@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v":162:61:162:69|Input port bit 3 of SLAVE_BID[3:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v":184:63:184:71|Input port bit 3 of SLAVE_RID[3:0] is unused

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z53 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on axi_io_ctrl .......
Extracted state machine for register wstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on axi_io_ctrl (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on axi4dma_init .......
Extracted state machine for register dma_status_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register axi_write_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Extracted state machine for register dmainit_state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
Finished optimization stage 2 on axi4dma_init (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CCC_111MHz .......
Finished optimization stage 2 on CCC_111MHz (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CCC_111MHz_CCC_111MHz_0_PF_CCC .......
Finished optimization stage 2 on CCC_111MHz_CCC_111MHz_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AXItoAPB .......
Finished optimization stage 2 on AXItoAPB (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_APB .......
Finished optimization stage 2 on Core_APB (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreAPB3_Z52 .......
Finished optimization stage 2 on CoreAPB3_Z52 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_AHBL .......
Finished optimization stage 2 on Core_AHBL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51 .......
@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Finished optimization stage 2 on Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s .......
Finished optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z50 .......
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z50 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z49 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z49 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0 .......
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z48 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z48 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AXItoAHBL .......
Finished optimization stage 2 on AXItoAHBL (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s .......
Finished optimization stage 2 on AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z47 .......
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
Finished optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z47 (CPU Time 0h:00m:01s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Finished optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_6s_64s_8s .......
Finished optimization stage 2 on COREAXITOAHBL_AXIOutReg_6s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z46 .......
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z46 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_readByteCnt .......
Finished optimization stage 2 on COREAXITOAHBL_readByteCnt (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Finished optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Finished optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AHBtoAPB .......
Finished optimization stage 2 on AHBtoAPB (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAHBTOAPB3_26s_0s .......
@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Finished optimization stage 2 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AXI4_Interconnect .......
Finished optimization stage 2 on AXI4_Interconnect (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z45 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z45 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z44 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z44 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z43 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z43 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z42 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z42 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z41 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z41 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z40 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z40 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z39 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z39 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z38 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z38 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z37 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z37 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z36 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z36 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_6s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_6s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z35 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z35 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z34 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z34 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z33 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z33 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_9s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_9s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_9s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_9s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_74s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_74s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_74s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_74s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_69s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_4s_69s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_rdCtrl_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_rdCtrl_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_wrCtrl_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_wrCtrl_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_Bin2Gray_2s .......
Finished optimization stage 2 on caxi4interconnect_Bin2Gray_2s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_69s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_69s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16 .......
Extracted state machine for register currStateARd
State machine has 2 reachable states with original encodings of:
   00
   01
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_72s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_72s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_14s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_14s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16 .......
Extracted state machine for register currStateAWr
State machine has 2 reachable states with original encodings of:
   00
   01
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z32 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z32 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z31 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z31 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_9s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_9s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z30 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z30 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z29 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z29 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z28 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z28 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z27 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z27 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DERR_Slave_6s_64s_1s_3 .......
Extracted state machine for register currState
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Finished optimization stage 2 on caxi4interconnect_DERR_Slave_6s_64s_1s_3 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_revision .......
Finished optimization stage 2 on caxi4interconnect_revision (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RespController_Z26 .......
Finished optimization stage 2 on caxi4interconnect_RespController_Z26 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_SlaveDataMuxController_Z25 .......
Finished optimization stage 2 on caxi4interconnect_SlaveDataMuxController_Z25 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_6s_3s_0s_0 .......
Finished optimization stage 2 on caxi4interconnect_RoundRobinArb_6s_3s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_WriteDataMux_Z24 .......
Finished optimization stage 2 on caxi4interconnect_WriteDataMux_Z24 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_WriteDataMux_Z23 .......
Finished optimization stage 2 on caxi4interconnect_WriteDataMux_Z23 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_1s_2_2s_2s_2 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_1s_2_2s_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_WDataController_Z22 .......
Finished optimization stage 2 on caxi4interconnect_WDataController_Z22 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_AddressController_Z21 .......
Finished optimization stage 2 on caxi4interconnect_AddressController_Z21 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z20 .......
Finished optimization stage 2 on caxi4interconnect_ReadDataController_Z20 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z19 .......
Finished optimization stage 2 on caxi4interconnect_ReadDataController_Z19 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s .......
Finished optimization stage 2 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2 .......
Finished optimization stage 2 on caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RequestQual_6s_2s_4s_1s_6s .......
@W: CL247 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v":32:43:32:52|Input port bit 2 of MASTER_NUM[2:0] is unused

Finished optimization stage 2 on caxi4interconnect_RequestQual_6s_2s_4s_1s_6s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z18 .......
Finished optimization stage 2 on caxi4interconnect_ReadDataController_Z18 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s .......
Finished optimization stage 2 on caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RDataController_Z17 .......
Finished optimization stage 2 on caxi4interconnect_RDataController_Z17 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_3s_2s_1s_0 .......
Finished optimization stage 2 on caxi4interconnect_RoundRobinArb_3s_2s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterControl_Z16 .......
Finished optimization stage 2 on caxi4interconnect_MasterControl_Z16 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_28_Z15 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_28_Z15 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z14 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z14 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_Z13 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_Z13 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_28_Z12 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_28_Z12 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_28 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_28 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DependenceChecker_Z11 .......
Finished optimization stage 2 on caxi4interconnect_DependenceChecker_Z11 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterControl_Z10 .......
Finished optimization stage 2 on caxi4interconnect_MasterControl_Z10 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9 .......
Finished optimization stage 2 on caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_BitScan0_1s .......
Finished optimization stage 2 on caxi4interconnect_BitScan0_1s (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_31_Z7 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_31_Z7 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_31_Z5 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_31_Z5 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31 .......
Finished optimization stage 2 on caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_DependenceChecker_Z4 .......
Finished optimization stage 2 on caxi4interconnect_DependenceChecker_Z4 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_AddressController_Z3 .......
Finished optimization stage 2 on caxi4interconnect_AddressController_Z3 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_TargetMuxController_Z2 .......
Finished optimization stage 2 on caxi4interconnect_TargetMuxController_Z2 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z1 .......
Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z1 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)
Running optimization stage 2 on AND3 .......
Finished optimization stage 2 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 948MB peak: 1107MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:02m:36s; CPU Time elapsed 0h:02m:34s; Memory used current: 948MB peak: 1107MB)

Process took 0h:02m:36s realtime, 0h:02m:34s cputime

Process completed successfully.
# Tue May 17 09:07:45 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M
OS: CentOS Linux 7 (Core)
Hostname: hyd-sw-01
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246

@N|Running in 64-bit mode
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z20.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z11.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.

At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 451MB peak: 451MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue May 17 09:07:51 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synwork/PCIe_EP_Demo_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:02m:42s; CPU Time elapsed 0h:02m:40s; Memory used current: 56MB peak: 56MB)

Process took 0h:02m:42s realtime, 0h:02m:40s cputime

Process completed successfully.
# Tue May 17 09:07:51 2022

###########################################################]
