#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd9d155d0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x7fffd9d43ab0_0 .var/i "errores", 31 0;
v0x7fffd9d43bb0_0 .var "t_A", 3 0;
v0x7fffd9d43c70_0 .var "t_B", 3 0;
v0x7fffd9d43d40_0 .var "t_L", 0 0;
v0x7fffd9d43de0_0 .var "t_Op", 1 0;
v0x7fffd9d43ea0_0 .net "t_R", 3 0, L_0x7fffd9d47b70;  1 drivers
v0x7fffd9d43f60_0 .net "t_c", 0 0, L_0x7fffd9d47230;  1 drivers
v0x7fffd9d44000_0 .net "t_s", 0 0, L_0x7fffd9d48ff0;  1 drivers
v0x7fffd9d440a0_0 .net "t_z", 0 0, L_0x7fffd9d492a0;  1 drivers
S_0x7fffd9d14520 .scope task, "check" "check" 2 46, 2 46 0, S_0x7fffd9d155d0;
 .timescale -9 -11;
v0x7fffd9d05b70_0 .var "flag_carry", 0 0;
v0x7fffd9d34540_0 .var "flag_sign", 0 0;
v0x7fffd9d34600_0 .var "flag_zero", 0 0;
v0x7fffd9d346a0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x7fffd9d43d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffd9d43de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 58 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x7fffd9d43de0_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %load/vec4 v0x7fffd9d43c70_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9d346a0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %load/vec4 v0x7fffd9d43c70_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9d346a0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %load/vec4 v0x7fffd9d43c70_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9d346a0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9d346a0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d05b70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d34540_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd9d43de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 70 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x7fffd9d43de0_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %pad/u 5;
    %load/vec4 v0x7fffd9d43c70_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7fffd9d346a0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %pad/u 5;
    %load/vec4 v0x7fffd9d43c70_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x7fffd9d346a0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x7fffd9d43bb0_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %store/vec4 v0x7fffd9d346a0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x7fffd9d43c70_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x7fffd9d346a0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffd9d346a0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fffd9d05b70_0, 0, 1;
    %load/vec4 v0x7fffd9d346a0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffd9d34540_0, 0, 1;
    %load/vec4 v0x7fffd9d34540_0;
    %load/vec4 v0x7fffd9d44000_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x7fffd9d05b70_0;
    %load/vec4 v0x7fffd9d43f60_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x7fffd9d43ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd9d43ab0_0, 0, 32;
    %vpi_call 2 77 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v0x7fffd9d43d40_0, v0x7fffd9d43de0_0, v0x7fffd9d43bb0_0, v0x7fffd9d43c70_0 {0 0 0};
    %load/vec4 v0x7fffd9d34540_0;
    %load/vec4 v0x7fffd9d44000_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 79 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x7fffd9d34540_0, v0x7fffd9d44000_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x7fffd9d05b70_0;
    %load/vec4 v0x7fffd9d43f60_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 81 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x7fffd9d05b70_0, v0x7fffd9d43f60_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x7fffd9d346a0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x7fffd9d34600_0, 0, 1;
    %load/vec4 v0x7fffd9d346a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffd9d43ea0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x7fffd9d34600_0;
    %load/vec4 v0x7fffd9d440a0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x7fffd9d43ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd9d43ab0_0, 0, 32;
    %vpi_call 2 88 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v0x7fffd9d43d40_0, v0x7fffd9d43de0_0, v0x7fffd9d43bb0_0, v0x7fffd9d43c70_0 {0 0 0};
    %load/vec4 v0x7fffd9d346a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffd9d43ea0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 90 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x7fffd9d346a0_0, 0, 4>, v0x7fffd9d43ea0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x7fffd9d34600_0;
    %load/vec4 v0x7fffd9d440a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 92 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x7fffd9d34600_0, v0x7fffd9d440a0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x7fffd9d34780 .scope module, "mat" "alu" 2 12, 3 12 0, S_0x7fffd9d155d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "L"
L_0x7fffd9d48300 .functor NOT 1, L_0x7fffd9d48200, C4<0>, C4<0>, C4<0>;
L_0x7fffd9d48370 .functor OR 1, L_0x7fffd9d48300, v0x7fffd9d43d40_0, C4<0>, C4<0>;
L_0x7fffd9d484f0 .functor NOT 1, L_0x7fffd9d48450, C4<0>, C4<0>, C4<0>;
L_0x7fffd9d486c0 .functor OR 1, L_0x7fffd9d484f0, L_0x7fffd9d485b0, C4<0>, C4<0>;
L_0x7fffd9d487d0 .functor OR 1, L_0x7fffd9d486c0, v0x7fffd9d43d40_0, C4<0>, C4<0>;
L_0x7fffd9d48930 .functor NOT 1, v0x7fffd9d43d40_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd9d48bf0 .functor AND 1, L_0x7fffd9d48890, L_0x7fffd9d48930, C4<1>, C4<1>;
L_0x7fffd9d48650 .functor OR 1, L_0x7fffd9d48d00, L_0x7fffd9d48e20, C4<0>, C4<0>;
v0x7fffd9d41e80_0 .net "A", 3 0, v0x7fffd9d43bb0_0;  1 drivers
v0x7fffd9d41fb0_0 .net "ALUOp", 1 0, v0x7fffd9d43de0_0;  1 drivers
v0x7fffd9d42070_0 .net "B", 3 0, v0x7fffd9d43c70_0;  1 drivers
v0x7fffd9d42110_0 .net "L", 0 0, v0x7fffd9d43d40_0;  1 drivers
v0x7fffd9d421b0_0 .net "Op1_a", 0 0, L_0x7fffd9d48370;  1 drivers
v0x7fffd9d422a0_0 .net "Op2_b", 0 0, L_0x7fffd9d487d0;  1 drivers
v0x7fffd9d42370_0 .net "R", 3 0, L_0x7fffd9d47b70;  alias, 1 drivers
v0x7fffd9d42410_0 .net *"_s28", 0 0, L_0x7fffd9d48200;  1 drivers
v0x7fffd9d424d0_0 .net *"_s29", 0 0, L_0x7fffd9d48300;  1 drivers
v0x7fffd9d425b0_0 .net *"_s34", 0 0, L_0x7fffd9d48450;  1 drivers
v0x7fffd9d42690_0 .net *"_s35", 0 0, L_0x7fffd9d484f0;  1 drivers
v0x7fffd9d42770_0 .net *"_s38", 0 0, L_0x7fffd9d485b0;  1 drivers
v0x7fffd9d42850_0 .net *"_s39", 0 0, L_0x7fffd9d486c0;  1 drivers
v0x7fffd9d42930_0 .net *"_s44", 0 0, L_0x7fffd9d48890;  1 drivers
v0x7fffd9d42a10_0 .net *"_s45", 0 0, L_0x7fffd9d48930;  1 drivers
v0x7fffd9d42af0_0 .net *"_s50", 0 0, L_0x7fffd9d48d00;  1 drivers
v0x7fffd9d42bd0_0 .net *"_s52", 0 0, L_0x7fffd9d48e20;  1 drivers
L_0x7f222b2e03c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d42dc0_0 .net/2u *"_s57", 3 0, L_0x7f222b2e03c0;  1 drivers
v0x7fffd9d42ea0_0 .net *"_s59", 0 0, L_0x7fffd9d49170;  1 drivers
L_0x7f222b2e0408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d42f60_0 .net/2u *"_s61", 0 0, L_0x7f222b2e0408;  1 drivers
L_0x7f222b2e0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d43040_0 .net/2u *"_s63", 0 0, L_0x7f222b2e0450;  1 drivers
v0x7fffd9d43120_0 .net "carry", 0 0, L_0x7fffd9d47230;  alias, 1 drivers
v0x7fffd9d431c0_0 .net "cin", 0 0, L_0x7fffd9d48650;  1 drivers
v0x7fffd9d432b0_0 .net "cout1", 0 0, L_0x7fffd9d445a0;  1 drivers
v0x7fffd9d43350_0 .net "cout2", 0 0, L_0x7fffd9d45480;  1 drivers
v0x7fffd9d43480_0 .net "cout3", 0 0, L_0x7fffd9d462a0;  1 drivers
v0x7fffd9d435b0_0 .net "cpl", 0 0, L_0x7fffd9d48bf0;  1 drivers
v0x7fffd9d43650_0 .net "mux_compl", 3 0, L_0x7fffd9d47f50;  1 drivers
v0x7fffd9d436f0_0 .net "op1", 3 0, L_0x7fffd9d47eb0;  1 drivers
v0x7fffd9d437b0_0 .net "op2", 3 0, L_0x7fffd9d480d0;  1 drivers
v0x7fffd9d43850_0 .net "sign", 0 0, L_0x7fffd9d48ff0;  alias, 1 drivers
v0x7fffd9d438f0_0 .net "zero", 0 0, L_0x7fffd9d492a0;  alias, 1 drivers
L_0x7fffd9d44f70 .part L_0x7fffd9d47eb0, 0, 1;
L_0x7fffd9d45120 .part L_0x7fffd9d480d0, 0, 1;
L_0x7fffd9d45e70 .part L_0x7fffd9d47eb0, 1, 1;
L_0x7fffd9d46020 .part L_0x7fffd9d480d0, 1, 1;
L_0x7fffd9d46c80 .part L_0x7fffd9d47eb0, 2, 1;
L_0x7fffd9d46e30 .part L_0x7fffd9d480d0, 2, 1;
L_0x7fffd9d47b70 .concat8 [ 1 1 1 1], L_0x7fffd9d44d60, L_0x7fffd9d45c60, L_0x7fffd9d46a70, L_0x7fffd9d47960;
L_0x7fffd9d47c10 .part L_0x7fffd9d47eb0, 3, 1;
L_0x7fffd9d47e10 .part L_0x7fffd9d480d0, 3, 1;
L_0x7fffd9d48200 .part v0x7fffd9d43de0_0, 1, 1;
L_0x7fffd9d48450 .part v0x7fffd9d43de0_0, 1, 1;
L_0x7fffd9d485b0 .part v0x7fffd9d43de0_0, 0, 1;
L_0x7fffd9d48890 .part v0x7fffd9d43de0_0, 0, 1;
L_0x7fffd9d48d00 .part v0x7fffd9d43de0_0, 0, 1;
L_0x7fffd9d48e20 .part v0x7fffd9d43de0_0, 1, 1;
L_0x7fffd9d48ff0 .part L_0x7fffd9d47b70, 3, 1;
L_0x7fffd9d49170 .cmp/eq 4, L_0x7fffd9d47b70, L_0x7f222b2e03c0;
L_0x7fffd9d492a0 .functor MUXZ 1, L_0x7f222b2e0450, L_0x7f222b2e0408, L_0x7fffd9d49170, C4<>;
S_0x7fffd9d34a90 .scope module, "cal0" "cal" 3 17, 4 3 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x7fffd9d37210_0 .net "a", 0 0, L_0x7fffd9d44f70;  1 drivers
v0x7fffd9d37320_0 .net "b", 0 0, L_0x7fffd9d45120;  1 drivers
v0x7fffd9d37430_0 .net "c_in", 0 0, L_0x7fffd9d48650;  alias, 1 drivers
v0x7fffd9d374d0_0 .net "c_out", 0 0, L_0x7fffd9d445a0;  alias, 1 drivers
v0x7fffd9d37570_0 .net "l", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
v0x7fffd9d37660_0 .net "out", 0 0, L_0x7fffd9d44d60;  1 drivers
v0x7fffd9d37730_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d37820_0 .net "s_cl", 0 0, v0x7fffd9d35550_0;  1 drivers
v0x7fffd9d378c0_0 .net "s_fa", 0 0, L_0x7fffd9d44640;  1 drivers
S_0x7fffd9d34d10 .scope module, "cl1" "cl" 4 7, 5 3 0, S_0x7fffd9d34a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x7fffd9d44200 .functor AND 1, L_0x7fffd9d44f70, L_0x7fffd9d45120, C4<1>, C4<1>;
L_0x7fffd9d44270 .functor OR 1, L_0x7fffd9d44f70, L_0x7fffd9d45120, C4<0>, C4<0>;
L_0x7fffd9d44450 .functor XOR 1, L_0x7fffd9d44f70, L_0x7fffd9d45120, C4<0>, C4<0>;
L_0x7fffd9d444e0 .functor NOT 1, L_0x7fffd9d44f70, C4<0>, C4<0>, C4<0>;
v0x7fffd9d35800_0 .net "a", 0 0, L_0x7fffd9d44f70;  alias, 1 drivers
v0x7fffd9d358e0_0 .net "b", 0 0, L_0x7fffd9d45120;  alias, 1 drivers
v0x7fffd9d359a0_0 .net "out", 0 0, v0x7fffd9d35550_0;  alias, 1 drivers
v0x7fffd9d35a40_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d35ae0_0 .net "s_and", 0 0, L_0x7fffd9d44200;  1 drivers
v0x7fffd9d35bd0_0 .net "s_not", 0 0, L_0x7fffd9d444e0;  1 drivers
v0x7fffd9d35ca0_0 .net "s_or", 0 0, L_0x7fffd9d44270;  1 drivers
v0x7fffd9d35d70_0 .net "s_xor", 0 0, L_0x7fffd9d44450;  1 drivers
S_0x7fffd9d34f70 .scope module, "mux1" "mux4_1" 5 12, 6 4 0, S_0x7fffd9d34d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x7fffd9d35250_0 .net "a", 0 0, L_0x7fffd9d44200;  alias, 1 drivers
v0x7fffd9d35330_0 .net "b", 0 0, L_0x7fffd9d44270;  alias, 1 drivers
v0x7fffd9d353f0_0 .net "c", 0 0, L_0x7fffd9d44450;  alias, 1 drivers
v0x7fffd9d35490_0 .net "d", 0 0, L_0x7fffd9d444e0;  alias, 1 drivers
v0x7fffd9d35550_0 .var "out", 0 0;
v0x7fffd9d35660_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
E_0x7fffd9cd80d0/0 .event edge, v0x7fffd9d35660_0, v0x7fffd9d35490_0, v0x7fffd9d353f0_0, v0x7fffd9d35330_0;
E_0x7fffd9cd80d0/1 .event edge, v0x7fffd9d35250_0;
E_0x7fffd9cd80d0 .event/or E_0x7fffd9cd80d0/0, E_0x7fffd9cd80d0/1;
S_0x7fffd9d35e70 .scope module, "fa1" "fa" 4 8, 7 3 0, S_0x7fffd9d34a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f222b2e0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d360c0_0 .net *"_s10", 0 0, L_0x7f222b2e0060;  1 drivers
v0x7fffd9d36180_0 .net *"_s11", 1 0, L_0x7fffd9d44940;  1 drivers
v0x7fffd9d36260_0 .net *"_s13", 1 0, L_0x7fffd9d44af0;  1 drivers
L_0x7f222b2e00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d36350_0 .net *"_s16", 0 0, L_0x7f222b2e00a8;  1 drivers
v0x7fffd9d36430_0 .net *"_s17", 1 0, L_0x7fffd9d44c20;  1 drivers
v0x7fffd9d36560_0 .net *"_s3", 1 0, L_0x7fffd9d44730;  1 drivers
L_0x7f222b2e0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d36640_0 .net *"_s6", 0 0, L_0x7f222b2e0018;  1 drivers
v0x7fffd9d36720_0 .net *"_s7", 1 0, L_0x7fffd9d44820;  1 drivers
v0x7fffd9d36800_0 .net "a", 0 0, L_0x7fffd9d44f70;  alias, 1 drivers
v0x7fffd9d368a0_0 .net "b", 0 0, L_0x7fffd9d45120;  alias, 1 drivers
v0x7fffd9d36970_0 .net "cin", 0 0, L_0x7fffd9d48650;  alias, 1 drivers
v0x7fffd9d36a10_0 .net "cout", 0 0, L_0x7fffd9d445a0;  alias, 1 drivers
v0x7fffd9d36ab0_0 .net "sum", 0 0, L_0x7fffd9d44640;  alias, 1 drivers
L_0x7fffd9d445a0 .part L_0x7fffd9d44c20, 1, 1;
L_0x7fffd9d44640 .part L_0x7fffd9d44c20, 0, 1;
L_0x7fffd9d44730 .concat [ 1 1 0 0], L_0x7fffd9d44f70, L_0x7f222b2e0018;
L_0x7fffd9d44820 .concat [ 1 1 0 0], L_0x7fffd9d45120, L_0x7f222b2e0060;
L_0x7fffd9d44940 .arith/sum 2, L_0x7fffd9d44730, L_0x7fffd9d44820;
L_0x7fffd9d44af0 .concat [ 1 1 0 0], L_0x7fffd9d48650, L_0x7f222b2e00a8;
L_0x7fffd9d44c20 .arith/sum 2, L_0x7fffd9d44940, L_0x7fffd9d44af0;
S_0x7fffd9d36c40 .scope module, "mux" "mux2_1" 4 10, 8 1 0, S_0x7fffd9d34a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x7fffd9d36e60_0 .net "a", 0 0, L_0x7fffd9d44640;  alias, 1 drivers
v0x7fffd9d36f30_0 .net "b", 0 0, v0x7fffd9d35550_0;  alias, 1 drivers
v0x7fffd9d37020_0 .net "out", 0 0, L_0x7fffd9d44d60;  alias, 1 drivers
v0x7fffd9d370c0_0 .net "s", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
L_0x7fffd9d44d60 .functor MUXZ 1, L_0x7fffd9d44640, v0x7fffd9d35550_0, v0x7fffd9d43d40_0, C4<>;
S_0x7fffd9d379a0 .scope module, "cal1" "cal" 3 18, 4 3 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x7fffd9d3a260_0 .net "a", 0 0, L_0x7fffd9d45e70;  1 drivers
v0x7fffd9d3a370_0 .net "b", 0 0, L_0x7fffd9d46020;  1 drivers
v0x7fffd9d3a480_0 .net "c_in", 0 0, L_0x7fffd9d445a0;  alias, 1 drivers
v0x7fffd9d3a520_0 .net "c_out", 0 0, L_0x7fffd9d45480;  alias, 1 drivers
v0x7fffd9d3a5c0_0 .net "l", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
v0x7fffd9d3a6b0_0 .net "out", 0 0, L_0x7fffd9d45c60;  1 drivers
v0x7fffd9d3a750_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d3a7f0_0 .net "s_cl", 0 0, v0x7fffd9d38460_0;  1 drivers
v0x7fffd9d3a890_0 .net "s_fa", 0 0, L_0x7fffd9d45520;  1 drivers
S_0x7fffd9d37c40 .scope module, "cl1" "cl" 4 7, 5 3 0, S_0x7fffd9d379a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x7fffd9d449e0 .functor AND 1, L_0x7fffd9d45e70, L_0x7fffd9d46020, C4<1>, C4<1>;
L_0x7fffd9d45210 .functor OR 1, L_0x7fffd9d45e70, L_0x7fffd9d46020, C4<0>, C4<0>;
L_0x7fffd9d45360 .functor XOR 1, L_0x7fffd9d45e70, L_0x7fffd9d46020, C4<0>, C4<0>;
L_0x7fffd9d453f0 .functor NOT 1, L_0x7fffd9d45e70, C4<0>, C4<0>, C4<0>;
v0x7fffd9d38730_0 .net "a", 0 0, L_0x7fffd9d45e70;  alias, 1 drivers
v0x7fffd9d38810_0 .net "b", 0 0, L_0x7fffd9d46020;  alias, 1 drivers
v0x7fffd9d388d0_0 .net "out", 0 0, v0x7fffd9d38460_0;  alias, 1 drivers
v0x7fffd9d389a0_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d38ad0_0 .net "s_and", 0 0, L_0x7fffd9d449e0;  1 drivers
v0x7fffd9d38b70_0 .net "s_not", 0 0, L_0x7fffd9d453f0;  1 drivers
v0x7fffd9d38c40_0 .net "s_or", 0 0, L_0x7fffd9d45210;  1 drivers
v0x7fffd9d38d10_0 .net "s_xor", 0 0, L_0x7fffd9d45360;  1 drivers
S_0x7fffd9d37e80 .scope module, "mux1" "mux4_1" 5 12, 6 4 0, S_0x7fffd9d37c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x7fffd9d38160_0 .net "a", 0 0, L_0x7fffd9d449e0;  alias, 1 drivers
v0x7fffd9d38240_0 .net "b", 0 0, L_0x7fffd9d45210;  alias, 1 drivers
v0x7fffd9d38300_0 .net "c", 0 0, L_0x7fffd9d45360;  alias, 1 drivers
v0x7fffd9d383a0_0 .net "d", 0 0, L_0x7fffd9d453f0;  alias, 1 drivers
v0x7fffd9d38460_0 .var "out", 0 0;
v0x7fffd9d38570_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
E_0x7fffd9d17500/0 .event edge, v0x7fffd9d35660_0, v0x7fffd9d383a0_0, v0x7fffd9d38300_0, v0x7fffd9d38240_0;
E_0x7fffd9d17500/1 .event edge, v0x7fffd9d38160_0;
E_0x7fffd9d17500 .event/or E_0x7fffd9d17500/0, E_0x7fffd9d17500/1;
S_0x7fffd9d38e10 .scope module, "fa1" "fa" 4 8, 7 3 0, S_0x7fffd9d379a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f222b2e0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d39060_0 .net *"_s10", 0 0, L_0x7f222b2e0138;  1 drivers
v0x7fffd9d39140_0 .net *"_s11", 1 0, L_0x7fffd9d45840;  1 drivers
v0x7fffd9d39220_0 .net *"_s13", 1 0, L_0x7fffd9d459f0;  1 drivers
L_0x7f222b2e0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d39310_0 .net *"_s16", 0 0, L_0x7f222b2e0180;  1 drivers
v0x7fffd9d393f0_0 .net *"_s17", 1 0, L_0x7fffd9d45b20;  1 drivers
v0x7fffd9d39520_0 .net *"_s3", 1 0, L_0x7fffd9d45610;  1 drivers
L_0x7f222b2e00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d39600_0 .net *"_s6", 0 0, L_0x7f222b2e00f0;  1 drivers
v0x7fffd9d396e0_0 .net *"_s7", 1 0, L_0x7fffd9d45700;  1 drivers
v0x7fffd9d397c0_0 .net "a", 0 0, L_0x7fffd9d45e70;  alias, 1 drivers
v0x7fffd9d398f0_0 .net "b", 0 0, L_0x7fffd9d46020;  alias, 1 drivers
v0x7fffd9d399c0_0 .net "cin", 0 0, L_0x7fffd9d445a0;  alias, 1 drivers
v0x7fffd9d39a60_0 .net "cout", 0 0, L_0x7fffd9d45480;  alias, 1 drivers
v0x7fffd9d39b00_0 .net "sum", 0 0, L_0x7fffd9d45520;  alias, 1 drivers
L_0x7fffd9d45480 .part L_0x7fffd9d45b20, 1, 1;
L_0x7fffd9d45520 .part L_0x7fffd9d45b20, 0, 1;
L_0x7fffd9d45610 .concat [ 1 1 0 0], L_0x7fffd9d45e70, L_0x7f222b2e00f0;
L_0x7fffd9d45700 .concat [ 1 1 0 0], L_0x7fffd9d46020, L_0x7f222b2e0138;
L_0x7fffd9d45840 .arith/sum 2, L_0x7fffd9d45610, L_0x7fffd9d45700;
L_0x7fffd9d459f0 .concat [ 1 1 0 0], L_0x7fffd9d445a0, L_0x7f222b2e0180;
L_0x7fffd9d45b20 .arith/sum 2, L_0x7fffd9d45840, L_0x7fffd9d459f0;
S_0x7fffd9d39c40 .scope module, "mux" "mux2_1" 4 10, 8 1 0, S_0x7fffd9d379a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x7fffd9d39eb0_0 .net "a", 0 0, L_0x7fffd9d45520;  alias, 1 drivers
v0x7fffd9d39f80_0 .net "b", 0 0, v0x7fffd9d38460_0;  alias, 1 drivers
v0x7fffd9d3a070_0 .net "out", 0 0, L_0x7fffd9d45c60;  alias, 1 drivers
v0x7fffd9d3a110_0 .net "s", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
L_0x7fffd9d45c60 .functor MUXZ 1, L_0x7fffd9d45520, v0x7fffd9d38460_0, v0x7fffd9d43d40_0, C4<>;
S_0x7fffd9d3aa40 .scope module, "cal2" "cal" 3 19, 4 3 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x7fffd9d3d3c0_0 .net "a", 0 0, L_0x7fffd9d46c80;  1 drivers
v0x7fffd9d3d480_0 .net "b", 0 0, L_0x7fffd9d46e30;  1 drivers
v0x7fffd9d3d590_0 .net "c_in", 0 0, L_0x7fffd9d45480;  alias, 1 drivers
v0x7fffd9d3d630_0 .net "c_out", 0 0, L_0x7fffd9d462a0;  alias, 1 drivers
v0x7fffd9d3d6d0_0 .net "l", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
v0x7fffd9d3d7c0_0 .net "out", 0 0, L_0x7fffd9d46a70;  1 drivers
v0x7fffd9d3d860_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d3d900_0 .net "s_cl", 0 0, v0x7fffd9d3b590_0;  1 drivers
v0x7fffd9d3d9a0_0 .net "s_fa", 0 0, L_0x7fffd9d46340;  1 drivers
S_0x7fffd9d3acc0 .scope module, "cl1" "cl" 4 7, 5 3 0, S_0x7fffd9d3aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x7fffd9d458e0 .functor AND 1, L_0x7fffd9d46c80, L_0x7fffd9d46e30, C4<1>, C4<1>;
L_0x7fffd9d460c0 .functor OR 1, L_0x7fffd9d46c80, L_0x7fffd9d46e30, C4<0>, C4<0>;
L_0x7fffd9d461c0 .functor XOR 1, L_0x7fffd9d46c80, L_0x7fffd9d46e30, C4<0>, C4<0>;
L_0x7fffd9d46230 .functor NOT 1, L_0x7fffd9d46c80, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3b860_0 .net "a", 0 0, L_0x7fffd9d46c80;  alias, 1 drivers
v0x7fffd9d3b940_0 .net "b", 0 0, L_0x7fffd9d46e30;  alias, 1 drivers
v0x7fffd9d3ba00_0 .net "out", 0 0, v0x7fffd9d3b590_0;  alias, 1 drivers
v0x7fffd9d3bad0_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d3bb70_0 .net "s_and", 0 0, L_0x7fffd9d458e0;  1 drivers
v0x7fffd9d3bc60_0 .net "s_not", 0 0, L_0x7fffd9d46230;  1 drivers
v0x7fffd9d3bd30_0 .net "s_or", 0 0, L_0x7fffd9d460c0;  1 drivers
v0x7fffd9d3be00_0 .net "s_xor", 0 0, L_0x7fffd9d461c0;  1 drivers
S_0x7fffd9d3af00 .scope module, "mux1" "mux4_1" 5 12, 6 4 0, S_0x7fffd9d3acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x7fffd9d3b260_0 .net "a", 0 0, L_0x7fffd9d458e0;  alias, 1 drivers
v0x7fffd9d3b340_0 .net "b", 0 0, L_0x7fffd9d460c0;  alias, 1 drivers
v0x7fffd9d3b400_0 .net "c", 0 0, L_0x7fffd9d461c0;  alias, 1 drivers
v0x7fffd9d3b4d0_0 .net "d", 0 0, L_0x7fffd9d46230;  alias, 1 drivers
v0x7fffd9d3b590_0 .var "out", 0 0;
v0x7fffd9d3b6a0_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
E_0x7fffd9d3b1d0/0 .event edge, v0x7fffd9d35660_0, v0x7fffd9d3b4d0_0, v0x7fffd9d3b400_0, v0x7fffd9d3b340_0;
E_0x7fffd9d3b1d0/1 .event edge, v0x7fffd9d3b260_0;
E_0x7fffd9d3b1d0 .event/or E_0x7fffd9d3b1d0/0, E_0x7fffd9d3b1d0/1;
S_0x7fffd9d3bf00 .scope module, "fa1" "fa" 4 8, 7 3 0, S_0x7fffd9d3aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f222b2e0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3c150_0 .net *"_s10", 0 0, L_0x7f222b2e0210;  1 drivers
v0x7fffd9d3c230_0 .net *"_s11", 1 0, L_0x7fffd9d46610;  1 drivers
v0x7fffd9d3c310_0 .net *"_s13", 1 0, L_0x7fffd9d467c0;  1 drivers
L_0x7f222b2e0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3c400_0 .net *"_s16", 0 0, L_0x7f222b2e0258;  1 drivers
v0x7fffd9d3c4e0_0 .net *"_s17", 1 0, L_0x7fffd9d46980;  1 drivers
v0x7fffd9d3c610_0 .net *"_s3", 1 0, L_0x7fffd9d46430;  1 drivers
L_0x7f222b2e01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3c6f0_0 .net *"_s6", 0 0, L_0x7f222b2e01c8;  1 drivers
v0x7fffd9d3c7d0_0 .net *"_s7", 1 0, L_0x7fffd9d46520;  1 drivers
v0x7fffd9d3c8b0_0 .net "a", 0 0, L_0x7fffd9d46c80;  alias, 1 drivers
v0x7fffd9d3c9e0_0 .net "b", 0 0, L_0x7fffd9d46e30;  alias, 1 drivers
v0x7fffd9d3cab0_0 .net "cin", 0 0, L_0x7fffd9d45480;  alias, 1 drivers
v0x7fffd9d3cb50_0 .net "cout", 0 0, L_0x7fffd9d462a0;  alias, 1 drivers
v0x7fffd9d3cbf0_0 .net "sum", 0 0, L_0x7fffd9d46340;  alias, 1 drivers
L_0x7fffd9d462a0 .part L_0x7fffd9d46980, 1, 1;
L_0x7fffd9d46340 .part L_0x7fffd9d46980, 0, 1;
L_0x7fffd9d46430 .concat [ 1 1 0 0], L_0x7fffd9d46c80, L_0x7f222b2e01c8;
L_0x7fffd9d46520 .concat [ 1 1 0 0], L_0x7fffd9d46e30, L_0x7f222b2e0210;
L_0x7fffd9d46610 .arith/sum 2, L_0x7fffd9d46430, L_0x7fffd9d46520;
L_0x7fffd9d467c0 .concat [ 1 1 0 0], L_0x7fffd9d45480, L_0x7f222b2e0258;
L_0x7fffd9d46980 .arith/sum 2, L_0x7fffd9d46610, L_0x7fffd9d467c0;
S_0x7fffd9d3cd30 .scope module, "mux" "mux2_1" 4 10, 8 1 0, S_0x7fffd9d3aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x7fffd9d3cfa0_0 .net "a", 0 0, L_0x7fffd9d46340;  alias, 1 drivers
v0x7fffd9d3d070_0 .net "b", 0 0, v0x7fffd9d3b590_0;  alias, 1 drivers
v0x7fffd9d3d160_0 .net "out", 0 0, L_0x7fffd9d46a70;  alias, 1 drivers
v0x7fffd9d3d200_0 .net "s", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
L_0x7fffd9d46a70 .functor MUXZ 1, L_0x7fffd9d46340, v0x7fffd9d3b590_0, v0x7fffd9d43d40_0, C4<>;
S_0x7fffd9d3dac0 .scope module, "cal3" "cal" 3 20, 4 3 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x7fffd9d403a0_0 .net "a", 0 0, L_0x7fffd9d47c10;  1 drivers
v0x7fffd9d404b0_0 .net "b", 0 0, L_0x7fffd9d47e10;  1 drivers
v0x7fffd9d405c0_0 .net "c_in", 0 0, L_0x7fffd9d462a0;  alias, 1 drivers
v0x7fffd9d40660_0 .net "c_out", 0 0, L_0x7fffd9d47230;  alias, 1 drivers
v0x7fffd9d40700_0 .net "l", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
v0x7fffd9d407f0_0 .net "out", 0 0, L_0x7fffd9d47960;  1 drivers
v0x7fffd9d40890_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d40930_0 .net "s_cl", 0 0, v0x7fffd9d3e600_0;  1 drivers
v0x7fffd9d409d0_0 .net "s_fa", 0 0, L_0x7fffd9d47360;  1 drivers
S_0x7fffd9d3dd40 .scope module, "cl1" "cl" 4 7, 5 3 0, S_0x7fffd9d3dac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x7fffd9d466b0 .functor AND 1, L_0x7fffd9d47c10, L_0x7fffd9d47e10, C4<1>, C4<1>;
L_0x7fffd9d46fa0 .functor OR 1, L_0x7fffd9d47c10, L_0x7fffd9d47e10, C4<0>, C4<0>;
L_0x7fffd9d47130 .functor XOR 1, L_0x7fffd9d47c10, L_0x7fffd9d47e10, C4<0>, C4<0>;
L_0x7fffd9d471a0 .functor NOT 1, L_0x7fffd9d47c10, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3e8d0_0 .net "a", 0 0, L_0x7fffd9d47c10;  alias, 1 drivers
v0x7fffd9d3e9b0_0 .net "b", 0 0, L_0x7fffd9d47e10;  alias, 1 drivers
v0x7fffd9d3ea70_0 .net "out", 0 0, v0x7fffd9d3e600_0;  alias, 1 drivers
v0x7fffd9d3eb40_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
v0x7fffd9d3ebe0_0 .net "s_and", 0 0, L_0x7fffd9d466b0;  1 drivers
v0x7fffd9d3ecd0_0 .net "s_not", 0 0, L_0x7fffd9d471a0;  1 drivers
v0x7fffd9d3eda0_0 .net "s_or", 0 0, L_0x7fffd9d46fa0;  1 drivers
v0x7fffd9d3ee70_0 .net "s_xor", 0 0, L_0x7fffd9d47130;  1 drivers
S_0x7fffd9d3dfa0 .scope module, "mux1" "mux4_1" 5 12, 6 4 0, S_0x7fffd9d3dd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x7fffd9d3e300_0 .net "a", 0 0, L_0x7fffd9d466b0;  alias, 1 drivers
v0x7fffd9d3e3e0_0 .net "b", 0 0, L_0x7fffd9d46fa0;  alias, 1 drivers
v0x7fffd9d3e4a0_0 .net "c", 0 0, L_0x7fffd9d47130;  alias, 1 drivers
v0x7fffd9d3e540_0 .net "d", 0 0, L_0x7fffd9d471a0;  alias, 1 drivers
v0x7fffd9d3e600_0 .var "out", 0 0;
v0x7fffd9d3e710_0 .net "s", 1 0, v0x7fffd9d43de0_0;  alias, 1 drivers
E_0x7fffd9d3e270/0 .event edge, v0x7fffd9d35660_0, v0x7fffd9d3e540_0, v0x7fffd9d3e4a0_0, v0x7fffd9d3e3e0_0;
E_0x7fffd9d3e270/1 .event edge, v0x7fffd9d3e300_0;
E_0x7fffd9d3e270 .event/or E_0x7fffd9d3e270/0, E_0x7fffd9d3e270/1;
S_0x7fffd9d3ef70 .scope module, "fa1" "fa" 4 8, 7 3 0, S_0x7fffd9d3dac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f222b2e02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3f1c0_0 .net *"_s10", 0 0, L_0x7f222b2e02e8;  1 drivers
v0x7fffd9d3f2a0_0 .net *"_s11", 1 0, L_0x7fffd9d47540;  1 drivers
v0x7fffd9d3f380_0 .net *"_s13", 1 0, L_0x7fffd9d476f0;  1 drivers
L_0x7f222b2e0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3f470_0 .net *"_s16", 0 0, L_0x7f222b2e0330;  1 drivers
v0x7fffd9d3f550_0 .net *"_s17", 1 0, L_0x7fffd9d47820;  1 drivers
v0x7fffd9d3f680_0 .net *"_s3", 1 0, L_0x7fffd9d47400;  1 drivers
L_0x7f222b2e02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d3f760_0 .net *"_s6", 0 0, L_0x7f222b2e02a0;  1 drivers
v0x7fffd9d3f840_0 .net *"_s7", 1 0, L_0x7fffd9d474a0;  1 drivers
v0x7fffd9d3f920_0 .net "a", 0 0, L_0x7fffd9d47c10;  alias, 1 drivers
v0x7fffd9d3fa50_0 .net "b", 0 0, L_0x7fffd9d47e10;  alias, 1 drivers
v0x7fffd9d3fb20_0 .net "cin", 0 0, L_0x7fffd9d462a0;  alias, 1 drivers
v0x7fffd9d3fbc0_0 .net "cout", 0 0, L_0x7fffd9d47230;  alias, 1 drivers
v0x7fffd9d3fc60_0 .net "sum", 0 0, L_0x7fffd9d47360;  alias, 1 drivers
L_0x7fffd9d47230 .part L_0x7fffd9d47820, 1, 1;
L_0x7fffd9d47360 .part L_0x7fffd9d47820, 0, 1;
L_0x7fffd9d47400 .concat [ 1 1 0 0], L_0x7fffd9d47c10, L_0x7f222b2e02a0;
L_0x7fffd9d474a0 .concat [ 1 1 0 0], L_0x7fffd9d47e10, L_0x7f222b2e02e8;
L_0x7fffd9d47540 .arith/sum 2, L_0x7fffd9d47400, L_0x7fffd9d474a0;
L_0x7fffd9d476f0 .concat [ 1 1 0 0], L_0x7fffd9d462a0, L_0x7f222b2e0330;
L_0x7fffd9d47820 .arith/sum 2, L_0x7fffd9d47540, L_0x7fffd9d476f0;
S_0x7fffd9d3fda0 .scope module, "mux" "mux2_1" 4 10, 8 1 0, S_0x7fffd9d3dac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x7fffd9d40010_0 .net "a", 0 0, L_0x7fffd9d47360;  alias, 1 drivers
v0x7fffd9d400e0_0 .net "b", 0 0, v0x7fffd9d3e600_0;  alias, 1 drivers
v0x7fffd9d401d0_0 .net "out", 0 0, L_0x7fffd9d47960;  alias, 1 drivers
v0x7fffd9d40270_0 .net "s", 0 0, v0x7fffd9d43d40_0;  alias, 1 drivers
L_0x7fffd9d47960 .functor MUXZ 1, L_0x7fffd9d47360, v0x7fffd9d3e600_0, v0x7fffd9d43d40_0, C4<>;
S_0x7fffd9d40b80 .scope module, "comp1" "compl1" 3 25, 9 1 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Sal"
    .port_info 1 /INPUT 4 "Ent"
    .port_info 2 /INPUT 1 "cpl"
L_0x7fffd9d475e0 .functor NOT 4, L_0x7fffd9d47f50, C4<0000>, C4<0000>, C4<0000>;
v0x7fffd9d40e10_0 .net "Ent", 3 0, L_0x7fffd9d47f50;  alias, 1 drivers
v0x7fffd9d40f10_0 .net "Sal", 3 0, L_0x7fffd9d480d0;  alias, 1 drivers
v0x7fffd9d40ff0_0 .net *"_s0", 3 0, L_0x7fffd9d475e0;  1 drivers
v0x7fffd9d410b0_0 .net "cpl", 0 0, L_0x7fffd9d48bf0;  alias, 1 drivers
L_0x7fffd9d480d0 .functor MUXZ 4, L_0x7fffd9d47f50, L_0x7fffd9d475e0, L_0x7fffd9d48bf0, C4<>;
S_0x7fffd9d411f0 .scope module, "mux1" "mux2_4" 3 23, 10 1 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x7f222b2e0378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffd9d41430_0 .net "a", 3 0, L_0x7f222b2e0378;  1 drivers
v0x7fffd9d41510_0 .net "b", 3 0, v0x7fffd9d43bb0_0;  alias, 1 drivers
v0x7fffd9d415f0_0 .net "out", 3 0, L_0x7fffd9d47eb0;  alias, 1 drivers
v0x7fffd9d416b0_0 .net "s", 0 0, L_0x7fffd9d48370;  alias, 1 drivers
L_0x7fffd9d47eb0 .functor MUXZ 4, L_0x7f222b2e0378, v0x7fffd9d43bb0_0, L_0x7fffd9d48370, C4<>;
S_0x7fffd9d41820 .scope module, "mux2" "mux2_4" 3 24, 10 1 0, S_0x7fffd9d34780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
v0x7fffd9d41a60_0 .net "a", 3 0, v0x7fffd9d43bb0_0;  alias, 1 drivers
v0x7fffd9d41b70_0 .net "b", 3 0, v0x7fffd9d43c70_0;  alias, 1 drivers
v0x7fffd9d41c30_0 .net "out", 3 0, L_0x7fffd9d47f50;  alias, 1 drivers
v0x7fffd9d41d30_0 .net "s", 0 0, L_0x7fffd9d487d0;  alias, 1 drivers
L_0x7fffd9d47f50 .functor MUXZ 4, v0x7fffd9d43bb0_0, v0x7fffd9d43c70_0, L_0x7fffd9d487d0, C4<>;
    .scope S_0x7fffd9d34f70;
T_1 ;
    %wait E_0x7fffd9cd80d0;
    %load/vec4 v0x7fffd9d35660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d35550_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7fffd9d35250_0;
    %store/vec4 v0x7fffd9d35550_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fffd9d35330_0;
    %store/vec4 v0x7fffd9d35550_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fffd9d353f0_0;
    %store/vec4 v0x7fffd9d35550_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fffd9d35490_0;
    %store/vec4 v0x7fffd9d35550_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd9d37e80;
T_2 ;
    %wait E_0x7fffd9d17500;
    %load/vec4 v0x7fffd9d38570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d38460_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7fffd9d38160_0;
    %store/vec4 v0x7fffd9d38460_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7fffd9d38240_0;
    %store/vec4 v0x7fffd9d38460_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7fffd9d38300_0;
    %store/vec4 v0x7fffd9d38460_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7fffd9d383a0_0;
    %store/vec4 v0x7fffd9d38460_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd9d3af00;
T_3 ;
    %wait E_0x7fffd9d3b1d0;
    %load/vec4 v0x7fffd9d3b6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d3b590_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7fffd9d3b260_0;
    %store/vec4 v0x7fffd9d3b590_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7fffd9d3b340_0;
    %store/vec4 v0x7fffd9d3b590_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7fffd9d3b400_0;
    %store/vec4 v0x7fffd9d3b590_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7fffd9d3b4d0_0;
    %store/vec4 v0x7fffd9d3b590_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd9d3dfa0;
T_4 ;
    %wait E_0x7fffd9d3e270;
    %load/vec4 v0x7fffd9d3e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd9d3e600_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7fffd9d3e300_0;
    %store/vec4 v0x7fffd9d3e600_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7fffd9d3e3e0_0;
    %store/vec4 v0x7fffd9d3e600_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7fffd9d3e4a0_0;
    %store/vec4 v0x7fffd9d3e600_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7fffd9d3e540_0;
    %store/vec4 v0x7fffd9d3e600_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd9d155d0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd9d43ab0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd9d43d40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd9d43de0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd9d43bb0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd9d43c70_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x7fffd9d14520;
    %join;
    %load/vec4 v0x7fffd9d43c70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffd9d43c70_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffd9d43bb0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffd9d43bb0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffd9d43de0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd9d43de0_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffd9d43d40_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7fffd9d43d40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$display", "Encontradas %d operaciones erroneas", v0x7fffd9d43ab0_0 {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./alu_tb_t3.v";
    "alu_mod.v";
    "./cal.v";
    "./cl.v";
    "./mux4_1.v";
    "./fa.v";
    "./mux2_1.v";
    "./compl1.v";
    "./mux2_4.v";
