5 12 101 5 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd real5.4.vcd -o real5.4.cdd -v real5.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" real5.4.v 8 29 1
2 1 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" real5.4.v 0 18 1
2 2 13 50008 1 0 21004 0 0 1 16 0 0
2 3 13 10001 0 1 1410 0 0 1 1 a
2 4 13 10008 1 37 16 2 3
2 5 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 c000e 1 0 1004 0 0 64 20 1 4.7
2 8 15 60008 1 0 1004 0 0 64 20 1 3.2
2 9 15 6000e 1 d 1048 7 8 1 18 0 1 0 1 0 0
2 10 15 10001 0 1 1410 0 0 1 1 a
2 11 15 1000f 1 37 1a 9 10
2 12 16 20002 1 0 1008 0 0 32 48 5 0
2 13 16 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 17 c000e 1 0 1004 0 0 64 20 1 3.1
2 15 17 60008 1 0 1004 0 0 64 20 1 4.8
2 16 17 6000e 1 d 1044 14 15 1 18 0 1 1 0 0 0
2 17 17 10001 0 1 1410 0 0 1 1 a
2 18 17 1000f 1 37 16 16 17
4 18 0 0 0
4 13 0 18 0
4 11 0 13 13
4 6 0 11 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" real5.4.v 0 27 1
