// Seed: 705229344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9 = 1 * -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7
    , id_32,
    input tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    input uwire id_12,
    output tri id_13,
    input wor id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wire id_17,
    input wor id_18,
    input supply1 id_19,
    output tri id_20,
    input tri1 id_21,
    output supply1 id_22
    , id_33,
    output wire id_23,
    input tri1 id_24,
    output uwire id_25,
    input wire id_26,
    output wire id_27,
    input wand id_28,
    input uwire id_29,
    output wire id_30
);
  logic [1 : 1] id_34 = 1;
  nand primCall (
      id_23,
      id_21,
      id_24,
      id_14,
      id_12,
      id_3,
      id_10,
      id_7,
      id_0,
      id_11,
      id_19,
      id_15,
      id_9,
      id_17,
      id_34,
      id_18,
      id_8,
      id_33,
      id_29,
      id_5,
      id_32,
      id_16,
      id_26,
      id_28
  );
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_33,
      id_32,
      id_33,
      id_32,
      id_34
  );
endmodule
