#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 14 21:31:44 2015
# Process ID: 4532
# Log file: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_insert_ip.tcl
# open_project vivado_prj.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.2/data/ip'.
# update_ip_catalog -delete_ip {./ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0/component.xml} -repo_path {./ipcore} -quiet
# update_ip_catalog -add_ip {./ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0.zip} -repo_path {./ipcore}
INFO: [IP_Flow 19-949] Unzipped './ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0.zip' into repository 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore'
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set HDLCODERIPVLNV [get_property VLNV [get_ipdefs -filter {NAME==L3G4200D_SPI_hdl_dut_ipcore && VERSION==1.0}]]
# set HDLCODERIPINST L3G4200D_SPI_hdl_dut_ipcore_0
# set BDFILEPATH [get_files -quiet System.bd]
# open_bd_design $BDFILEPATH
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Successfully read diagram <System> from BD file <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd>
# create_bd_cell -type ip -vlnv $HDLCODERIPVLNV $HDLCODERIPINST
# connect_bd_intf_net [get_bd_intf_pins $HDLCODERIPINST/AXI4_Lite] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/IPCORE_CLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/IPCORE_RESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# create_bd_port -dir I -from 0 -to 0 SDO_pin
# connect_bd_net [get_bd_ports SDO_pin] [get_bd_pins $HDLCODERIPINST/SDO]
# create_bd_port -dir O -from 0 -to 0 SCLK_pin
# connect_bd_net [get_bd_ports SCLK_pin] [get_bd_pins $HDLCODERIPINST/SCLK]
# create_bd_port -dir O -from 0 -to 0 CS_pin
# connect_bd_net [get_bd_ports CS_pin] [get_bd_pins $HDLCODERIPINST/CS]
# create_bd_port -dir O -from 0 -to 0 SDI_pin
# connect_bd_net [get_bd_ports SDI_pin] [get_bd_pins $HDLCODERIPINST/SDI]
# create_bd_addr_seg -range {65536} -offset {0x40010000} [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs $HDLCODERIPINST/AXI4_Lite/reg0] SEG_${HDLCODERIPINST}_reg0
# make_wrapper -files $BDFILEPATH -top
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /L3G4200D_SPI_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /L3G4200D_SPI_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
Exporting to file C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hw_handoff/System.hwh
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd> 
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 303.758 ; gain = 57.055
# regsub -all "System.vhd" [get_files System.vhd] "System_wrapper.vhd" TOPFILEPATH
# add_files -norecurse $TOPFILEPATH
# update_compile_order -fileset sources_1
# validate_bd_design
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /L3G4200D_SPI_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /L3G4200D_SPI_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
# save_bd_design
Wrote  : <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd> 
# add_files -fileset constrs_1 -norecurse vivado_constraint.xdc
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 21:31:55 2015...
