Release 10.1.03 Map K.39 (lin64)
Xilinx Map Application Log File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -xe n -detail -ol high -cm speed
-register_duplication -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off
nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Fri May  9 14:23:34 2025

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:41a42ba6) REAL time: 4 mins 34 secs 

Phase 2.7
Phase 2.7 (Checksum:41a42ba6) REAL time: 4 mins 34 secs 

Phase 3.31
Phase 3.31 (Checksum:41a42ba6) REAL time: 4 mins 34 secs 

Phase 4.2

.
Phase 4.2 (Checksum:41aa480f) REAL time: 4 mins 42 secs 

Phase 5.30
Phase 5.30 (Checksum:41aa480f) REAL time: 4 mins 42 secs 

Phase 6.3
Phase 6.3 (Checksum:41aa480f) REAL time: 4 mins 43 secs 

Phase 7.5
Phase 7.5 (Checksum:41aa480f) REAL time: 4 mins 44 secs 

Phase 8.4
..........................
...................................................
Phase 8.4 (Checksum:41aa480f) REAL time: 6 mins 46 secs 

Phase 9.28
Phase 9.28 (Checksum:41aa480f) REAL time: 6 mins 54 secs 

Phase 10.8
............................
......................................................................................
.....
.............................................................................................
...............
...............
