#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fe4e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe4fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1ff58b0 .functor NOT 1, L_0x2023380, C4<0>, C4<0>, C4<0>;
L_0x2023110 .functor XOR 25, L_0x2022fd0, L_0x2023070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2023270 .functor XOR 25, L_0x2023110, L_0x20231d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x201cb40_0 .net *"_ivl_10", 24 0, L_0x20231d0;  1 drivers
v0x201cc40_0 .net *"_ivl_12", 24 0, L_0x2023270;  1 drivers
v0x201cd20_0 .net *"_ivl_2", 24 0, L_0x2022f30;  1 drivers
v0x201cde0_0 .net *"_ivl_4", 24 0, L_0x2022fd0;  1 drivers
v0x201cec0_0 .net *"_ivl_6", 24 0, L_0x2023070;  1 drivers
v0x201cff0_0 .net *"_ivl_8", 24 0, L_0x2023110;  1 drivers
v0x201d0d0_0 .net "a", 0 0, v0x2018d30_0;  1 drivers
v0x201d170_0 .net "b", 0 0, v0x2018df0_0;  1 drivers
v0x201d210_0 .net "c", 0 0, v0x2018e90_0;  1 drivers
v0x201d2b0_0 .var "clk", 0 0;
v0x201d350_0 .net "d", 0 0, v0x2018fd0_0;  1 drivers
v0x201d3f0_0 .net "e", 0 0, v0x20190c0_0;  1 drivers
v0x201d490_0 .net "out_dut", 24 0, L_0x201f7f0;  1 drivers
v0x201d530_0 .net "out_ref", 24 0, L_0x1ff5f90;  1 drivers
v0x201d5d0_0 .var/2u "stats1", 159 0;
v0x201d690_0 .var/2u "strobe", 0 0;
v0x201d750_0 .net "tb_match", 0 0, L_0x2023380;  1 drivers
v0x201d810_0 .net "tb_mismatch", 0 0, L_0x1ff58b0;  1 drivers
L_0x2022f30 .concat [ 25 0 0 0], L_0x1ff5f90;
L_0x2022fd0 .concat [ 25 0 0 0], L_0x1ff5f90;
L_0x2023070 .concat [ 25 0 0 0], L_0x201f7f0;
L_0x20231d0 .concat [ 25 0 0 0], L_0x1ff5f90;
L_0x2023380 .cmp/eeq 25, L_0x2022f30, L_0x2023270;
S_0x1fe5140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1fe4fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1fe58c0 .functor NOT 25, L_0x201e350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1ff5f90 .functor XOR 25, L_0x1fe58c0, L_0x201e4a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1ff2620_0 .net *"_ivl_0", 4 0, L_0x201d8f0;  1 drivers
v0x1ff2f20_0 .net *"_ivl_10", 24 0, L_0x201e350;  1 drivers
v0x1ff3820_0 .net *"_ivl_12", 24 0, L_0x1fe58c0;  1 drivers
v0x2018080_0 .net *"_ivl_14", 24 0, L_0x201e4a0;  1 drivers
v0x2018160_0 .net *"_ivl_2", 4 0, L_0x201daa0;  1 drivers
v0x2018290_0 .net *"_ivl_4", 4 0, L_0x201dcc0;  1 drivers
v0x2018370_0 .net *"_ivl_6", 4 0, L_0x201dee0;  1 drivers
v0x2018450_0 .net *"_ivl_8", 4 0, L_0x201e130;  1 drivers
v0x2018530_0 .net "a", 0 0, v0x2018d30_0;  alias, 1 drivers
v0x20185f0_0 .net "b", 0 0, v0x2018df0_0;  alias, 1 drivers
v0x20186b0_0 .net "c", 0 0, v0x2018e90_0;  alias, 1 drivers
v0x2018770_0 .net "d", 0 0, v0x2018fd0_0;  alias, 1 drivers
v0x2018830_0 .net "e", 0 0, v0x20190c0_0;  alias, 1 drivers
v0x20188f0_0 .net "out", 24 0, L_0x1ff5f90;  alias, 1 drivers
LS_0x201d8f0_0_0 .concat [ 1 1 1 1], v0x2018d30_0, v0x2018d30_0, v0x2018d30_0, v0x2018d30_0;
LS_0x201d8f0_0_4 .concat [ 1 0 0 0], v0x2018d30_0;
L_0x201d8f0 .concat [ 4 1 0 0], LS_0x201d8f0_0_0, LS_0x201d8f0_0_4;
LS_0x201daa0_0_0 .concat [ 1 1 1 1], v0x2018df0_0, v0x2018df0_0, v0x2018df0_0, v0x2018df0_0;
LS_0x201daa0_0_4 .concat [ 1 0 0 0], v0x2018df0_0;
L_0x201daa0 .concat [ 4 1 0 0], LS_0x201daa0_0_0, LS_0x201daa0_0_4;
LS_0x201dcc0_0_0 .concat [ 1 1 1 1], v0x2018e90_0, v0x2018e90_0, v0x2018e90_0, v0x2018e90_0;
LS_0x201dcc0_0_4 .concat [ 1 0 0 0], v0x2018e90_0;
L_0x201dcc0 .concat [ 4 1 0 0], LS_0x201dcc0_0_0, LS_0x201dcc0_0_4;
LS_0x201dee0_0_0 .concat [ 1 1 1 1], v0x2018fd0_0, v0x2018fd0_0, v0x2018fd0_0, v0x2018fd0_0;
LS_0x201dee0_0_4 .concat [ 1 0 0 0], v0x2018fd0_0;
L_0x201dee0 .concat [ 4 1 0 0], LS_0x201dee0_0_0, LS_0x201dee0_0_4;
LS_0x201e130_0_0 .concat [ 1 1 1 1], v0x20190c0_0, v0x20190c0_0, v0x20190c0_0, v0x20190c0_0;
LS_0x201e130_0_4 .concat [ 1 0 0 0], v0x20190c0_0;
L_0x201e130 .concat [ 4 1 0 0], LS_0x201e130_0_0, LS_0x201e130_0_4;
LS_0x201e350_0_0 .concat [ 5 5 5 5], L_0x201e130, L_0x201dee0, L_0x201dcc0, L_0x201daa0;
LS_0x201e350_0_4 .concat [ 5 0 0 0], L_0x201d8f0;
L_0x201e350 .concat [ 20 5 0 0], LS_0x201e350_0_0, LS_0x201e350_0_4;
LS_0x201e4a0_0_0 .concat [ 1 1 1 1], v0x20190c0_0, v0x2018fd0_0, v0x2018e90_0, v0x2018df0_0;
LS_0x201e4a0_0_4 .concat [ 1 1 1 1], v0x2018d30_0, v0x20190c0_0, v0x2018fd0_0, v0x2018e90_0;
LS_0x201e4a0_0_8 .concat [ 1 1 1 1], v0x2018df0_0, v0x2018d30_0, v0x20190c0_0, v0x2018fd0_0;
LS_0x201e4a0_0_12 .concat [ 1 1 1 1], v0x2018e90_0, v0x2018df0_0, v0x2018d30_0, v0x20190c0_0;
LS_0x201e4a0_0_16 .concat [ 1 1 1 1], v0x2018fd0_0, v0x2018e90_0, v0x2018df0_0, v0x2018d30_0;
LS_0x201e4a0_0_20 .concat [ 1 1 1 1], v0x20190c0_0, v0x2018fd0_0, v0x2018e90_0, v0x2018df0_0;
LS_0x201e4a0_0_24 .concat [ 1 0 0 0], v0x2018d30_0;
LS_0x201e4a0_1_0 .concat [ 4 4 4 4], LS_0x201e4a0_0_0, LS_0x201e4a0_0_4, LS_0x201e4a0_0_8, LS_0x201e4a0_0_12;
LS_0x201e4a0_1_4 .concat [ 4 4 1 0], LS_0x201e4a0_0_16, LS_0x201e4a0_0_20, LS_0x201e4a0_0_24;
L_0x201e4a0 .concat [ 16 9 0 0], LS_0x201e4a0_1_0, LS_0x201e4a0_1_4;
S_0x2018a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1fe4fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x2018d30_0 .var "a", 0 0;
v0x2018df0_0 .var "b", 0 0;
v0x2018e90_0 .var "c", 0 0;
v0x2018f30_0 .net "clk", 0 0, v0x201d2b0_0;  1 drivers
v0x2018fd0_0 .var "d", 0 0;
v0x20190c0_0 .var "e", 0 0;
E_0x1fe1da0/0 .event negedge, v0x2018f30_0;
E_0x1fe1da0/1 .event posedge, v0x2018f30_0;
E_0x1fe1da0 .event/or E_0x1fe1da0/0, E_0x1fe1da0/1;
S_0x2019180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1fe4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x201e710 .functor NOT 1, v0x2018d30_0, C4<0>, C4<0>, C4<0>;
L_0x201e780 .functor XOR 1, L_0x201e710, v0x2018d30_0, C4<0>, C4<0>;
L_0x201e840 .functor NOT 1, v0x2018d30_0, C4<0>, C4<0>, C4<0>;
L_0x201eac0 .functor XOR 1, L_0x201e840, v0x2018df0_0, C4<0>, C4<0>;
L_0x201eb80 .functor NOT 1, v0x2018d30_0, C4<0>, C4<0>, C4<0>;
L_0x201ebf0 .functor XOR 1, L_0x201eb80, v0x2018e90_0, C4<0>, C4<0>;
L_0x201ecf0 .functor NOT 1, v0x2018d30_0, C4<0>, C4<0>, C4<0>;
L_0x201ed60 .functor XOR 1, L_0x201ecf0, v0x2018fd0_0, C4<0>, C4<0>;
L_0x201ee70 .functor NOT 1, v0x2018d30_0, C4<0>, C4<0>, C4<0>;
L_0x201eee0 .functor XOR 1, L_0x201ee70, v0x20190c0_0, C4<0>, C4<0>;
L_0x201f000 .functor NOT 1, v0x2018df0_0, C4<0>, C4<0>, C4<0>;
L_0x201f070 .functor XOR 1, L_0x201f000, v0x2018d30_0, C4<0>, C4<0>;
L_0x201f150 .functor NOT 1, v0x2018df0_0, C4<0>, C4<0>, C4<0>;
L_0x201f3d0 .functor XOR 1, L_0x201f150, v0x2018df0_0, C4<0>, C4<0>;
L_0x201f0e0 .functor NOT 1, v0x2018df0_0, C4<0>, C4<0>, C4<0>;
L_0x201f510 .functor XOR 1, L_0x201f0e0, v0x2018e90_0, C4<0>, C4<0>;
L_0x201f690 .functor NOT 1, v0x2018df0_0, C4<0>, C4<0>, C4<0>;
L_0x201f700 .functor XOR 1, L_0x201f690, v0x2018fd0_0, C4<0>, C4<0>;
L_0x201f890 .functor NOT 1, v0x2018df0_0, C4<0>, C4<0>, C4<0>;
L_0x201f900 .functor XOR 1, L_0x201f890, v0x20190c0_0, C4<0>, C4<0>;
L_0x201faa0 .functor NOT 1, v0x2018e90_0, C4<0>, C4<0>, C4<0>;
L_0x201fd20 .functor XOR 1, L_0x201faa0, v0x2018d30_0, C4<0>, C4<0>;
L_0x201fed0 .functor NOT 1, v0x2018e90_0, C4<0>, C4<0>, C4<0>;
L_0x201ff40 .functor XOR 1, L_0x201fed0, v0x2018df0_0, C4<0>, C4<0>;
L_0x2020100 .functor NOT 1, v0x2018e90_0, C4<0>, C4<0>, C4<0>;
L_0x2020170 .functor XOR 1, L_0x2020100, v0x2018e90_0, C4<0>, C4<0>;
L_0x2020340 .functor NOT 1, v0x2018e90_0, C4<0>, C4<0>, C4<0>;
L_0x20203b0 .functor XOR 1, L_0x2020340, v0x2018fd0_0, C4<0>, C4<0>;
L_0x20207a0 .functor NOT 1, v0x2018e90_0, C4<0>, C4<0>, C4<0>;
L_0x2020810 .functor XOR 1, L_0x20207a0, v0x20190c0_0, C4<0>, C4<0>;
L_0x2020c10 .functor NOT 1, v0x2018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2020c80 .functor XOR 1, L_0x2020c10, v0x2018d30_0, C4<0>, C4<0>;
L_0x2020e80 .functor NOT 1, v0x2018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2020ef0 .functor XOR 1, L_0x2020e80, v0x2018df0_0, C4<0>, C4<0>;
L_0x2021100 .functor NOT 1, v0x2018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2021170 .functor XOR 1, L_0x2021100, v0x2018e90_0, C4<0>, C4<0>;
L_0x2021390 .functor NOT 1, v0x2018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2021400 .functor XOR 1, L_0x2021390, v0x2018fd0_0, C4<0>, C4<0>;
L_0x2021630 .functor NOT 1, v0x2018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x20216a0 .functor XOR 1, L_0x2021630, v0x20190c0_0, C4<0>, C4<0>;
L_0x20218e0 .functor NOT 1, v0x20190c0_0, C4<0>, C4<0>, C4<0>;
L_0x2021950 .functor XOR 1, L_0x20218e0, v0x2018d30_0, C4<0>, C4<0>;
L_0x2021ba0 .functor NOT 1, v0x20190c0_0, C4<0>, C4<0>, C4<0>;
L_0x2021c10 .functor XOR 1, L_0x2021ba0, v0x2018df0_0, C4<0>, C4<0>;
L_0x2021e70 .functor NOT 1, v0x20190c0_0, C4<0>, C4<0>, C4<0>;
L_0x2021ee0 .functor XOR 1, L_0x2021e70, v0x2018e90_0, C4<0>, C4<0>;
L_0x2022150 .functor NOT 1, v0x20190c0_0, C4<0>, C4<0>, C4<0>;
L_0x20221c0 .functor XOR 1, L_0x2022150, v0x2018fd0_0, C4<0>, C4<0>;
L_0x2022c10 .functor NOT 1, v0x20190c0_0, C4<0>, C4<0>, C4<0>;
L_0x2022c80 .functor XOR 1, L_0x2022c10, v0x20190c0_0, C4<0>, C4<0>;
v0x2019460_0 .net *"_ivl_10", 0 0, L_0x201eac0;  1 drivers
v0x2019540_0 .net *"_ivl_100", 0 0, L_0x2020ef0;  1 drivers
v0x2019620_0 .net *"_ivl_104", 0 0, L_0x2021100;  1 drivers
v0x2019710_0 .net *"_ivl_106", 0 0, L_0x2021170;  1 drivers
v0x20197f0_0 .net *"_ivl_110", 0 0, L_0x2021390;  1 drivers
v0x2019920_0 .net *"_ivl_112", 0 0, L_0x2021400;  1 drivers
v0x2019a00_0 .net *"_ivl_116", 0 0, L_0x2021630;  1 drivers
v0x2019ae0_0 .net *"_ivl_118", 0 0, L_0x20216a0;  1 drivers
v0x2019bc0_0 .net *"_ivl_122", 0 0, L_0x20218e0;  1 drivers
v0x2019d30_0 .net *"_ivl_124", 0 0, L_0x2021950;  1 drivers
v0x2019e10_0 .net *"_ivl_128", 0 0, L_0x2021ba0;  1 drivers
v0x2019ef0_0 .net *"_ivl_130", 0 0, L_0x2021c10;  1 drivers
v0x2019fd0_0 .net *"_ivl_134", 0 0, L_0x2021e70;  1 drivers
v0x201a0b0_0 .net *"_ivl_136", 0 0, L_0x2021ee0;  1 drivers
v0x201a190_0 .net *"_ivl_14", 0 0, L_0x201eb80;  1 drivers
v0x201a270_0 .net *"_ivl_140", 0 0, L_0x2022150;  1 drivers
v0x201a350_0 .net *"_ivl_142", 0 0, L_0x20221c0;  1 drivers
v0x201a430_0 .net *"_ivl_147", 0 0, L_0x2022c10;  1 drivers
v0x201a510_0 .net *"_ivl_149", 0 0, L_0x2022c80;  1 drivers
v0x201a5f0_0 .net *"_ivl_16", 0 0, L_0x201ebf0;  1 drivers
v0x201a6d0_0 .net *"_ivl_2", 0 0, L_0x201e710;  1 drivers
v0x201a7b0_0 .net *"_ivl_20", 0 0, L_0x201ecf0;  1 drivers
v0x201a890_0 .net *"_ivl_22", 0 0, L_0x201ed60;  1 drivers
v0x201a970_0 .net *"_ivl_26", 0 0, L_0x201ee70;  1 drivers
v0x201aa50_0 .net *"_ivl_28", 0 0, L_0x201eee0;  1 drivers
v0x201ab30_0 .net *"_ivl_32", 0 0, L_0x201f000;  1 drivers
v0x201ac10_0 .net *"_ivl_34", 0 0, L_0x201f070;  1 drivers
v0x201acf0_0 .net *"_ivl_38", 0 0, L_0x201f150;  1 drivers
v0x201add0_0 .net *"_ivl_4", 0 0, L_0x201e780;  1 drivers
v0x201aeb0_0 .net *"_ivl_40", 0 0, L_0x201f3d0;  1 drivers
v0x201af90_0 .net *"_ivl_44", 0 0, L_0x201f0e0;  1 drivers
v0x201b070_0 .net *"_ivl_46", 0 0, L_0x201f510;  1 drivers
v0x201b150_0 .net *"_ivl_50", 0 0, L_0x201f690;  1 drivers
v0x201b440_0 .net *"_ivl_52", 0 0, L_0x201f700;  1 drivers
v0x201b520_0 .net *"_ivl_56", 0 0, L_0x201f890;  1 drivers
v0x201b600_0 .net *"_ivl_58", 0 0, L_0x201f900;  1 drivers
v0x201b6e0_0 .net *"_ivl_62", 0 0, L_0x201faa0;  1 drivers
v0x201b7c0_0 .net *"_ivl_64", 0 0, L_0x201fd20;  1 drivers
v0x201b8a0_0 .net *"_ivl_68", 0 0, L_0x201fed0;  1 drivers
v0x201b980_0 .net *"_ivl_70", 0 0, L_0x201ff40;  1 drivers
v0x201ba60_0 .net *"_ivl_74", 0 0, L_0x2020100;  1 drivers
v0x201bb40_0 .net *"_ivl_76", 0 0, L_0x2020170;  1 drivers
v0x201bc20_0 .net *"_ivl_8", 0 0, L_0x201e840;  1 drivers
v0x201bd00_0 .net *"_ivl_80", 0 0, L_0x2020340;  1 drivers
v0x201bde0_0 .net *"_ivl_82", 0 0, L_0x20203b0;  1 drivers
v0x201bec0_0 .net *"_ivl_86", 0 0, L_0x20207a0;  1 drivers
v0x201bfa0_0 .net *"_ivl_88", 0 0, L_0x2020810;  1 drivers
v0x201c080_0 .net *"_ivl_92", 0 0, L_0x2020c10;  1 drivers
v0x201c160_0 .net *"_ivl_94", 0 0, L_0x2020c80;  1 drivers
v0x201c240_0 .net *"_ivl_98", 0 0, L_0x2020e80;  1 drivers
v0x201c320_0 .net "a", 0 0, v0x2018d30_0;  alias, 1 drivers
v0x201c3c0_0 .net "b", 0 0, v0x2018df0_0;  alias, 1 drivers
v0x201c4b0_0 .net "c", 0 0, v0x2018e90_0;  alias, 1 drivers
v0x201c5a0_0 .net "d", 0 0, v0x2018fd0_0;  alias, 1 drivers
v0x201c690_0 .net "e", 0 0, v0x20190c0_0;  alias, 1 drivers
v0x201c780_0 .net "out", 24 0, L_0x201f7f0;  alias, 1 drivers
LS_0x201f7f0_0_0 .concat8 [ 1 1 1 1], L_0x2022c80, L_0x20221c0, L_0x2021ee0, L_0x2021c10;
LS_0x201f7f0_0_4 .concat8 [ 1 1 1 1], L_0x2021950, L_0x20216a0, L_0x2021400, L_0x2021170;
LS_0x201f7f0_0_8 .concat8 [ 1 1 1 1], L_0x2020ef0, L_0x2020c80, L_0x2020810, L_0x20203b0;
LS_0x201f7f0_0_12 .concat8 [ 1 1 1 1], L_0x2020170, L_0x201ff40, L_0x201fd20, L_0x201f900;
LS_0x201f7f0_0_16 .concat8 [ 1 1 1 1], L_0x201f700, L_0x201f510, L_0x201f3d0, L_0x201f070;
LS_0x201f7f0_0_20 .concat8 [ 1 1 1 1], L_0x201eee0, L_0x201ed60, L_0x201ebf0, L_0x201eac0;
LS_0x201f7f0_0_24 .concat8 [ 1 0 0 0], L_0x201e780;
LS_0x201f7f0_1_0 .concat8 [ 4 4 4 4], LS_0x201f7f0_0_0, LS_0x201f7f0_0_4, LS_0x201f7f0_0_8, LS_0x201f7f0_0_12;
LS_0x201f7f0_1_4 .concat8 [ 4 4 1 0], LS_0x201f7f0_0_16, LS_0x201f7f0_0_20, LS_0x201f7f0_0_24;
L_0x201f7f0 .concat8 [ 16 9 0 0], LS_0x201f7f0_1_0, LS_0x201f7f0_1_4;
S_0x201c920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1fe4fb0;
 .timescale -12 -12;
E_0x1fe1990 .event anyedge, v0x201d690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201d690_0;
    %nor/r;
    %assign/vec4 v0x201d690_0, 0;
    %wait E_0x1fe1990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2018a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fe1da0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x20190c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2018fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2018e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2018df0_0, 0;
    %assign/vec4 v0x2018d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fe4fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201d2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201d690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1fe4fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x201d2b0_0;
    %inv;
    %store/vec4 v0x201d2b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1fe4fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2018f30_0, v0x201d810_0, v0x201d0d0_0, v0x201d170_0, v0x201d210_0, v0x201d350_0, v0x201d3f0_0, v0x201d530_0, v0x201d490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fe4fb0;
T_5 ;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1fe4fb0;
T_6 ;
    %wait E_0x1fe1da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201d5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201d5d0_0, 4, 32;
    %load/vec4 v0x201d750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201d5d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201d5d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201d5d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x201d530_0;
    %load/vec4 v0x201d530_0;
    %load/vec4 v0x201d490_0;
    %xor;
    %load/vec4 v0x201d530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201d5d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x201d5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201d5d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/vector5/iter0/response15/top_module.sv";
