41 2 0
38 1
25 21 126 128 30
11 560 225 587 127 0 1
8 55 264 104 215 1 0
20 141 248 200 229 0
MSBsel
22 53 217 120 197 0 \NUL
Operation
22 24 161 113 141 0 \NUL
Keypad Input
20 170 152 229 133 0
K_0
20 170 82 229 63 0
K_3
20 170 105 229 86 0
K_2
20 170 129 229 110 0
K_1
19 471 156 530 137 0
K_3
19 465 186 524 167 0
K_2
19 466 213 525 194 0
K_1
19 465 238 524 219 0
K_0
8 56 391 105 342 0 1
20 159 377 218 358 0
Store
22 78 344 200 324 0 \NUL
Perform Operation
8 59 505 108 456 0 1
20 144 490 203 471 0
Reset
22 55 455 148 435 0 \NUL
Zero Register
22 488 122 630 102 0 \NUL
Keyboard Input Value
22 281 28 420 8 0 \NUL
Page 1:  Input/Output
19 472 400 531 381 0
R3
19 472 427 531 408 0
R2
19 473 452 532 433 0
R1
19 473 478 532 459 0
R0
22 620 314 719 294 0 \NUL
Register Value
22 543 26 754 6 0 \NUL
Kang Jie Tan, ktan18@ucsc.edu
22 545 48 581 28 0 \NUL
Lab3
22 544 70 637 50 0 \NUL
April 23, 2018
22 544 92 687 72 0 \NUL
Section 01F: TA: Mike
22 465 505 687 485 0 \NUL
All outputs taken from the register
22 395 261 643 241 0 \NUL
All outputs come straight from keypad
22 52 412 225 392 0 \NUL
Store values into Register
22 9 526 304 506 0 \NUL
Reset everything to zero (Do this at the start)
8 54 309 103 260 1 0
20 142 288 201 269 0
LSBsel
11 680 424 707 326 0 1
1 101 239 142 238
1 171 142 125 116
1 125 110 171 119
1 171 95 125 104
1 125 98 171 72
1 561 209 521 228
1 561 203 522 203
1 521 176 561 197
1 561 191 527 146
1 102 366 160 367
1 105 480 145 480
1 143 278 100 284
1 681 390 528 390
1 528 417 681 396
1 681 402 529 442
1 681 408 529 468
38 2
22 103 24 795 4 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 729 50 788 30 0 \NUL
Register
15 88 96 137 47
24 121 151 170 79 1 1 1
19 15 133 74 114 0
Store
19 14 160 73 141 0
Reset
19 15 109 74 90 0
Bit3
20 198 109 257 90 0
R3
15 455 272 504 223
24 488 327 537 255 1 1 1
19 382 309 441 290 0
Store
19 381 336 440 317 0
Reset
19 380 285 439 266 0
Bit0
20 567 285 626 266 0
R0
15 91 294 140 245
24 124 349 173 277 1 1 1
19 18 331 77 312 0
Store
19 17 358 76 339 0
Reset
19 16 307 75 288 0
Bit1
20 202 307 261 288 0
R1
15 466 95 515 46
24 499 150 548 78 1 1 1
19 393 132 452 113 0
Store
19 392 159 451 140 0
Reset
19 393 108 452 89 0
Bit2
20 577 108 636 89 0
R2
22 15 188 285 168 0 \NUL
Input Bit3 that is recieved from the MUX3
22 347 192 617 172 0 \NUL
Input Bit2 that is recieved from the MUX2
22 18 398 288 378 0 \NUL
Input Bit1 that is recieved from the MUX1
22 348 389 618 369 0 \NUL
Input Bit0 that is recieved from the MUX0
1 134 71 135 81
1 122 117 71 123
1 199 99 167 99
1 71 99 122 99
1 70 150 135 147
1 501 247 502 257
1 489 293 438 299
1 568 275 534 275
1 436 275 489 275
1 437 326 502 323
1 137 269 138 279
1 125 315 74 321
1 203 297 170 297
1 72 297 125 297
1 73 348 138 345
1 512 70 513 80
1 500 116 449 122
1 578 98 545 98
1 449 98 500 98
1 448 149 513 146
38 3
19 4 54 63 35 0
K_3
19 4 96 63 77 0
K_1
19 4 117 63 98 0
K_0
19 4 75 63 56 0
K_2
22 93 23 785 3 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 752 47 784 27 0 \NUL
AND
19 7 178 66 159 0
R3
19 8 199 67 180 0
R2
19 8 220 67 201 0
R1
19 7 241 66 222 0
R0
22 5 151 64 131 0 \NUL
Register
22 8 31 61 11 0 \NUL
Keypad
3 346 83 395 34 0 0
3 345 143 394 94 0 0
3 345 194 394 145 0 0
3 346 242 395 193 0 0
20 446 179 505 160 0
AND1
20 445 128 504 109 0
AND2
20 442 68 501 49 0
AND3
20 442 227 501 208 0
AND0
22 18 286 562 266 0 \NUL
When 01 is selected, bit0 in the register and keypad are ANDed together and so on 
22 517 68 658 48 0 \NUL
Output goes to MUX3
22 517 134 658 114 0 \NUL
Output goes to MUX2
22 521 180 662 160 0 \NUL
Output goes to MUX1
22 526 232 667 212 0 \NUL
Output goes to MUX0
1 60 44 347 44
1 63 168 347 72
1 60 65 346 104
1 64 189 346 132
1 60 86 346 155
1 64 210 346 183
1 60 107 347 203
1 63 231 347 231
1 392 58 443 58
1 391 118 446 118
1 391 169 447 169
1 392 217 443 217
38 4
22 93 23 785 3 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 752 47 776 27 0 \NUL
OR
19 7 73 66 54 0
K_3
19 7 115 66 96 0
K_1
19 7 136 66 117 0
K_0
19 7 94 66 75 0
K_2
19 10 197 69 178 0
R3
19 11 218 70 199 0
R2
19 11 239 70 220 0
R1
19 10 260 69 241 0
R0
22 8 170 67 150 0 \NUL
Register
22 9 49 62 29 0 \NUL
Keypad
4 268 102 317 53 0 0
4 267 153 316 104 0 0
4 266 203 315 154 0 0
4 268 261 317 212 0 0
20 400 87 459 68 0
OR3
20 398 138 457 119 0
OR2
20 401 188 460 169 0
OR1
20 403 246 462 227 0
OR0
22 30 304 566 284 0 \NUL
When 10 is selected, bit0 in the register and keypad are ORed together and so on 
22 487 90 628 70 0 \NUL
Output goes to MUX3
22 487 139 628 119 0 \NUL
Output goes to MUX2
22 485 188 626 168 0 \NUL
Output goes to MUX1
22 483 245 624 225 0 \NUL
Output goes to MUX0
1 63 63 269 63
1 63 84 268 114
1 63 105 267 164
1 63 126 269 222
1 66 187 269 91
1 67 208 268 142
1 67 229 267 192
1 66 250 269 250
1 401 77 314 77
1 399 128 313 128
1 312 178 402 178
1 404 236 314 236
38 5
22 93 23 785 3 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 752 47 784 27 0 \NUL
NOT
19 9 72 68 53 0
R3
19 10 93 69 74 0
R2
19 10 114 69 95 0
R1
19 9 135 68 116 0
R0
22 7 45 66 25 0 \NUL
Register
5 156 72 205 23 0
5 156 108 205 59 0
5 156 144 205 95 0
5 156 181 205 132 0
20 282 57 341 38 0
NOT3
20 282 93 341 74 0
NOT2
20 282 129 341 110 0
NOT1
20 283 166 342 147 0
NOT0
22 42 202 391 182 0 \NUL
When 11 is selected, the register values are inverted
22 368 57 509 37 0 \NUL
Output goes to MUX3
22 364 97 505 77 0 \NUL
Output goes to MUX2
22 363 133 504 113 0 \NUL
Output goes to MUX1
22 361 170 502 150 0 \NUL
Output goes to MUX0
1 65 62 157 47
1 157 83 66 83
1 157 119 66 104
1 65 125 157 156
1 202 47 283 47
1 202 83 283 83
1 202 119 283 119
1 202 156 284 156
38 6
22 106 23 798 3 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 677 60 771 40 0 \NUL
MUX0 for Bit0
22 23 36 57 16 0 \NUL
Bit 0
22 397 110 459 90 0 \NUL
NOT Bit0
19 9 69 68 50 0
MSBsel
22 342 190 396 170 0 \NUL
OR Bit0
19 10 129 69 110 0
LSBsel
19 8 325 67 306 0
AND0
19 11 433 70 414 0
K_0
19 9 233 68 214 0
OR0
19 11 157 70 138 0
NOT0
3 254 434 303 385 1 0
3 349 326 398 277 1 0
3 352 234 401 185 1 0
3 402 158 451 109 1 0
5 179 71 228 22 0
5 140 111 189 62 0
20 710 157 769 138 0
Bit0
4 605 172 654 123 2 0
22 337 277 399 257 0 \NUL
AND Bit0
22 252 390 320 370 0 \NUL
Store Bit0
22 515 227 790 207 0 \NUL
Depending on which operation is selected
22 518 203 731 183 0 \NUL
The output is one of the four bits
22 518 253 588 233 0 \NUL
00 = Store
22 520 276 584 256 0 \NUL
01 = AND
22 522 320 586 300 0 \NUL
11 = NOT
22 521 342 681 322 0 \NUL
MSB = left & LSB = right
22 521 297 577 277 0 \NUL
10 = OR
22 111 68 166 48 0 \NUL
LSBsel'
22 210 44 269 24 0 \NUL
MSBsel'
1 65 59 180 46
1 66 119 141 86
1 67 423 255 423
1 186 86 255 395
1 225 46 255 409
1 64 315 350 315
1 65 223 353 223
1 67 147 403 147
1 225 46 350 301
1 66 119 350 287
1 186 86 353 195
1 65 59 353 209
1 65 59 403 133
1 403 119 66 119
1 300 409 606 161
1 395 301 606 152
1 398 209 606 142
1 448 133 606 133
1 651 147 711 147
38 7
22 101 24 793 4 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 23 46 57 26 0 \NUL
Bit 1
22 397 120 459 100 0 \NUL
NOT Bit1
19 9 78 68 59 0
MSBsel
22 342 200 396 180 0 \NUL
OR Bit1
19 6 139 65 120 0
LSBsel
19 8 335 67 316 0
AND1
19 11 443 70 424 0
K_1
19 9 243 68 224 0
OR1
19 6 167 65 148 0
NOT1
3 254 444 303 395 1 0
3 349 336 398 287 1 0
3 352 244 401 195 1 0
3 402 168 451 119 1 0
5 179 81 228 32 0
5 140 121 189 72 0
20 710 167 769 148 0
Bit1
4 605 182 654 133 2 0
22 337 287 399 267 0 \NUL
AND Bit1
22 261 397 329 377 0 \NUL
Store Bit1
22 677 70 771 50 0 \NUL
MUX1 for Bit1
22 514 238 789 218 0 \NUL
Depending on which operation is selected
22 514 216 727 196 0 \NUL
The output is one of the four bits
22 516 261 586 241 0 \NUL
00 = Store
22 517 284 581 264 0 \NUL
01 = AND
22 517 328 581 308 0 \NUL
11 = NOT
22 518 351 678 331 0 \NUL
MSB = left & LSB = right
22 518 306 574 286 0 \NUL
10 = OR
22 211 49 270 29 0 \NUL
MSBsel'
22 111 79 166 59 0 \NUL
LSBsel'
1 65 68 180 56
1 62 129 141 96
1 67 433 255 433
1 186 96 255 405
1 225 56 255 419
1 64 325 350 325
1 65 233 353 233
1 62 157 403 157
1 225 56 350 311
1 62 129 350 297
1 186 96 353 205
1 65 68 353 219
1 65 68 403 143
1 403 129 62 129
1 300 419 606 171
1 395 311 606 162
1 398 219 606 152
1 448 143 606 143
1 651 157 711 157
38 8
22 103 22 795 2 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 26 43 60 23 0 \NUL
Bit 2
22 398 120 460 100 0 \NUL
NOT Bit2
19 12 75 71 56 0
MSBsel
22 345 197 399 177 0 \NUL
OR Bit2
19 9 136 68 117 0
LSBsel
19 11 332 70 313 0
AND2
19 14 440 73 421 0
K_2
19 12 240 71 221 0
OR2
19 9 164 68 145 0
NOT2
3 257 441 306 392 1 0
3 352 333 401 284 1 0
3 355 241 404 192 1 0
3 405 165 454 116 1 0
5 182 78 231 29 0
5 143 118 192 69 0
20 713 164 772 145 0
Bit2
4 608 179 657 130 2 0
22 339 287 401 267 0 \NUL
AND Bit2
22 249 396 317 376 0 \NUL
Store Bit2
22 680 67 774 47 0 \NUL
MUX2 for Bit2
22 517 235 792 215 0 \NUL
Depending on which operation is selected
22 517 213 730 193 0 \NUL
The output is one of the four bits
22 519 258 589 238 0 \NUL
00 = Store
22 520 281 584 261 0 \NUL
01 = AND
22 520 325 584 305 0 \NUL
11 = NOT
22 521 348 681 328 0 \NUL
MSB = left & LSB = right
22 521 303 577 283 0 \NUL
10 = OR
22 209 45 268 25 0 \NUL
MSBsel'
22 112 76 167 56 0 \NUL
LSBsel'
1 68 65 183 53
1 65 126 144 93
1 70 430 258 430
1 189 93 258 402
1 228 53 258 416
1 67 322 353 322
1 68 230 356 230
1 65 154 406 154
1 228 53 353 308
1 65 126 353 294
1 189 93 356 202
1 68 65 356 216
1 68 65 406 140
1 406 126 65 126
1 303 416 609 168
1 398 308 609 159
1 401 216 609 149
1 451 140 609 140
1 654 154 714 154
38 9
22 101 22 793 2 0 \NUL
Kang Jie Tan - ktan18@ucsc.edu - Lab 3 Logic Unit with Memory -  Due: 5/2/18 11:59pm - Section:01F/Mike
22 24 42 58 22 0 \NUL
Bit 3
22 397 116 459 96 0 \NUL
NOT Bit3
19 10 74 69 55 0
MSBsel
22 343 196 397 176 0 \NUL
OR Bit3
19 7 135 66 116 0
LSBsel
19 9 331 68 312 0
AND3
19 12 439 71 420 0
K_3
19 10 239 69 220 0
OR3
19 7 163 66 144 0
NOT3
3 255 440 304 391 1 0
3 350 332 399 283 1 0
3 353 240 402 191 1 0
3 403 164 452 115 1 0
5 180 77 229 28 0
5 141 117 190 68 0
20 711 163 770 144 0
Bit3
4 606 178 655 129 2 0
22 338 287 400 267 0 \NUL
AND Bit3
22 252 397 320 377 0 \NUL
Store Bit3
22 678 66 772 46 0 \NUL
MUX3 for Bit3
22 515 234 790 214 0 \NUL
Depending on which operation is selected
22 515 212 728 192 0 \NUL
The output is one of the four bits
22 517 257 587 237 0 \NUL
00 = Store
22 518 280 582 260 0 \NUL
01 = AND
22 518 324 582 304 0 \NUL
11 = NOT
22 519 347 679 327 0 \NUL
MSB = left & LSB = right
22 519 302 575 282 0 \NUL
10 = OR
22 213 46 272 26 0 \NUL
MSBsel'
22 113 74 168 54 0 \NUL
LSBsel'
1 66 64 181 52
1 63 125 142 92
1 68 429 256 429
1 187 92 256 401
1 226 52 256 415
1 65 321 351 321
1 66 229 354 229
1 63 153 404 153
1 226 52 351 307
1 63 125 351 293
1 187 92 354 201
1 66 64 354 215
1 66 64 404 139
1 404 125 63 125
1 301 415 607 167
1 396 307 607 158
1 399 215 607 148
1 449 139 607 139
1 652 153 712 153
39 16777215
47 0
40 1 6 6
50 800 600
51 0 100
30
System
16
700
0
0
1
2
2
34
