// Seed: 641631617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wand id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1'b0;
  parameter id_9 = 1'b0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd67,
    parameter id_7  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  input logic [7:0] id_4;
  inout tri id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_3,
      id_6,
      id_1,
      id_2,
      id_2
  );
  assign id_3 = -1;
  wire id_9;
  logic [1 'b0 : -1] _id_10;
  assign id_6 = id_8;
  assign id_5[id_10] = id_9 - (id_4[id_7]);
endmodule
