// Seed: 1371409698
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  assign id_2 = id_2;
  wor id_3;
  assign id_4 = 1'b0;
  assign id_3 = 1 - id_3;
  assign id_3 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_3 = 1'b0;
  uwire id_6;
  wire  id_7;
  assign id_1 = "";
  assign id_5 = id_3;
  uwire id_8;
  assign id_2 = 1;
  module_0(
      id_3, id_6
  );
  supply0  id_9  ,  id_10  ,  id_11  =  id_6  >= "" -  id_2  ,  id_12  ,  id_13  ,  id_14  ,  id_15  =  id_3  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  id_16  ,  id_23  ,  id_24  ,  id_25  =  id_10  ,  id_26  =  id_8  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  id_36 :
  assert property (@(id_30) 1)
  else;
  wor id_37 = id_21;
  assign id_8  = id_9;
  assign id_28 = 1;
endmodule
