// Seed: 2064637866
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6
);
  assign id_0 = -1;
  logic id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_0,
      id_6,
      id_4,
      id_1
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
