// Seed: 3743135741
module module_0;
  assign id_1 = -1;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
  parameter id_3 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output logic id_2
);
  always_latch id_2 <= -1;
  module_0 modCall_1 ();
  wire id_4;
  localparam id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10, id_11, id_12;
  wire id_13;
  tri0 id_14 = 1;
  assign id_1 = -1'b0;
  wire id_15 = id_4;
  parameter id_16 = id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
