<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — lsi stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="system.html">system</a></span> (32)
<br/><span class="tag"><a href="design.html">design</a></span> (19)
<br/><span class="tag"><a href="layout.html">layout</a></span> (17)
<br/><span class="tag"><a href="mos.html">mos</a></span> (14)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (11)
</div>
<h2><span class="ttl">Stem</span> lsi$ (<a href="../words.html">all stems</a>)</h2>
<h3>83 papers:</h3>
<dl class="toc"><dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSME-2014-ParizyTK.html">ICSME-2014-ParizyTK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Software Defect Prediction for LSI Designs (<abbr title="Matthieu Parizy">MP</abbr>, <abbr title="Koichiro Takayama">KT</abbr>, <abbr title="Yuji Kanazawa">YK</abbr>), pp. 565–568.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-2014-Bradford.html">KDIR-2014-Bradford</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Incorporating Ad Hoc Phrases in LSI Queries (<abbr title="Roger B. Bradford">RBB</abbr>), pp. 61–70.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/csmr.png" alt="CSMR"/><a href="../CSMR-2006-LormansD.html">CSMR-2006-LormansD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/traceability.html" title="traceability">#traceability</a></span></dt><dd>Can LSI help Reconstructing Requirements Traceability in Design and Test? (<abbr title="Marco Lormans">ML</abbr>, <abbr title="Arie van Deursen">AvD</abbr>), pp. 47–56.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2006-ParaparB.html">ECIR-2006-ParaparB</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span> <span class="tag"><a href="../tag/topic.html" title="topic">#topic</a></span></dt><dd>Sentence Retrieval with LSI and Topic Identification (<abbr title="David Parapar">DP</abbr>, <abbr title="Alvaro Barreiro">AB</abbr>), pp. 119–130.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2005-SkopalM.html">ECIR-2005-SkopalM</a> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Modified LSI Model for Efficient Search by Metric Access Methods (<abbr title="Tomás Skopal">TS</abbr>, <abbr title="Pavel Moravec">PM</abbr>), pp. 245–259.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IwasakiNNNYONTOIE.html">DATE-2003-IwasakiNNNYONTOIE</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level (<abbr title="Hiroe Iwasaki">HI</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Koyo Nitta">KN</abbr>, <abbr title="Ken Nakamura">KN</abbr>, <abbr title="Takeshi Yoshitome">TY</abbr>, <abbr title="Mitsuo Ogura">MO</abbr>, <abbr title="Yasuyuki Nakajima">YN</abbr>, <abbr title="Yutaka Tashiro">YT</abbr>, <abbr title="Takayuki Onishi">TO</abbr>, <abbr title="Mitsuo Ikeda">MI</abbr>, <abbr title="Makoto Endo">ME</abbr>), pp. 20002–20007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2001-ZelikovitzH.html">CIKM-2001-ZelikovitzH</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using LSI for Text Classification in the Presence of Background Text (<abbr title="Sarah Zelikovitz">SZ</abbr>, <abbr title="Haym Hirsh">HH</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2001-AndoL.html">SIGIR-2001-AndoL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Iterative Residual Rescaling: An Analysis and Generalization of LSI (<abbr title="Rie Kubota Ando">RKA</abbr>, <abbr title="Lillian Lee">LL</abbr>), pp. 154–162.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-IkedaKNSYMNO.html">DATE-1999-IkedaKNSYMNO</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture (<abbr title="Mitsuo Ikeda">MI</abbr>, <abbr title="Toshio Kondo">TK</abbr>, <abbr title="Koyo Nitta">KN</abbr>, <abbr title="Kazuhito Suguri">KS</abbr>, <abbr title="Takeshi Yoshitome">TY</abbr>, <abbr title="Toshihiro Minami">TM</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Takeshi Ogura">TO</abbr>), p. 44–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-OchiaiINEO.html">DATE-1999-OchiaiINEO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>High-speed Software-based Platform for Embedded Software of a Single-chip MPEG-2 Video Encoder LSI with HDTV Scalabilit (<abbr title="Katsuyuki Ochiai">KO</abbr>, <abbr title="Hiroe Iwasaki">HI</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Makoto Endo">ME</abbr>, <abbr title="Takeshi Ogura">TO</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HaradaK.html">DAC-1994-HaradaK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI’s (<abbr title="Ikuo Harada">IH</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-MogakiSKH.html">DAC-1993-MogakiSKH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Cooperative Approach to a Practical Analog LSI Layout System (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Mitsuyuki Kimura">MK</abbr>, <abbr title="Tetsuro Hino">TH</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MogakiKSY.html">DAC-1991-MogakiKSY</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Improvement Method Based on Constraint Propagation for Analog LSI’s (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Naoki Kato">NK</abbr>, <abbr title="Naomi Shimada">NS</abbr>, <abbr title="Yuriko Yamada">YY</abbr>), pp. 510–513.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-OgiharaTM.html">DAC-1987-OgiharaTM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ASTA: LSI Design Management System (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="H. Toyoshima">HT</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 530–536.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KishidaSIIH.html">DAC-1986-KishidaSIIH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A delay test system for high speed logic LSI’s (<abbr title="Kuniaki Kishida">KK</abbr>, <abbr title="F. Shirotori">FS</abbr>, <abbr title="Y. Ikemoto">YI</abbr>, <abbr title="Shun Ishiyama">SI</abbr>, <abbr title="Terumine Hayashi">TH</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SakataK.html">DAC-1985-SakataK</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>A circuit comparison system for bipolar linear LSI (<abbr title="Takeshi Sakata">TS</abbr>, <abbr title="Aritoyo Kishimoto">AK</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-AbadirR.html">DAC-1984-AbadirR</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for LSI: A case study (<abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Hassan K. Reghbati">HKR</abbr>), pp. 180–195.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-AndersonP.html">DAC-1984-AndersonP</a></dt><dd>UTMC’s LSI CAD system — highland (<abbr title="K. Anderson">KA</abbr>, <abbr title="R. Powell">RP</abbr>), pp. 580–586.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SchnurmannVP.html">DAC-1984-SchnurmannVP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An automated system for testing LSI memory chips (<abbr title="H. D. Schnurmann">HDS</abbr>, <abbr title="L. J. Vidunas">LJV</abbr>, <abbr title="R. M. Peters">RMP</abbr>), pp. 454–458.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SuL.html">DAC-1984-SuL</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing techniques for digital LSI/VLSI systems (<abbr title="Stephen Y. H. Su">SYHS</abbr>, <abbr title="Tonysheng Lin">TL</abbr>), pp. 517–528.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Jennings.html">DAC-1983-Jennings</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>A topology for semicustom array-structured LSI devices, and their automatic customisation (<abbr title="P. Jennings">PJ</abbr>), pp. 675–681.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OkazakiMY.html">DAC-1983-OkazakiMY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple media delay simulator for MOS LSI circuits (<abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Tomoko Moriya">TM</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BoseKLNPW.html">DAC-1982-BoseKLNPW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault simulator for MOS LSI circuits (<abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ernesto Pacas-Skewes">EPS</abbr>, <abbr title="Kwok W. Wu">KWW</abbr>), pp. 400–409.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-HirakawaSM.html">DAC-1982-HirakawaSM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Logic simulation for LSI (<abbr title="Kazuyuki Hirakawa">KH</abbr>, <abbr title="Noboru Shiraki">NS</abbr>, <abbr title="Michiaki Muraoka">MM</abbr>), pp. 755–761.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-HongYL.html">DAC-1982-HongYL</a></dt><dd>QCADS-a LSI CAD system for minicomputer (<abbr title="Xian-Long Hong">XLH</abbr>, <abbr title="Ren-kung Yin">RkY</abbr>, <abbr title="Xi-ling Liu">XlL</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KambeCKION.html">DAC-1982-KambeCKION</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>A placement algorithm for polycell LSI and ITS evaluation (<abbr title="Takashi Kambe">TK</abbr>, <abbr title="Toru Chiba">TC</abbr>, <abbr title="Seiji Kimura">SK</abbr>, <abbr title="Tsuneo Inufushi">TI</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>), pp. 655–662.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-MatsudaFTMNKG.html">DAC-1982-MatsudaFTMNKG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LAMBDA: A quick, low cost layout design system for master-slice LSI s (<abbr title="Tsuneo Matsuda">TM</abbr>, <abbr title="Tomyyuki Fujita">TF</abbr>, <abbr title="K. Takamizawa">KT</abbr>, <abbr title="H. Mizumura">HM</abbr>, <abbr title="H. Nakamura">HN</abbr>, <abbr title="F. Kitajima">FK</abbr>, <abbr title="Satoshi Goto">SG</abbr>), pp. 802–808.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Monachino.html">DAC-1982-Monachino</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Design verification system for large-scale LSI designs (<abbr title="Michael Monachino">MM</abbr>), pp. 83–90.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Putatunda.html">DAC-1982-Putatunda</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips (<abbr title="Rathin Putatunda">RP</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-SmithW.html">DAC-1982-SmithW</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A low cost, transportable, data management system for LSI/VLSI design (<abbr title="David C. Smith">DCS</abbr>, <abbr title="Barry S. Wagner">BSW</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TakashimaMCY.html">DAC-1982-TakashimaMCY</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Programs for verifying circuit connectivity of mos/lsi mask artwork (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Toshiaki Chiba">TC</abbr>, <abbr title="Kenji Yoshida">KY</abbr>), pp. 544–550.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-AgrawalSA.html">DAC-1981-AgrawalSA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>LSI product quality and fault coverage (<abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sharad C. Seth">SCS</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 196–203.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-ArmstrongD.html">DAC-1981-ArmstrongD</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GSP: A logic simulator for LSI (<abbr title="James R. Armstrong">JRA</abbr>, <abbr title="D. E. Devlin">DED</abbr>), pp. 518–524.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-BradyS.html">DAC-1981-BradyS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and optimization for LSI &amp; PCB layout (<abbr title="H. Nelson Brady">HNB</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 365–371.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Bryant.html">DAC-1981-Bryant</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MOSSIM: A switch-level simulator for MOS LSI (<abbr title="Randal E. Bryant">REB</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Heller.html">DAC-1981-Heller</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Contrasts in physical design between LSI and VLSI (<abbr title="William R. Heller">WRH</abbr>), pp. 676–683.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-HoltH.html">DAC-1981-HoltH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A MOS/LSI oriented logic simulator (<abbr title="Dan Holt">DH</abbr>, <abbr title="Dave Hutchings">DH</abbr>), pp. 280–287.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-KhokhaniPFSH.html">DAC-1981-KhokhaniPFSH</a></dt><dd>Placement of variable size circuits on LSI masterslices (<abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>, <abbr title="W. Ferguson">WF</abbr>, <abbr title="J. Sessa">JS</abbr>, <abbr title="D. Hatton">DH</abbr>), pp. 426–434.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-MartinBLMMTW.html">DAC-1981-MartinBLMMTW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>CELTIC — solving the problems of LSI design with an integrated polycell DA system (<abbr title="G. Martin">GM</abbr>, <abbr title="J. Berrie">JB</abbr>, <abbr title="T. Little">TL</abbr>, <abbr title="D. Mackay">DM</abbr>, <abbr title="J. McVean">JM</abbr>, <abbr title="D. Tomsett">DT</abbr>, <abbr title="L. Weston">LW</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-PerskyES.html">DAC-1981-PerskyES</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>The Hughes Automated Layout System — automated LSI/VLSI layout based on channel routing (<abbr title="G. Persky">GP</abbr>, <abbr title="C. Enger">CE</abbr>, <abbr title="D. M. Selove">DMS</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Reitmeyer.html">DAC-1981-Reitmeyer</a></dt><dd>CAD for military systems, an essential link to LSI, VLSI and VHSIC technology (<abbr title="Randolph Reitmeyer Jr.">RRJ</abbr>), pp. 3–12.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-SatoNTSOY.html">DAC-1981-SatoNTSOY</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MILD — A cell-based layout system for MOS-LSI (<abbr title="Koji Sato">KS</abbr>, <abbr title="Takao Nagai">TN</abbr>, <abbr title="Mikio Tachibana">MT</abbr>, <abbr title="Hiroyoshi Shimoyama">HS</abbr>, <abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 828–836.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-NhamB.html">DAC-1980-NhamB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple delay simulator for MOS LSI circuits (<abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 610–617.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-SchnurmannP.html">DAC-1980-SchnurmannP</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An interactive test data system for LSI production testing (<abbr title="H. D. Schnurmann">HDS</abbr>, <abbr title="R. M. Peters">RMP</abbr>), pp. 362–366.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-ShiraishiH.html">DAC-1980-ShiraishiH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Efficient placement and routing techniques for master slice LSI (<abbr title="Hiroshi Shiraishi">HS</abbr>, <abbr title="Fumiyasu Hirose">FH</abbr>), pp. 458–464.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-ShirakawaOHTO.html">DAC-1980-ShirakawaOHTO</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>A layout system for the random logic portion of MOS LSI (<abbr title="Isao Shirakawa">IS</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Takashi Harada">TH</abbr>, <abbr title="Sadahiro Tani">ST</abbr>, <abbr title="Hiroshi Ozaki">HO</abbr>), pp. 92–99.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-SingletonC.html">DAC-1980-SingletonC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Practical automated design of LSI for large computers (<abbr title="J. Philip Singleton">JPS</abbr>, <abbr title="Nigel R. Crocker">NRC</abbr>), pp. 556–559.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-AkinoSKN.html">DAC-1979-AkinoSKN</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Circuit simulation and timing verification based on MOS/LSI mask information (<abbr title="Toshiro Akino">TA</abbr>, <abbr title="Masafumi Shimode">MS</abbr>, <abbr title="Yukinaga Kurashige">YK</abbr>, <abbr title="Toshio Negishi">TN</abbr>), pp. 88–94.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-BekeS.html">DAC-1979-BekeS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI (<abbr title="Herman Beke">HB</abbr>, <abbr title="Willy Sansen">WS</abbr>), pp. 102–108.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Chang.html">DAC-1979-Chang</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>LSI layout checking using bipolar device recognition technique (<abbr title="C. S. Chang">CSC</abbr>), pp. 95–101.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Goto.html">DAC-1979-Goto</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>A two-dimensional placement algorithm for the master slice LSI layout problem (<abbr title="Satoshi Goto">SG</abbr>), pp. 11–17.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-IshiiYIS.html">DAC-1979-IshiiYIS</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>An experimental input system of hand-drawn logic circuit diagram for LSI CAD (<abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Masanari Yamamoto">MY</abbr>, <abbr title="Michiko Iwasaki">MI</abbr>, <abbr title="Hiroshi Shiraishi">HS</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-McCaw.html">DAC-1979-McCaw</a></dt><dd>Unified Shapes Checker — a checking tool for LSI (<abbr title="Carl R. McCaw">CRM</abbr>), pp. 81–87.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-OhnoMS.html">DAC-1979-OhnoMS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic verification system for very large computers using LSI’s (<abbr title="Yasuhiro Ohno">YO</abbr>, <abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Katsuya Sato">KS</abbr>), pp. 367–374.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Rath.html">DAC-1979-Rath</a></dt><dd>Hughes S&amp;CG custom LSI layouts — “we did it our way” (<abbr title="R. R. Rath">RRR</abbr>), pp. 392–397.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-WangB.html">DAC-1979-WangB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>A software system for Automated Placement And Wiring of LSI chips (<abbr title="Pao-Tsin Wang">PTW</abbr>, <abbr title="Paul Bassett">PB</abbr>), pp. 327–329.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Wilmore.html">DAC-1979-Wilmore</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The design of an efficient data base to support an interactive LSI layout system (<abbr title="James A. Wilmore">JAW</abbr>), pp. 445–451.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-AliaCMB.html">DAC-1978-AliaCMB</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>LSI components modelling in a three-valued functional simulation (<abbr title="Giuseppe Alia">GA</abbr>, <abbr title="P. Ciompi">PC</abbr>, <abbr title="Enrico Martinelli">EM</abbr>, <abbr title="F. Bernardini">FB</abbr>), pp. 428–438.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-PreasG.html">DAC-1978-PreasG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Methods for hierarchical automatic layout of custom LSI circuit masks (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Charles W. Gwyn">CWG</abbr>), pp. 206–212.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-TokoroSITIO.html">DAC-1978-TokoroSITIO</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A module level simulation technique for systems composed of LSI’s and MSI’s (<abbr title="Mario Tokoro">MT</abbr>, <abbr title="Masayuki Sato">MS</abbr>, <abbr title="Masayuki Ishigami">MI</abbr>, <abbr title="Euji Tamura">ET</abbr>, <abbr title="Terunobu Ishimitsu">TI</abbr>, <abbr title="Hisashi Ohara">HO</abbr>), pp. 418–427.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-AguleLRS.html">DAC-1977-AguleLRS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An experimental system for power/timing optimization of LSI chips (<abbr title="Barbara J. Agule">BJA</abbr>, <abbr title="Jean Davies Lesser">JDL</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>, <abbr title="Peter K. Wolff Sr.">PKWS</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-Baird.html">DAC-1977-Baird</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast algorithms for LSI artwork analysis (<abbr title="Henry S. Baird">HSB</abbr>), pp. 303–311.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-CorreiaP.html">DAC-1977-CorreiaP</a></dt><dd>Introduction to an LSI test system (<abbr title="M. Correia">MC</abbr>, <abbr title="F. B. Petrini">FBP</abbr>), pp. 460–461.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-CrockerMM.html">DAC-1977-CrockerMM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automatic ECL LSI design (<abbr title="Nigel R. Crocker">NRC</abbr>, <abbr title="R. W. McGuffin">RWM</abbr>, <abbr title="A. Micklethwaite">AM</abbr>), pp. 158–167.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-EichelbergerW.html">DAC-1977-EichelbergerW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A logic design structure for LSI testability (<abbr title="Edward B. Eichelberger">EBE</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 462–468.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-HellerMD.html">DAC-1977-HellerMD</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Prediction of wiring space requirements for LSI (<abbr title="William R. Heller">WRH</abbr>, <abbr title="W. F. Michail">WFM</abbr>, <abbr title="Wilm E. Donath">WED</abbr>), pp. 32–42.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-KhokhaniP.html">DAC-1977-KhokhaniP</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The chip layout problem: A placement procedure for lsi (<abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>), pp. 291–297.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-DobesB.html">DAC-1976-DobesB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>The automatic recognition of silicon gate transistor geometries: An LSI design aid program (<abbr title="Ivan Dobes">ID</abbr>, <abbr title="Ron Byrd">RB</abbr>), pp. 327–335.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Feller.html">DAC-1976-Feller</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Automatic layout of low-cost quick-turnaround random-logic custom LSI devices (<abbr title="A. Feller">AF</abbr>), pp. 79–85.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-IkemotoSIK.html">DAC-1976-IkemotoSIK</a></dt><dd>Correction and wiring check-system for master-slice LSI (<abbr title="Yasuhiro Ikemoto">YI</abbr>, <abbr title="Toshiki Sugiyama">TS</abbr>, <abbr title="Kenichi Igarashi">KI</abbr>, <abbr title="Hiroshi Kano">HK</abbr>), pp. 336–343.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-KamikawaiKOYC.html">DAC-1976-KamikawaiKOYC</a></dt><dd>Placement and routing program for master-slice LSI’s (<abbr title="Ryotaro Kamikawai">RK</abbr>, <abbr title="Kuniaki Kishida">KK</abbr>, <abbr title="Akira Osawa">AO</abbr>, <abbr title="Isao Yasuda">IY</abbr>, <abbr title="Tsuneyo Chiba">TC</abbr>), pp. 245–250.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-PerskyDS.html">DAC-1976-PerskyDS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LTX — a system for the directed automatic design of LSI circuits (<abbr title="G. Persky">GP</abbr>, <abbr title="David N. Deutsch">DND</abbr>, <abbr title="Daniel G. Schweikert">DGS</abbr>), pp. 399–407.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Rozeboom.html">DAC-1976-Rozeboom</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Current problems related to LSI functional testing (<abbr title="Robert W. Rozeboom">RWR</abbr>), pp. 203–204.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-Losleben.html">DAC-1975-Losleben</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Computer aided LSI circuit design: A relationship between topology and performance (<abbr title="Paul Losleben">PL</abbr>), pp. 102–104.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Huang.html">DAC-1974-Huang</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>MSI and LSI impact on digital systems testing (<abbr title="Hubert H. Huang">HHH</abbr>), pp. 159–165.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-OzawaMS.html">DAC-1974-OzawaMS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Master slice LSI Computer Aided Design system (<abbr title="Y. Ozawa">YO</abbr>, <abbr title="M. Murakami">MM</abbr>, <abbr title="K. Suzuki">KS</abbr>), pp. 19–25.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Vaughn.html">DAC-1974-Vaughn</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing of LSI gate arrays (<abbr title="Glen D. Vaughn">GDV</abbr>), pp. 258–265.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Wang.html">DAC-1974-Wang</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A partitioning technique for LSI chips including a bunching algorithm (<abbr title="Pao Tsin Wang">PTW</abbr>), p. 91.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-PillingS.html">DAC-1973-PillingS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Computer-aided prediction of delays in LSI logic systems (<abbr title="David J. Pilling">DJP</abbr>, <abbr title="Henry B. Sun">HBS</abbr>), pp. 182–186.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Banes.html">DAC-1972-Banes</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Error free MOS/LSI design system (<abbr title="Anthony V. Banes">AVB</abbr>), pp. 29–33.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Mattison.html">DAC-1972-Mattison</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A high quality, low cost router for MOS/LSI (<abbr title="Roland L. Mattison">RLM</abbr>), pp. 94–103.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-LarsenM.html">DAC-1971-LarsenM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partitioning and ordering of logic equations for optimum MOS LSI device layout (<abbr title="Robert P. Larsen">RPL</abbr>, <abbr title="L. Margol">LM</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-Lewallen.html">DAC-1969-Lewallen</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Mos LSI computer aided design system (<abbr title="D. R. Lewallen">DRL</abbr>), pp. 91–101.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>