{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1537508642297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1537508642299 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Acoustics 5CEFA2U19C8 " "Selected device 5CEFA2U19C8 for design \"Acoustics\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1537508642488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537508642610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537508642610 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1537508642840 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1537508642840 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1537508642872 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1537508643010 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1537508643010 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1537508643099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1537508644071 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1537508644152 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1537508645650 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1537508646432 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 109 " "No exact pin location assignment(s) for 3 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1537508647300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1537508666674 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1537508672459 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1537508672459 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1537508672461 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1537508672461 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (4 global, 2 dual-regional) " "Promoted 6 clocks (4 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 1236 dual-regional CLKCTRL_R2 and CLKCTRL_R14 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 with 1236 fanout uses dual-regional clock CLKCTRL_R2 and CLKCTRL_R14" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 23 54 45 " "Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1537508673578 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0 233 dual-regional CLKCTRL_R6 and CLKCTRL_R12 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0 with 233 fanout uses dual-regional clock CLKCTRL_R6 and CLKCTRL_R12" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 23 54 45 " "Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1537508673578 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 309 global CLKCTRL_G0 " "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 309 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 10 global CLKCTRL_G14 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 with 10 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1481 global CLKCTRL_G2 " "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1481 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 498 global CLKCTRL_G5 " "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 498 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537508673578 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1537508673578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508673581 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ksr1 " "Entity dcfifo_ksr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvt1 " "Entity dcfifo_mvt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537508686147 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1537508686147 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_reset_controller.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537508686277 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537508686317 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/ddr3_interface_p0.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/ddr3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537508686322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1537508686343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537508687345 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1537508687345 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537508687345 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1537508687345 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537508687368 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1537508687368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1537508687577 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1537508687577 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537508687593 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537508687593 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537508687593 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1537508687593 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537508687596 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1537508687596 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1537508687599 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " "  45.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000   mem_clk\[0\] " "   3.000   mem_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_clk_n\[0\] " "   3.000 mem_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.003 mem_dqs\[0\]_IN " "   3.003 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs\[0\]_OUT " "   3.000 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.003 mem_dqs\[1\]_IN " "   3.003 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs\[1\]_OUT " "   3.000 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs_n\[0\]_OUT " "   3.000 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs_n\[1\]_OUT " "   3.000 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    sys_clk_p " "  10.000    sys_clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537508687600 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1537508687600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537508688180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537508688283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1537508688289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537508688312 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[19\]~input " "Can't pack node okUHU\[19\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[19\]~input " "Can't pack I/O cell okUHU\[19\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1537508688370 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1537508688370 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[21\]~input " "Can't pack node okUHU\[21\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[21\]~input " "Can't pack I/O cell okUHU\[21\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1537508688372 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1537508688372 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[25\]~input " "Can't pack node okUHU\[25\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[25\]~input " "Can't pack I/O cell okUHU\[25\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1537508688372 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1537508688372 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[27\]~input " "Can't pack node okUHU\[27\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[27\]~input " "Can't pack I/O cell okUHU\[27\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1537508688372 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1537508688372 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[31\]~input " "Can't pack node okUHU\[31\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[31\]~input " "Can't pack I/O cell okUHU\[31\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1537508688372 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1537508688372 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON okUHU\[*\] " "Wildcard assignment \"Fast Input Register=ON\" to \"okUHU\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1537508688394 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1537508688394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537508688395 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1537508688444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1537508688445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1537508688469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1537508691637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1537508691664 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 I/O input buffer " "Packed 20 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1537508691664 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O output buffer " "Packed 32 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1537508691664 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1537508691664 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1537508691664 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1537508691889 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1537508691889 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1537508691889 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1537508691889 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1537508691889 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "user_reset " "Node \"user_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537508693678 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1537508693678 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:48 " "Fitter preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508693679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1537508699996 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1537508705394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508752744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1537508793141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1537508807806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508807807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1537508829301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y34 X43_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45" {  } { { "loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45"} { { 12 { 0 ""} 33 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1537508854691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1537508854691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1537508875045 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1537508875045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508875056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.50 " "Total time spent on timing analysis during the Fitter is 32.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1537508893717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537508894078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537508904048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537508904058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537508926585 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:15 " "Fitter post-fit operations ending: elapsed time is 00:01:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537508968146 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1537508969350 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[3\] GND " "Pin led\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1537508969501 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs_n[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs_n[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537508969501 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1537508969501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg " "Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1537508970634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7640 " "Peak virtual memory: 7640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537508977565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 01:49:37 2018 " "Processing ended: Fri Sep 21 01:49:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537508977565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:43 " "Elapsed time: 00:05:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537508977565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:09 " "Total CPU time (on all processors): 00:09:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537508977565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1537508977565 ""}
