#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\software\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\va_math.vpi";
S_0000016f5a24b040 .scope module, "tb_stallable_pipeline" "tb_stallable_pipeline" 2 3;
 .timescale -9 -12;
P_0000016f5a24c430 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0000016f5a2b84a0_0 .var "clk", 0 0;
v0000016f5a2b6f60_0 .var "datain", 31 0;
v0000016f5a2b7be0_0 .net "dataout", 31 0, L_0000016f5a25fb40;  1 drivers
v0000016f5a2b7820_0 .var "out_allow", 0 0;
v0000016f5a2b7b40_0 .var "pipe1_ready_go", 0 0;
v0000016f5a2b76e0_0 .var "rst_n", 0 0;
v0000016f5a2b6880_0 .var "validin", 0 0;
v0000016f5a2b82c0_0 .net "validout", 0 0, L_0000016f5a25f8a0;  1 drivers
S_0000016f5a25ae30 .scope module, "u_stallable_pipeline" "stallable_pipeline" 2 32, 3 1 0, S_0000016f5a24b040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "validin";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /INPUT 1 "out_allow";
    .port_info 5 /INPUT 1 "pipe1_ready_go";
    .port_info 6 /OUTPUT 1 "validout";
    .port_info 7 /OUTPUT 32 "dataout";
P_0000016f5a24c4b0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
L_0000016f5a25ef70 .functor AND 1, v0000016f5a2b7b40_0, L_0000016f5a25fad0, C4<1>, C4<1>;
L_0000016f5a25efe0 .functor OR 1, L_0000016f5a2b75a0, L_0000016f5a25ef70, C4<0>, C4<0>;
L_0000016f5a25f3d0 .functor AND 1, v0000016f5a247a10_0, v0000016f5a2b7b40_0, C4<1>, C4<1>;
L_0000016f5a2b8848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000016f5a25f050 .functor AND 1, L_0000016f5a2b8848, L_0000016f5a25f7c0, C4<1>, C4<1>;
L_0000016f5a25fad0 .functor OR 1, L_0000016f5a2b7000, L_0000016f5a25f050, C4<0>, C4<0>;
L_0000016f5a25f750 .functor AND 1, v0000016f5a247790_0, L_0000016f5a2b8848, C4<1>, C4<1>;
L_0000016f5a2b8890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000016f5a25fc20 .functor AND 1, L_0000016f5a2b8890, v0000016f5a2b7820_0, C4<1>, C4<1>;
L_0000016f5a25f7c0 .functor OR 1, L_0000016f5a2b7e60, L_0000016f5a25fc20, C4<0>, C4<0>;
L_0000016f5a25f8a0 .functor AND 1, v0000016f5a2b69c0_0, L_0000016f5a2b8890, C4<1>, C4<1>;
L_0000016f5a25fb40 .functor BUFZ 32, v0000016f5a2b6920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016f5a246f70_0 .net *"_ivl_1", 0 0, L_0000016f5a2b75a0;  1 drivers
v0000016f5a247470_0 .net *"_ivl_11", 0 0, L_0000016f5a2b7000;  1 drivers
v0000016f5a247bf0_0 .net *"_ivl_13", 0 0, L_0000016f5a25f050;  1 drivers
v0000016f5a247830_0 .net *"_ivl_21", 0 0, L_0000016f5a2b7e60;  1 drivers
v0000016f5a2478d0_0 .net *"_ivl_23", 0 0, L_0000016f5a25fc20;  1 drivers
v0000016f5a247650_0 .net *"_ivl_3", 0 0, L_0000016f5a25ef70;  1 drivers
v0000016f5a2476f0_0 .net "clk", 0 0, v0000016f5a2b84a0_0;  1 drivers
v0000016f5a247970_0 .net "datain", 31 0, v0000016f5a2b6f60_0;  1 drivers
v0000016f5a246e30_0 .net "dataout", 31 0, L_0000016f5a25fb40;  alias, 1 drivers
v0000016f5a247c90_0 .net "out_allow", 0 0, v0000016f5a2b7820_0;  1 drivers
v0000016f5a2471f0_0 .net "pipe1_allowin", 0 0, L_0000016f5a25efe0;  1 drivers
v0000016f5a246ed0_0 .var "pipe1_data", 31 0;
v0000016f5a247010_0 .net "pipe1_ready_go", 0 0, v0000016f5a2b7b40_0;  1 drivers
v0000016f5a247290_0 .net "pipe1_to_pipe2_vaild", 0 0, L_0000016f5a25f3d0;  1 drivers
v0000016f5a247a10_0 .var "pipe1_valid", 0 0;
v0000016f5a2470b0_0 .net "pipe2_allowin", 0 0, L_0000016f5a25fad0;  1 drivers
v0000016f5a247d30_0 .var "pipe2_data", 31 0;
v0000016f5a247150_0 .net "pipe2_ready_go", 0 0, L_0000016f5a2b8848;  1 drivers
v0000016f5a247b50_0 .net "pipe2_to_pipe3_vaild", 0 0, L_0000016f5a25f750;  1 drivers
v0000016f5a247790_0 .var "pipe2_valid", 0 0;
v0000016f5a247ab0_0 .net "pipe3_allowin", 0 0, L_0000016f5a25f7c0;  1 drivers
v0000016f5a2b6920_0 .var "pipe3_data", 31 0;
v0000016f5a2b6ba0_0 .net "pipe3_ready_go", 0 0, L_0000016f5a2b8890;  1 drivers
v0000016f5a2b69c0_0 .var "pipe3_valid", 0 0;
v0000016f5a2b8720_0 .net "rst_n", 0 0, v0000016f5a2b76e0_0;  1 drivers
v0000016f5a2b8680_0 .net "validin", 0 0, v0000016f5a2b6880_0;  1 drivers
v0000016f5a2b7aa0_0 .net "validout", 0 0, L_0000016f5a25f8a0;  alias, 1 drivers
E_0000016f5a24b7b0 .event posedge, v0000016f5a2476f0_0;
L_0000016f5a2b75a0 .reduce/nor v0000016f5a247a10_0;
L_0000016f5a2b7000 .reduce/nor v0000016f5a247790_0;
L_0000016f5a2b7e60 .reduce/nor v0000016f5a2b69c0_0;
    .scope S_0000016f5a25ae30;
T_0 ;
    %wait E_0000016f5a24b7b0;
    %load/vec4 v0000016f5a2b8720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5a247a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f5a2471f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016f5a2b8680_0;
    %assign/vec4 v0000016f5a247a10_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0000016f5a2b8680_0;
    %load/vec4 v0000016f5a2471f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000016f5a247970_0;
    %assign/vec4 v0000016f5a246ed0_0, 0;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016f5a25ae30;
T_1 ;
    %wait E_0000016f5a24b7b0;
    %load/vec4 v0000016f5a2b8720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5a247790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016f5a2470b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000016f5a247290_0;
    %assign/vec4 v0000016f5a247790_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0000016f5a247290_0;
    %load/vec4 v0000016f5a2470b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000016f5a246ed0_0;
    %assign/vec4 v0000016f5a247d30_0, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016f5a25ae30;
T_2 ;
    %wait E_0000016f5a24b7b0;
    %load/vec4 v0000016f5a2b8720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f5a2b69c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016f5a247ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000016f5a247b50_0;
    %assign/vec4 v0000016f5a2b69c0_0, 0;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0000016f5a247b50_0;
    %load/vec4 v0000016f5a247ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000016f5a247d30_0;
    %assign/vec4 v0000016f5a2b6920_0, 0;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016f5a24b040;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b76e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000016f5a24b040;
T_4 ;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000016f5a2b84a0_0;
    %inv;
    %store/vec4 v0000016f5a2b84a0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000016f5a24b040;
T_5 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b76e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000016f5a24b040;
T_6 ;
    %vpi_call 2 46 "$dumpfile", "stallable_pipeline.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000016f5a2b6f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b6880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5a2b7820_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_stallable_pipeline.v";
    "./stallable_pipeline.v";
