`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Penn State
// Engineer: Ryan Cao
// 
// Create Date: 3/22/2026
// Design Name: Lab 3 - Instruction Fetch and Decode Testbench
// Module Name: testbench
// Project Name: Lab 3 - Instruction Fetch and Decode
// Target Devices: XC7Z010-CLG400-1
// Description: Testbench for Lab 3 - IF and ID stages of pipelined CPU
// 
// This testbench verifies the IF and ID stages by:
//   1. Generating a clock signal
//   2. Running the simulation for multiple clock cycles
//   3. Observing the signals in the waveform viewer
//
//////////////////////////////////////////////////////////////////////////////////

//==============================================================================
// TESTBENCH MODULE
//==============================================================================
// The testbench instantiates the datapath and provides the clock signal.
// All internal signals are wired inside the datapath module.
//
// To view internal signals in simulation:
//   1. In Vivado, run behavioral simulation
//   2. In the waveform viewer, expand the datapath instance (dut)
//   3. Add the signals you want to observe:
//      - IF stage: pc, nextpc, instOut
//      - IF/ID register: dinstOut
//      - ID stage: op, rs, rt, rd, func, imm
//      - Control signals: wreg, m2reg, wmem, aluc, aluimm, regrt
//      - Register file outputs: qa, qb
//      - Sign extender output: imm32
//      - ID/EXE register outputs: ewreg, em2reg, ewmem, ealuc, ealuimm,
//                                  edestReg, eqa, eqb, eimm32
//
// Expected behavior:
//   Cycle 1: PC=100, fetch lw $2, 0($1)
//   Cycle 2: PC=104, fetch lw $3, 4($1), decode lw $2, 0($1)
//   Cycle 3: PC=108, decode lw $3, 4($1), execute lw $2, 0($1)
//   ...
//==============================================================================

module testbench();
    
    //------------------------------------------------------------------------
    // Signal Declaration
    //--------------------------------------------------------------------------
    // TODO: Declare a reg for the clock signal
    // Hint: reg clk;
    
    reg clk;
    wire [31:0] wbData;

    
    //--------------------------------------------------------------------------
    // Device Under Test (DUT) Instantiation
    //--------------------------------------------------------------------------
    // TODO: Instantiate the datapath module
    // Hint: The datapath only has clk as input
    
    Datapath dp(
        .clk(clk),
        .wbData(wbData)
    );
    
    //--------------------------------------------------------------------------
    // Clock Generation
    //--------------------------------------------------------------------------
    // TODO: Initialize the clock to 0
    // Hint: Use an initial block
    initial begin
        clk =  0;
    end
    
    // TODO: Generate a clock with 10ns period (5ns high, 5ns low)
    // Hint: Use an always block with #5 delay
    
    always #5 clk = ~clk;
endmodule
