Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'median5x5_0' does not have a parameter named H_SIZE [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:146]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:174]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'mask' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:89]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'x' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:91]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'y' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v:70]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/dylatacja.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/erozja.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.single_register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=6)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.thresh
Compiling module xil_defaultlib.thresh_0
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module xil_defaultlib.vis_kolo
Compiling module xil_defaultlib.bounding_box
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLineBRAM_WP
Compiling module xil_defaultlib.single_register(N=4)
Compiling module xil_defaultlib.delay_line(N=4,DELAY=1)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.dylatacja
Compiling module xil_defaultlib.erozja
Compiling module xil_defaultlib.close
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
