// Seed: 3329537567
module module_0;
  reg id_1;
  assign module_1.type_2 = 0;
  assign id_2 = 1;
  id_3 :
  assert property (@* -1) id_1 <= id_1;
  assign id_2 = 1 * id_3;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wire id_5
);
  module_0 modCall_1 ();
  parameter id_7 = -1;
  wire id_8, id_9;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4;
  assign module_0.id_2 = 0;
endmodule
