Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  1 18:11:33 2020
| Host         : DESKTOP-0BA32RO running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_0_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on UART_0_txd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on digit_select_anode[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on digit_select_anode[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on digit_select_anode[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on digit_select_anode[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on seven_segment_led[6] relative to clock(s) sys_clock
Related violations: <none>


