Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/andrew/Xilinx/install-dir/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5bfe8298d7264b4493b6223f427af50a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot XOR_NN_TB_func_impl xil_defaultlib.XOR_NN_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ADREG=0,CARRYINSELREG=0,...
Compiling module xil_defaultlib.Mult_Add_NC_xbip_dsp48e1_wrapper...
Compiling module xil_defaultlib.Mult_Add_NC_xbip_dsp48_multadd_s...
Compiling module xil_defaultlib.Mult_Add_NC_xbip_dsp48_multadd_v...
Compiling module xil_defaultlib.Mult_Add_NC_multadd_dsp
Compiling module xil_defaultlib.Mult_Add_NC_xbip_multadd_v3_0_13...
Compiling module xil_defaultlib.Mult_Add_NC_xbip_multadd_v3_0_13
Compiling module xil_defaultlib.Mult_Add_NC
Compiling module xil_defaultlib.Mult_Add_COL_xbip_dsp48e1_wrappe...
Compiling module xil_defaultlib.Mult_Add_COL_xbip_dsp48_multadd_...
Compiling module xil_defaultlib.Mult_Add_COL_xbip_dsp48_multadd_...
Compiling module xil_defaultlib.Mult_Add_COL_multadd_dsp
Compiling module xil_defaultlib.Mult_Add_COL_xbip_multadd_v3_0_1...
Compiling module xil_defaultlib.Mult_Add_COL_xbip_multadd_v3_0_1...
Compiling module xil_defaultlib.Mult_Add_COL
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.XOR_NN_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot XOR_NN_TB_func_impl
