Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 16:49:25 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainBlockDesign_wrapper_timing_summary_routed.rpt -pb mainBlockDesign_wrapper_timing_summary_routed.pb -rpx mainBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mainBlockDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6497 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mainBlockDesign_i/KLT_0/inst/context/D22_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15949 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 165 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.388        0.000                      0                  358        0.057        0.000                      0                  358        0.264        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                                 {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.388        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0          1.388        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.388        0.000                      0                  355        0.057        0.000                      0                  355  
clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          1.388        0.000                      0                  355        0.057        0.000                      0                  355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0          3.099        0.000                      0                    3        0.424        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          3.099        0.000                      0                    3        0.359        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.099        0.000                      0                    3        0.359        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.100        0.000                      0                    3        0.424        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.448    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X107Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.456    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.391 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.532    
    SLICE_X111Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.457    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.071    -0.452    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.890    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.533    
    SLICE_X106Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.458    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X110Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.455    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.060    -0.461    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y61        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.160    -0.221    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y60        LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.176    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903    -0.291    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism             -0.195    -0.487    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.121    -0.366    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.099    -0.250 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.532    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.091    -0.441    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.247    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.906    -0.288    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.220    -0.509    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.070    -0.439    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X105Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.448    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X107Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.456    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.391 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.532    
    SLICE_X111Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.457    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.071    -0.452    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.890    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.533    
    SLICE_X106Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.458    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X110Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.455    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.060    -0.461    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y61        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.160    -0.221    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y60        LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.176    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903    -0.291    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism             -0.195    -0.487    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.121    -0.366    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.099    -0.250 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.532    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.091    -0.441    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.247    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.906    -0.288    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.220    -0.509    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.070    -0.439    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X105Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y72    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y69    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.382    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
                         clock uncertainty            0.065    -0.465    
    SLICE_X107Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.390    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.391 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.532    
                         clock uncertainty            0.065    -0.466    
    SLICE_X111Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.391    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.071    -0.386    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.890    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X106Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.392    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X110Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.389    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.060    -0.395    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y61        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.160    -0.221    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y60        LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.176    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903    -0.291    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism             -0.195    -0.487    
                         clock uncertainty            0.065    -0.421    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.121    -0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.099    -0.250 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.532    
                         clock uncertainty            0.065    -0.466    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.091    -0.375    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.247    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.906    -0.288    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.220    -0.509    
                         clock uncertainty            0.065    -0.443    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.070    -0.373    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.804%)  route 2.593ns (77.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 2.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     0.927    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.598     2.935    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y69        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.386     2.549    
                         clock uncertainty           -0.065     2.484    
    SLICE_X104Y69        FDRE (Setup_fdre_C_CE)      -0.169     2.315    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.766ns (22.925%)  route 2.575ns (77.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.661     0.909    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.592     2.929    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.386     2.543    
                         clock uncertainty           -0.065     2.478    
    SLICE_X104Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.309    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.766ns (23.443%)  route 2.502ns (76.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.768    -2.432    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.794    -1.120    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X105Y69        LUT4 (Prop_lut4_I1_O)        0.124    -0.996 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           1.120     0.125    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     0.249 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.587     0.835    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     2.934    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.386     2.548    
                         clock uncertainty           -0.065     2.483    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     2.314    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.382    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y71        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
                         clock uncertainty            0.065    -0.465    
    SLICE_X107Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.390    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.391 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.532    
                         clock uncertainty            0.065    -0.466    
    SLICE_X111Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.391    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.071    -0.386    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.890    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X106Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.392    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X110Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.389    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.060    -0.395    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y61        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.160    -0.221    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y60        LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.176    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903    -0.291    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism             -0.195    -0.487    
                         clock uncertainty            0.065    -0.421    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.121    -0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.099    -0.250 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.532    
                         clock uncertainty            0.065    -0.466    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.091    -0.375    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.634    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.247    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.906    -0.288    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.220    -0.509    
                         clock uncertainty            0.065    -0.443    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.070    -0.373    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.716%)  route 0.539ns (56.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.933 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.394    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.423     2.583    
                         clock uncertainty           -0.065     2.518    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.580     1.938    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.228%)  route 0.182ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.219    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X109Y77        FDCE (Remov_fdce_C_CLR)     -0.146    -0.644    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.716%)  route 0.539ns (56.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.933 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.394    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.423     2.583    
                         clock uncertainty           -0.065     2.518    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.580     1.938    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.228%)  route 0.182ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.219    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.065    -0.432    
    SLICE_X109Y77        FDCE (Remov_fdce_C_CLR)     -0.146    -0.578    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.065    -0.431    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.580    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.065    -0.431    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.580    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.716%)  route 0.539ns (56.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.933 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.394    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.423     2.583    
                         clock uncertainty           -0.065     2.518    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.580     1.938    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.228%)  route 0.182ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.219    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.065    -0.432    
    SLICE_X109Y77        FDCE (Remov_fdce_C_CLR)     -0.146    -0.578    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.065    -0.431    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.580    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.497    
                         clock uncertainty            0.065    -0.431    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.580    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.802%)  route 0.821ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 3.008 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -2.353    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.419    -1.934 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.821    -1.114    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.671     3.008    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.585    
                         clock uncertainty           -0.065     2.520    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.534     1.986    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.716%)  route 0.539ns (56.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.933 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.394    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.423     2.583    
                         clock uncertainty           -0.065     2.518    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.580     1.938    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  3.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.228%)  route 0.182ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.219    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X109Y77        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X109Y77        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X109Y77        FDCE (Remov_fdce_C_CLR)     -0.146    -0.644    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.532    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y76        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.404 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.324    -0.080    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.497    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.566    





