/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  reg [7:0] _05_;
  wire [3:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [38:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [6:0] celloutsig_0_4z;
  wire [23:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_86z;
  wire [8:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_10z & _00_);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[14] & celloutsig_0_5z);
  assign celloutsig_0_41z = ~((celloutsig_0_22z[5] | celloutsig_0_4z[2]) & celloutsig_0_24z[1]);
  assign celloutsig_0_10z = ~((in_data[38] | _01_) & in_data[47]);
  assign celloutsig_0_72z = ~((celloutsig_0_12z[8] | celloutsig_0_34z) & (celloutsig_0_43z[2] | celloutsig_0_45z));
  assign celloutsig_0_82z = ~((celloutsig_0_17z[11] | celloutsig_0_45z) & (celloutsig_0_72z | celloutsig_0_38z));
  assign celloutsig_1_12z = ~((celloutsig_1_6z | celloutsig_1_2z) & (celloutsig_1_3z[2] | celloutsig_1_2z));
  assign celloutsig_0_15z = ~((celloutsig_0_5z | _02_) & (celloutsig_0_10z | celloutsig_0_3z[2]));
  assign celloutsig_0_9z = celloutsig_0_8z[5] | _01_;
  reg [3:0] _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 4'h0;
    else _16_ <= in_data[63:60];
  assign { _01_, _02_, _06_[1], _00_ } = _16_;
  reg [11:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 12'h000;
    else _17_ <= { celloutsig_0_35z[14:9], celloutsig_0_20z, celloutsig_0_14z };
  assign { _04_[11:5], _03_, _04_[3:0] } = _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= in_data[131:124];
  assign celloutsig_0_56z = { celloutsig_0_35z[14:3], _01_, _02_, _06_[1], _00_, celloutsig_0_4z, celloutsig_0_29z } & { celloutsig_0_16z[12:2], _04_[11:5], _03_, _04_[3:0], celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[124:122] & in_data[186:184];
  assign celloutsig_1_11z = { in_data[129:120], celloutsig_1_4z, celloutsig_1_1z } & { _05_[4:3], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[32:25] / { 1'h1, _02_, _06_[1], _00_, _01_, _02_, _06_[1], _00_ };
  assign celloutsig_0_20z = in_data[7:3] / { 1'h1, celloutsig_0_3z[4:1] };
  assign celloutsig_0_24z = in_data[57:55] / { 1'h1, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_2z = { _02_, _06_[1], _00_ } === { _01_, _02_, _06_[1] };
  assign celloutsig_0_45z = { celloutsig_0_8z[5:4], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_3z } === { celloutsig_0_35z[13:11], celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_41z };
  assign celloutsig_0_5z = { celloutsig_0_4z, _01_, _02_, _06_[1], _00_, celloutsig_0_2z } === { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z } === { in_data[131], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_14z = { in_data[24:2], celloutsig_0_10z } === { celloutsig_0_3z[6:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_6z[10:5], 4'h0, celloutsig_0_6z[0], celloutsig_0_14z, celloutsig_0_11z } === { celloutsig_0_17z[15:8], celloutsig_0_20z };
  assign celloutsig_0_38z = { celloutsig_0_6z[18:5], 4'h0, celloutsig_0_6z[0] } > { celloutsig_0_6z[18:5], 4'h0, celloutsig_0_34z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:0], celloutsig_1_10z } > { celloutsig_1_3z[2:1], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_29z = { _01_, _02_, celloutsig_0_8z, celloutsig_0_25z } <= { in_data[19:7], celloutsig_0_2z };
  assign celloutsig_1_10z = ! { in_data[126], _05_ };
  assign celloutsig_0_13z = { celloutsig_0_8z[6:5], celloutsig_0_10z, celloutsig_0_5z } < celloutsig_0_8z[6:3];
  assign celloutsig_0_21z = { in_data[85:56], celloutsig_0_11z } < { celloutsig_0_3z[3:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[187] & ~(in_data[116]);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(in_data[111]);
  assign celloutsig_1_19z = celloutsig_1_15z[2] & ~(celloutsig_1_7z);
  assign celloutsig_0_43z = { celloutsig_0_35z[7:5], celloutsig_0_10z } % { 1'h1, celloutsig_0_20z[0], celloutsig_0_28z, celloutsig_0_41z };
  assign celloutsig_0_8z = { in_data[73:66], celloutsig_0_2z } % { 1'h1, in_data[60:53] };
  assign celloutsig_1_3z = in_data[164:160] % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:2], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[160:155] };
  assign celloutsig_1_8z = celloutsig_1_4z[5:2] % { 1'h1, in_data[113:111] };
  assign celloutsig_1_15z = celloutsig_1_11z[5:0] % { 1'h1, in_data[119:115] };
  assign celloutsig_0_30z = celloutsig_0_22z[7:3] % { 1'h1, celloutsig_0_6z[15:12] };
  assign celloutsig_0_35z = _02_ ? { celloutsig_0_12z[5:3], celloutsig_0_22z } : { celloutsig_0_22z[8:1], _01_, 1'h0, _06_[1], _00_, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_0_36z = celloutsig_0_25z[2] ? { celloutsig_0_22z[10:7], celloutsig_0_13z } : celloutsig_0_30z;
  assign celloutsig_0_93z = celloutsig_0_19z[10] ? celloutsig_0_56z[20:5] : { celloutsig_0_42z[24:21], celloutsig_0_86z, celloutsig_0_8z, celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_34z = { in_data[61:59], celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_30z } !== { celloutsig_0_12z[13:10], celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_16z[13:9] !== celloutsig_0_19z[11:7];
  assign celloutsig_0_22z = ~ celloutsig_0_12z[18:6];
  assign celloutsig_0_86z = celloutsig_0_10z & celloutsig_0_2z;
  assign celloutsig_0_94z = celloutsig_0_82z & celloutsig_0_14z;
  assign celloutsig_0_28z = celloutsig_0_24z[1] & in_data[19];
  assign celloutsig_0_32z = { celloutsig_0_19z[6:2], celloutsig_0_30z, celloutsig_0_10z } << { celloutsig_0_17z[18:10], celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_17z = { celloutsig_0_6z[16:6], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_8z } << { celloutsig_0_16z[14:3], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_3z[7:1] <<< { in_data[44], _01_, _02_, _06_[1], _00_, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_6z[14:5], 4'h0, celloutsig_0_6z[0] } <<< { celloutsig_0_6z[17:13], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_16z[4], celloutsig_0_7z, celloutsig_0_9z } <<< in_data[20:18];
  assign celloutsig_0_12z = in_data[38:20] ^ { in_data[28:17], celloutsig_0_11z, celloutsig_0_10z, _01_, _02_, _06_[1], _00_, celloutsig_0_7z };
  assign celloutsig_0_19z = { in_data[56:52], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z } ^ { celloutsig_0_12z[14:1], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~((in_data[150] & in_data[155]) | in_data[141]);
  assign { celloutsig_0_6z[0], celloutsig_0_6z[18], celloutsig_0_6z[12], celloutsig_0_6z[17], celloutsig_0_6z[11], celloutsig_0_6z[16], celloutsig_0_6z[10], celloutsig_0_6z[15], celloutsig_0_6z[9], celloutsig_0_6z[14], celloutsig_0_6z[8], celloutsig_0_6z[13], celloutsig_0_6z[7:5] } = { celloutsig_0_5z, celloutsig_0_3z[7], celloutsig_0_3z[7:6], celloutsig_0_3z[6:5], celloutsig_0_3z[5:4], celloutsig_0_3z[4:3], celloutsig_0_3z[3:2], celloutsig_0_3z[2:0] } ^ { celloutsig_0_2z, in_data[70], in_data[64], in_data[69], in_data[63], in_data[68], in_data[62], in_data[67], in_data[61], in_data[66], in_data[60], in_data[65], in_data[59:57] };
  assign { celloutsig_0_42z[0], celloutsig_0_42z[38:34], celloutsig_0_42z[16:9], celloutsig_0_42z[33:21], celloutsig_0_42z[1], celloutsig_0_42z[8:2] } = { celloutsig_0_38z, celloutsig_0_35z[15:11], celloutsig_0_32z[7:0], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_4z } & { celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_6z[18], celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_21z, _01_, _02_, _06_[1], _00_, celloutsig_0_6z[17:5], celloutsig_0_3z[0], celloutsig_0_3z[7:1] };
  assign _04_[4] = _03_;
  assign { _06_[3:2], _06_[0] } = { _01_, _02_, _00_ };
  assign celloutsig_0_42z[20:17] = 4'h0;
  assign celloutsig_0_6z[4:1] = 4'h0;
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
