<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///opt/Xilinx/SDx/2019.1.op2552052/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///opt/Xilinx/SDx/2019.1.op2552052/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2019.1.op (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Thu Dec 12 01:08:16 2019</td></tr>
<tr><td><b>Host</b></td><td>88551fa3e309 running 64-bit CentOS Linux release 7.6.1810 (Core)</td></tr>
<tr><td><b>Command</b></td><td>xocc  -t hw_emu --report estimate -o gcnconv_kernel.xo -c __merlinkernel_gcnconv_kernel.cpp -k gcnconv_kernel -s --platform xilinx_aws-vu9p-f1-04261818_dynamic_5_0 -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/./ -I/opt/merlin/build/..//mars-gen/lib/merlin --include ./ -D XILINX --xp prop:solution.hls_pre_tcl=my_hls_pre.tcl </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 39
</pre>
<pre>Rule Specs Violated: 4
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Cannot flatten a loop nest 'matrixumuluj0' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=178">__merlinkernel_gcnconv_kernel.cpp</a>) in function 'gcnconv_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Cannot flatten a loop nest 'matrixumului0' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=169">__merlinkernel_gcnconv_kernel.cpp</a>) in function 'gcnconv_kernel' : 

more than one sub loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=74">__merlinkernel_gcnconv_kernel.cpp</a>). To allow bursting all ports sharing a bundle must have the same bitwidth.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=93">__merlinkernel_gcnconv_kernel.cpp</a>). To allow bursting all ports sharing a bundle must have the same bitwidth.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=112">__merlinkernel_gcnconv_kernel.cpp</a>). To allow bursting all ports sharing a bundle must have the same bitwidth.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Automatic burst inferencing is disabled for port 'dst' as a bitwidth mismatch was detected between port 'dst' and its bundle 'gmem' (32 vs. 512)(<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>). To allow bursting all ports sharing a bundle must have the same bitwidth.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Automatic burst inferencing is disabled for port 'src' as a bitwidth mismatch was detected between port 'src' and its bundle 'gmem' (32 vs. 512)(<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=36">__merlinkernel_gcnconv_kernel.cpp</a>). To allow bursting all ports sharing a bundle must have the same bitwidth.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Port 'weight.data'() has different latency/depth on the same m_axi bundle:'gmem'
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">9</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Port 'edge_index'() has different latency/depth on the same m_axi bundle:'gmem'
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">10</td>
<td align="left">Interface</td>
<td align="left">warning</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Port 'result.data'() has different latency/depth on the same m_axi bundle:'gmem'
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">11</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.gcnconv_kernel.Interface</td>
<td align="left">Inferring multiple bus burst read of a total cumulative length 500 on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">12</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">13</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">14</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">15</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">16</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">17</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">18</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'merlin_memcpy_1_0_0' (Loop: merlinL1): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between bus access on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'dst' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=55">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">19</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: L2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('x_buf_0_1_addr_9_write_ln3556', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=3556">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=174">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'bitcast_ln3556_8', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=3556">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=174">__merlinkernel_gcnconv_kernel.cpp</a> on array 'x_buf_0_1' and 'store' operation ('x_buf_0_1_addr_4_write_ln3556', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=3556">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=174">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'bitcast_ln3556', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=3556">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=174">__merlinkernel_gcnconv_kernel.cpp</a> on array 'x_buf_0_1'.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">20</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.gcnconv_kernel.Kernel</td>
<td align="left">Unable to schedule bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=3519">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=174">__merlinkernel_gcnconv_kernel.cpp</a>) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">21</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">22</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">23</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">24</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">25</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">26</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>) and 'fadd' operation ('mul', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=187">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">27</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">28</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">29</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">30</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">31</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">32</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: incudegree0): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('deg_addr_write_ln228', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) of variable 'tmp', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a> on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a> and 'load' operation ('deg_load', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=228">__merlinkernel_gcnconv_kernel.cpp</a>) on array 'deg', <a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=162">__merlinkernel_gcnconv_kernel.cpp</a>.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">33</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">34</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">35</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">36</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">37</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">38</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.gcnconv_kernel.Loop</td>
<td align="left">The II Violation in module 'gcnconv_kernel' (Loop: calcuresultui0): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between bus access on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=71">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=179">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=267">__merlinkernel_gcnconv_kernel.cpp</a>) and bus request on port 'gmem' (<a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/memcpy_512.h#line=32">memcpy_512.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h#line=162">mars_wide_bus.h</a>-><a href="file:///home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp#line=265">__merlinkernel_gcnconv_kernel.cpp</a>).
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">39</td>
<td align="left">General</td>
<td align="left">advisory</td>
<td align="left">HLS General Related</td>
<td align="left">Accelerator.gcnconv_kernel.General</td>
<td align="left">Only 9 loops out of a total 11 loops have been pipelined in this design.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
</table>
<br>
</body></html>
