{
  "Top": "cal",
  "RtlTop": "cal",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "13",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cal",
    "Version": "1.0",
    "DisplayName": "Cal",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/a4.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cal_sdiv_9s_8s_9_13_1.vhd",
      "impl\/vhdl\/cal.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cal_sdiv_9s_8s_9_13_1.v",
      "impl\/verilog\/cal.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sam-admin\/git\/Training\/HLS_Assignments\/A4\/codes\/Assignment4\/solution1\/.autopilot\/db\/cal.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "a_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "d_V a_V b_V c_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "b_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "b_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "c_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "c_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "3",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "d_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "d_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "a_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "a_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "b_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "b_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "b_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "c_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "c_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "c_V_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "d_V": {
      "interfaceRef": "d_V",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "a_V": {
      "interfaceRef": "a_V",
      "dir": "in"
    },
    "b_V": {
      "interfaceRef": "b_V",
      "dir": "in"
    },
    "c_V": {
      "interfaceRef": "c_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "cal"},
    "Metrics": {"cal": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "1",
          "PipelineDepth": "14",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.170"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "560",
          "LUT": "584"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cal",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-03-24 16:52:37 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
