<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/picorv32.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/picorv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 28 08:43:57 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>19548</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8359</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>216</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>50</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.307(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>105.264(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>40.500(MHz)</td>
<td>171.544(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-469.809</td>
<td>42</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-49.527</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-49.328</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-49.261</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-49.261</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-49.170</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-49.170</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-49.170</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-49.153</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-49.153</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-48.981</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-48.981</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-48.981</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-48.981</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-48.981</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-48.790</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-48.790</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-48.790</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-48.790</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-48.782</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.459</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-48.694</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/valid_enemy_collision_s0/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-48.612</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-48.612</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-48.579</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-48.579</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-48.579</td>
<td>lcd_ctrl_inst/vcnt_0_s1/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.256</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.178</td>
<td>lcd_data_wrap_inst/high_score_reg_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.176</td>
<td>lcd_data_wrap_inst/high_score_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.168</td>
<td>lcd_data_wrap_inst/high_score_reg_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.050</td>
<td>lcd_data_wrap_inst/high_score_reg_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.046</td>
<td>lcd_data_wrap_inst/high_score_reg_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.042</td>
<td>lcd_data_wrap_inst/high_score_reg_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.042</td>
<td>lcd_data_wrap_inst/high_score_reg_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.040</td>
<td>lcd_data_wrap_inst/high_score_reg_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.040</td>
<td>lcd_data_wrap_inst/high_score_reg_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.040</td>
<td>lcd_data_wrap_inst/high_score_reg_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.039</td>
<td>lcd_data_wrap_inst/high_score_reg_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.017</td>
<td>lcd_data_wrap_inst/computed_score_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.922</td>
<td>lcd_data_wrap_inst/high_score_reg_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.904</td>
<td>lcd_data_wrap_inst/computed_score_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.892</td>
<td>lcd_data_wrap_inst/computed_score_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.892</td>
<td>lcd_data_wrap_inst/computed_score_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.890</td>
<td>lcd_data_wrap_inst/computed_score_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.889</td>
<td>lcd_data_wrap_inst/computed_score_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.882</td>
<td>lcd_data_wrap_inst/computed_score_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.880</td>
<td>lcd_data_wrap_inst/computed_score_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.878</td>
<td>lcd_data_wrap_inst/computed_score_6_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.867</td>
<td>lcd_data_wrap_inst/computed_score_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_26_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.866</td>
<td>lcd_data_wrap_inst/computed_score_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.824</td>
<td>lcd_data_wrap_inst/high_score_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.807</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.368</td>
<td>lcd_data_wrap_inst/is_game_over_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.263</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>2</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>3</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>4</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>5</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>6</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>7</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>8</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>9</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>10</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>11</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>12</td>
<td>9.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.655</td>
</tr>
<tr>
<td>13</td>
<td>9.997</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.311</td>
</tr>
<tr>
<td>14</td>
<td>9.997</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.311</td>
</tr>
<tr>
<td>15</td>
<td>9.997</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.311</td>
</tr>
<tr>
<td>16</td>
<td>9.997</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.311</td>
</tr>
<tr>
<td>17</td>
<td>10.138</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.170</td>
</tr>
<tr>
<td>18</td>
<td>10.138</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.170</td>
</tr>
<tr>
<td>19</td>
<td>10.138</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.170</td>
</tr>
<tr>
<td>20</td>
<td>10.138</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.170</td>
</tr>
<tr>
<td>21</td>
<td>10.150</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.158</td>
</tr>
<tr>
<td>22</td>
<td>10.155</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.153</td>
</tr>
<tr>
<td>23</td>
<td>10.155</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.153</td>
</tr>
<tr>
<td>24</td>
<td>10.271</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.037</td>
</tr>
<tr>
<td>25</td>
<td>10.392</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>1.915</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr>
<td>24</td>
<td>1.714</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>cdt/delay_state_1_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.725</td>
</tr>
<tr>
<td>25</td>
<td>1.714</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.725</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0</td>
</tr>
<tr>
<td>6</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0</td>
</tr>
<tr>
<td>9</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.253</td>
<td>4.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n207_s2/I1</td>
</tr>
<tr>
<td>91.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n207_s2/F</td>
</tr>
<tr>
<td>91.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.743, 21.166%; route: 47.229, 78.448%; tC2Q: 0.232, 0.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.253</td>
<td>4.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n210_s2/I1</td>
</tr>
<tr>
<td>91.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n210_s2/F</td>
</tr>
<tr>
<td>91.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.544, 20.905%; route: 47.229, 78.708%; tC2Q: 0.232, 0.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.096</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n216_s2/I1</td>
</tr>
<tr>
<td>91.558</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n216_s2/F</td>
</tr>
<tr>
<td>91.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.635, 21.080%; route: 47.071, 78.533%; tC2Q: 0.232, 0.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.096</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n209_s2/I1</td>
</tr>
<tr>
<td>91.558</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n209_s2/F</td>
</tr>
<tr>
<td>91.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.635, 21.080%; route: 47.071, 78.533%; tC2Q: 0.232, 0.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.096</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n224_s3/I2</td>
</tr>
<tr>
<td>91.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n224_s3/F</td>
</tr>
<tr>
<td>91.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.544, 20.960%; route: 47.071, 78.652%; tC2Q: 0.232, 0.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.096</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n213_s2/I1</td>
</tr>
<tr>
<td>91.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n213_s2/F</td>
</tr>
<tr>
<td>91.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.544, 20.960%; route: 47.071, 78.652%; tC2Q: 0.232, 0.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>91.096</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n208_s2/I1</td>
</tr>
<tr>
<td>91.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n208_s2/F</td>
</tr>
<tr>
<td>91.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.544, 20.960%; route: 47.071, 78.652%; tC2Q: 0.232, 0.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.450</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.738%; route: 46.592, 77.874%; tC2Q: 0.232, 0.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.450</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.738%; route: 46.592, 77.874%; tC2Q: 0.232, 0.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.277</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.801%; route: 46.420, 77.810%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.277</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.801%; route: 46.420, 77.810%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.277</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.801%; route: 46.420, 77.810%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.277</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.801%; route: 46.420, 77.810%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.277</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.801%; route: 46.420, 77.810%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.086</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.871%; route: 46.229, 77.739%; tC2Q: 0.232, 0.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.086</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.871%; route: 46.229, 77.739%; tC2Q: 0.232, 0.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.086</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.871%; route: 46.229, 77.739%; tC2Q: 0.232, 0.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.086</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.871%; route: 46.229, 77.739%; tC2Q: 0.232, 0.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.079</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.874%; route: 46.221, 77.736%; tC2Q: 0.232, 0.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/valid_enemy_collision_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.421</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n260_s1/I3</td>
</tr>
<tr>
<td>90.991</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n260_s1/F</td>
</tr>
<tr>
<td>90.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/valid_enemy_collision_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/valid_enemy_collision_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/valid_enemy_collision_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.114, 22.088%; route: 46.025, 77.521%; tC2Q: 0.232, 0.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>90.908</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.937%; route: 46.051, 77.672%; tC2Q: 0.232, 0.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>90.908</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.937%; route: 46.051, 77.672%; tC2Q: 0.232, 0.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>90.875</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.949%; route: 46.018, 77.660%; tC2Q: 0.232, 0.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>90.875</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.949%; route: 46.018, 77.660%; tC2Q: 0.232, 0.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/Q</td>
</tr>
<tr>
<td>34.491</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s4/I1</td>
</tr>
<tr>
<td>35.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s4/F</td>
</tr>
<tr>
<td>36.220</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_0_s0/I0</td>
</tr>
<tr>
<td>36.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>125</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_0_s0/F</td>
</tr>
<tr>
<td>40.952</td>
<td>4.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_8_s0/I0</td>
</tr>
<tr>
<td>41.469</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R2C23[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_8_s0/F</td>
</tr>
<tr>
<td>45.391</td>
<td>3.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_9_s/I2</td>
</tr>
<tr>
<td>45.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_9_s/F</td>
</tr>
<tr>
<td>51.573</td>
<td>5.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/I2</td>
</tr>
<tr>
<td>52.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3438/F</td>
</tr>
<tr>
<td>52.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/I3</td>
</tr>
<tr>
<td>52.661</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2639/F</td>
</tr>
<tr>
<td>56.762</td>
<td>4.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/I3</td>
</tr>
<tr>
<td>57.317</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1913/F</td>
</tr>
<tr>
<td>58.182</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/I2</td>
</tr>
<tr>
<td>58.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1282/F</td>
</tr>
<tr>
<td>59.543</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/I2</td>
</tr>
<tr>
<td>60.060</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s812/F</td>
</tr>
<tr>
<td>60.554</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/I3</td>
</tr>
<tr>
<td>61.109</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s475/F</td>
</tr>
<tr>
<td>62.088</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/I2</td>
</tr>
<tr>
<td>62.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s246/F</td>
</tr>
<tr>
<td>64.574</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/I0</td>
</tr>
<tr>
<td>65.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s140/F</td>
</tr>
<tr>
<td>67.909</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/I1</td>
</tr>
<tr>
<td>68.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C47[2][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s70/F</td>
</tr>
<tr>
<td>70.765</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/I1</td>
</tr>
<tr>
<td>71.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s84/F</td>
</tr>
<tr>
<td>72.117</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/I0</td>
</tr>
<tr>
<td>72.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s37/F</td>
</tr>
<tr>
<td>73.879</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s155/I2</td>
</tr>
<tr>
<td>74.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s155/F</td>
</tr>
<tr>
<td>75.254</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s111/I2</td>
</tr>
<tr>
<td>75.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s111/F</td>
</tr>
<tr>
<td>77.156</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C54[0][A]</td>
<td>lcd_ctrl_inst/lcd_b_d_1_s79/I2</td>
</tr>
<tr>
<td>77.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R47C54[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_1_s79/F</td>
</tr>
<tr>
<td>79.925</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s30/I3</td>
</tr>
<tr>
<td>80.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s30/F</td>
</tr>
<tr>
<td>81.807</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>lcd_ctrl_inst/lcd_g_d_5_s73/I3</td>
</tr>
<tr>
<td>82.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_5_s73/F</td>
</tr>
<tr>
<td>83.818</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/I0</td>
</tr>
<tr>
<td>84.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s26/F</td>
</tr>
<tr>
<td>84.690</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/I2</td>
</tr>
<tr>
<td>85.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s11/F</td>
</tr>
<tr>
<td>85.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/I2</td>
</tr>
<tr>
<td>85.611</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R41C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s6/F</td>
</tr>
<tr>
<td>86.273</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I0</td>
</tr>
<tr>
<td>86.726</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.871</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>90.255</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>90.875</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.006, 21.949%; route: 46.018, 77.660%; tC2Q: 0.232, 0.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[1][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_10_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R50C44[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_10_s0/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C44[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R49C43[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.038</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.645%; tC2Q: 0.202, 44.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[0][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_9_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C44[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_9_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_12_s0/Q</td>
</tr>
<tr>
<td>4.164</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C46[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 65.242%; tC2Q: 0.202, 34.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[0][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R49C44[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_11_s0/Q</td>
</tr>
<tr>
<td>4.168</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R50C44[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.172</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[1][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_8_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C44[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_8_s0/Q</td>
</tr>
<tr>
<td>4.172</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R49C44[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_5_s0/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.806%; tC2Q: 0.202, 34.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R49C44[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_6_s0/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.806%; tC2Q: 0.202, 34.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R50C44[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_4_s0/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.809%; tC2Q: 0.202, 34.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[1][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R49C44[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_7_s0/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 66.035%; tC2Q: 0.201, 33.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[2][B]</td>
<td>lcd_data_wrap_inst/computed_score_8_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R39C45[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_8_s1/Q</td>
</tr>
<tr>
<td>4.197</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.103%; tC2Q: 0.202, 32.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][B]</td>
<td>lcd_data_wrap_inst/high_score_reg_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R49C44[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_13_s0/Q</td>
</tr>
<tr>
<td>4.292</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.500%; tC2Q: 0.202, 28.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td>lcd_data_wrap_inst/computed_score_1_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R35C44[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_1_s1/Q</td>
</tr>
<tr>
<td>4.310</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 72.220%; tC2Q: 0.202, 27.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td>lcd_data_wrap_inst/computed_score_5_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R39C45[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_5_s1/Q</td>
</tr>
<tr>
<td>4.322</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.537, 72.662%; tC2Q: 0.202, 27.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][A]</td>
<td>lcd_data_wrap_inst/computed_score_3_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R36C44[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_3_s1/Q</td>
</tr>
<tr>
<td>4.322</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.537, 72.680%; tC2Q: 0.202, 27.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/computed_score_11_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_11_s1/Q</td>
</tr>
<tr>
<td>4.324</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 72.750%; tC2Q: 0.202, 27.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>lcd_data_wrap_inst/computed_score_7_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R36C45[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_7_s1/Q</td>
</tr>
<tr>
<td>4.325</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 72.788%; tC2Q: 0.202, 27.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[1][B]</td>
<td>lcd_data_wrap_inst/computed_score_4_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R38C44[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_4_s1/Q</td>
</tr>
<tr>
<td>4.332</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 73.038%; tC2Q: 0.202, 26.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>lcd_data_wrap_inst/computed_score_9_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_9_s1/Q</td>
</tr>
<tr>
<td>4.334</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 73.100%; tC2Q: 0.202, 26.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>lcd_data_wrap_inst/computed_score_6_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R39C45[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_6_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.180%; tC2Q: 0.202, 26.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][B]</td>
<td>lcd_data_wrap_inst/computed_score_12_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R34C46[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_12_s1/Q</td>
</tr>
<tr>
<td>4.347</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_26_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.562, 73.573%; tC2Q: 0.202, 26.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][B]</td>
<td>lcd_data_wrap_inst/computed_score_10_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R35C46[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_10_s1/Q</td>
</tr>
<tr>
<td>4.348</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.563, 73.609%; tC2Q: 0.202, 26.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/high_score_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][A]</td>
<td>lcd_data_wrap_inst/high_score_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C44[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/high_score_reg_1_s0/Q</td>
</tr>
<tr>
<td>4.390</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 74.976%; tC2Q: 0.202, 25.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/is_game_over_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>lcd_data_wrap_inst/is_game_over_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/is_game_over_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_wrap_inst_28_s0/I3</td>
</tr>
<tr>
<td>4.297</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R39C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_wrap_inst_28_s0/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.953%; route: 0.671, 53.135%; tC2Q: 0.201, 15.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][B]</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C53[0][B]</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C45[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C45[2][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][B]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C45[0][B]</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[3][A]</td>
<td>reset_controller/reset_n_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C54[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.932</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 91.262%; tC2Q: 0.232, 8.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.587</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.079, 89.959%; tC2Q: 0.232, 10.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.587</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.079, 89.959%; tC2Q: 0.232, 10.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.587</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.079, 89.959%; tC2Q: 0.232, 10.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.587</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.079, 89.959%; tC2Q: 0.232, 10.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.446</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 89.307%; tC2Q: 0.232, 10.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.446</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 89.307%; tC2Q: 0.232, 10.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.446</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C46[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 89.307%; tC2Q: 0.232, 10.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.446</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C46[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C46[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C46[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 89.307%; tC2Q: 0.232, 10.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.435</td>
<td>1.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.926, 89.250%; tC2Q: 0.232, 10.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.430</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C50[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 89.224%; tC2Q: 0.232, 10.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.430</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C50[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 89.224%; tC2Q: 0.232, 10.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.314</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C46[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 88.611%; tC2Q: 0.232, 11.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.192</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 87.887%; tC2Q: 0.232, 12.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C44[1][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][B]</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C50[0][B]</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C54[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[1][A]</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C54[1][A]</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[1][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[1][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C54[1][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td>lcd_ctrl_inst/hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][B]</td>
<td>lcd_ctrl_inst/hcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][B]</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[0][B]</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C45[2][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C45[2][A]</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][B]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C45[0][B]</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>143</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C45[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cdt/delay_state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" font-weight:bold;">cdt/delay_state_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>cdt/delay_state_1_s5/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>cdt/delay_state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C54[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2302</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2627</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_1_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2627</td>
<td>clk_d</td>
<td>-12.205</td>
<td>3.468</td>
</tr>
<tr>
<td>2302</td>
<td>n39_7</td>
<td>10.472</td>
<td>1.793</td>
</tr>
<tr>
<td>376</td>
<td>n19178_7</td>
<td>15.600</td>
<td>7.683</td>
</tr>
<tr>
<td>345</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/u_ctrl/cur_row[0]</td>
<td>18.388</td>
<td>5.414</td>
</tr>
<tr>
<td>311</td>
<td>lcd_xpos[5]</td>
<td>-37.547</td>
<td>5.908</td>
</tr>
<tr>
<td>277</td>
<td>lcd_ypos[5]</td>
<td>-42.293</td>
<td>11.650</td>
</tr>
<tr>
<td>274</td>
<td>lcd_ypos_0_9</td>
<td>-48.164</td>
<td>6.502</td>
</tr>
<tr>
<td>270</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/u_ctrl/move_right_col[0]</td>
<td>20.020</td>
<td>4.838</td>
</tr>
<tr>
<td>269</td>
<td>lcd_xpos[4]</td>
<td>-40.891</td>
<td>5.753</td>
</tr>
<tr>
<td>255</td>
<td>lcd_xpos[6]</td>
<td>-39.468</td>
<td>6.914</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C53</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C52</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C53</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C54</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R18C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R18C48</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
