// Seed: 3285564193
module module_0;
  logic [7:0] id_1;
  always id_1[1] = 1;
  tri1 id_2 = 1;
  wire id_3, id_4;
  logic [7:0] id_5, id_6, id_7;
  id_8(
      .id_0(1), .id_1(1)
  );
  integer id_9 (
      id_7[""],
      1,
      1'b0
  );
  logic [7:0] id_10 = id_7;
  wire id_11;
endmodule
module module_1 (
    output wand id_0
);
  reg id_2, id_3;
  always id_2 <= 1 == id_3;
  module_0();
  wire id_4;
endmodule
