<?xml version="1.0" encoding="UTF-8"?>
<mods:mods xmlns="http://www.loc.gov/mods/v3"
           xmlns:flvc="info:flvc/manifest/v1"
           xmlns:dcterms="http://purl.org/dc/terms/"
           xmlns:etd="http://www.ndltd.org/standards/metadata/etdms/1.0/"
           xmlns:mods="http://www.loc.gov/mods/v3"
           xmlns:xlink="http://www.w3.org/1999/xlink"
           xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
           xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-6.xsd"
           version="3.6">
   <mods:titleInfo lang="eng">
      <mods:title>FPGA-Based Accelerator Generation for Artificial Neural Networks</mods:title>
   </mods:titleInfo>
   <mods:name type="personal" authority="local">
      <mods:nameIdentifier type="orcid" typeURI="https://orcid.org/">0009-0008-9525-7277</mods:nameIdentifier>
      <mods:namePart type="family">Johnson</mods:namePart>
      <mods:namePart type="given">Christopher Wade</mods:namePart>
      <mods:affiliation>Theses and Dissertations</mods:affiliation>
      <mods:role>
         <mods:roleTerm authority="local" type="text">author</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="personal"
              authority="naf"
              authorityURI="http://id.loc.gov/authorities/names/"
              valueURI="http://id.loc.gov/authorities/names/n2001011368">
      <mods:namePart type="family">Meyer-Baese</mods:namePart>
      <mods:namePart type="given">U. (Uwe)</mods:namePart>
      <mods:namePart type="date">1964-</mods:namePart>
      <mods:affiliation>Theses and Dissertations</mods:affiliation>
      <mods:role>
         <mods:roleTerm authority="local" type="text">professor directing thesis</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="personal"
              authority="etd-naf"
              authorityURI="https://authorities.lib.fsu.edu/etd-naf/"
              valueURI="https://authorities.lib.fsu.edu/etd-naf/ldebrunner">
      <mods:namePart type="family">DeBrunner</mods:namePart>
      <mods:namePart type="given">Linda S.</mods:namePart>
      <mods:affiliation>Theses and Dissertations</mods:affiliation>
      <mods:role>
         <mods:roleTerm authority="local" type="text">committee member</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="personal"
              authority="etd-naf"
              authorityURI="https://authorities.lib.fsu.edu/etd-naf/"
              valueURI="https://authorities.lib.fsu.edu/etd-naf/foo">
      <mods:namePart type="family">Foo</mods:namePart>
      <mods:namePart type="given">Simon Y.</mods:namePart>
      <mods:affiliation>Theses and Dissertations</mods:affiliation>
      <mods:role>
         <mods:roleTerm authority="local" type="text">committee member</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="corporate"
              authority="naf"
              authorityURI="http://id.loc.gov/authorities/names/"
              valueURI="http://id.loc.gov/authorities/names/n80126238">
      <mods:namePart>Florida State University</mods:namePart>
      <mods:role>
         <mods:roleTerm authority="rda" type="text">degree granting institution</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="corporate" authority="local">
      <mods:namePart>FAMU-FSU College of Engineering</mods:namePart>
      <mods:role>
         <mods:roleTerm authority="local" type="text">degree granting college</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:name type="corporate" authority="local">
      <mods:namePart>Department of Electrical and Computer Engineering</mods:namePart>
      <mods:role>
         <mods:roleTerm authority="local" type="text">degree granting department</mods:roleTerm>
         <mods:roleTerm authority="marcrelator" type="code">dgg</mods:roleTerm>
      </mods:role>
   </mods:name>
   <mods:typeOfResource>text</mods:typeOfResource>
   <mods:genre authority="rdacontent">text</mods:genre>
   <mods:genre authority="coar"
               authorityURI="http://purl.org/coar/resource_type"
               valueURI="http://purl.org/coar/resource_type/c_bdcc">master thesis</mods:genre>
   <mods:originInfo>
      <mods:place>
         <mods:placeTerm type="text">Tallahassee, Florida</mods:placeTerm>
      </mods:place>
      <mods:dateIssued encoding="w3cdtf" keyDate="yes">2024</mods:dateIssued>
      <mods:publisher>Florida State University</mods:publisher>
      <issuance>monographic</issuance>
   </mods:originInfo>
   <mods:language>
      <mods:languageTerm type="text">English</mods:languageTerm>
      <mods:languageTerm type="code" authority="iso639-2b">eng</mods:languageTerm>
   </mods:language>
   <mods:physicalDescription>
      <mods:form authority="rdamedia" type="RDA media terms">computer</mods:form>
      <mods:form authority="rdacarrier" type="RDA carrier terms">online resource</mods:form>
      <mods:extent>1 online resource (51 pages)</mods:extent>
      <mods:digitalOrigin>born digital</mods:digitalOrigin>
      <mods:internetMediaType>application/pdf</mods:internetMediaType>
   </mods:physicalDescription>
   <mods:abstract>Artificial neural networks (ANNs) are a pivotal component of highly successful modern Artificial Intelligence (AI) applications, such as OpenAI's ChatGPT. FPGA's capabilities of parallelism and efficiency provide an opportunity to provide quicker computation of ANNs than both CPUs or GPUs, whilst consuming much less power in both in data center and edge computing environments. A custom instruction component for the Nios II soft processor and supporting software were developed to allow easy, configurable generation and deployment of high-performance ANN inference on FPGA devices. The custom instruction performs integer matrix-vector multiplications, with each column of the product computed in parallel with pipelined multiply accumulate units. Nios II embedded computer systems were created both with and without the generated custom instruction. FPGA device resource utilization and execution time were evaluated for each system when performing ANN-based image classification on the MNIST handwritten digit database. Speedups of over 300x were achieved when using the custom instruction, at the expense of higher FPGA resource utilization.</mods:abstract>
   <mods:note displayLabel="Submitted Note">A Thesis submitted to the Department of Electrical Engineering in partial fulfillment of the requirements for the degree of Master of Science.</mods:note>
   <mods:note displayLabel="Date of Defense">April 5, 2024.</mods:note>
   <mods:note displayLabel="Keywords">Artificial Intelligence, Artificial Neural Networks, FPGA, Image Classification, Nios II, SystemVerilog</mods:note>
   <mods:note displayLabel="Bibliography Note">Includes bibliographical references.</mods:note>
   <mods:note displayLabel="Advisory Committee">Uwe Meyer-Baese, Professor Directing Thesis; Linda DeBrunner, Committee Member; Simon Foo, Committee Member.</mods:note>
   <mods:subject authority="lcsh"
                 authorityURI="http://id.loc.gov/authorities/subjects/"
                 valueURI="http://id.loc.gov/authorities/subjects/sh85041666">
      <mods:topic>Electrical engineering</mods:topic>
   </mods:subject>
   <mods:subject authority="lcsh"
                 authorityURI="http://id.loc.gov/authorities/subjects/"
                 valueURI="http://id.loc.gov/authorities/subjects/sh85029495">
      <mods:topic>Computer engineering</mods:topic>
   </mods:subject>
   <mods:identifier type="IID">Johnson_fsu_0071N_18765</mods:identifier>
   <mods:extension>
      <etd:degree>
         <etd:name>Master of Science</etd:name>
         <etd:level>Masters</etd:level>
         <etd:discipline>Electrical and Computer Engineering</etd:discipline>
      </etd:degree>
      <flvc:flvc>
         <flvc:owningInstitution>FSU</flvc:owningInstitution>
         <flvc:submittingInstitution>FSU</flvc:submittingInstitution>
      </flvc:flvc>
   </mods:extension>
   <mods:recordInfo>
      <mods:recordCreationDate encoding="w3cdtf">2024-08-19T12:02:22.846834-04:00</mods:recordCreationDate>
      <descriptionStandard>rda</descriptionStandard>
   </mods:recordInfo>
</mods:mods>
