--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml MMA8452Q.twx MMA8452Q.ncd -o MMA8452Q.twr MMA8452Q.pcf
-ucf AMIIBA2_RevA.ucf

Design file:              MMA8452Q.ncd
Physical constraint file: MMA8452Q.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MSB_X<0>    |    4.972(R)|      SLOW  |   -1.903(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<1>    |    6.018(R)|      SLOW  |   -2.968(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<2>    |    6.347(R)|      SLOW  |   -2.954(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<3>    |    5.463(R)|      SLOW  |   -2.575(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<4>    |    4.881(R)|      SLOW  |   -2.109(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<5>    |    4.869(R)|      SLOW  |   -2.154(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<6>    |    4.886(R)|      SLOW  |   -2.117(R)|      FAST  |clk_BUFGP         |   0.000|
MSB_X<7>    |    4.816(R)|      SLOW  |   -2.157(R)|      FAST  |clk_BUFGP         |   0.000|
SDA         |    4.467(R)|      SLOW  |   -0.232(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_LCD<0> |         9.421(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<1> |         9.078(R)|      SLOW  |         3.681(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<2> |         9.364(R)|      SLOW  |         3.946(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<3> |         8.990(R)|      SLOW  |         3.593(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<4> |         9.278(R)|      SLOW  |         3.778(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<5> |         9.713(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<6> |         9.527(R)|      SLOW  |         3.934(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<7> |         9.259(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
ENA         |        13.031(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
RS          |         9.231(R)|      SLOW  |         3.761(R)|      FAST  |clk_BUFGP         |   0.000|
SCL         |         8.653(R)|      SLOW  |         3.359(R)|      FAST  |clk_BUFGP         |   0.000|
SDA         |        10.534(R)|      SLOW  |         4.242(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.002|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 11 13:32:20 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



