#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15a2e40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a2fd0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x15d0ed0 .functor NOT 1, L_0x15d1790, C4<0>, C4<0>, C4<0>;
L_0x15d14f0 .functor XOR 1, L_0x15d12d0, L_0x15d1420, C4<0>, C4<0>;
L_0x15d1680 .functor XOR 1, L_0x15d14f0, L_0x15d15b0, C4<0>, C4<0>;
v0x15d0300_0 .net *"_ivl_10", 0 0, L_0x15d15b0;  1 drivers
v0x15d0400_0 .net *"_ivl_12", 0 0, L_0x15d1680;  1 drivers
v0x15d04e0_0 .net *"_ivl_2", 0 0, L_0x15d1210;  1 drivers
v0x15d05a0_0 .net *"_ivl_4", 0 0, L_0x15d12d0;  1 drivers
v0x15d0680_0 .net *"_ivl_6", 0 0, L_0x15d1420;  1 drivers
v0x15d07b0_0 .net *"_ivl_8", 0 0, L_0x15d14f0;  1 drivers
v0x15d0890_0 .var "clk", 0 0;
v0x15d0930_0 .net "in1", 0 0, v0x15cfa80_0;  1 drivers
v0x15d09d0_0 .net "in2", 0 0, v0x15cfb40_0;  1 drivers
v0x15d0a70_0 .net "out_dut", 0 0, v0x15d0000_0;  1 drivers
v0x15d0b40_0 .net "out_ref", 0 0, L_0x15d10f0;  1 drivers
v0x15d0c10_0 .var/2u "stats1", 159 0;
v0x15d0cb0_0 .var/2u "strobe", 0 0;
v0x15d0d50_0 .net "tb_match", 0 0, L_0x15d1790;  1 drivers
v0x15d0e10_0 .net "tb_mismatch", 0 0, L_0x15d0ed0;  1 drivers
L_0x15d1210 .concat [ 1 0 0 0], L_0x15d10f0;
L_0x15d12d0 .concat [ 1 0 0 0], L_0x15d10f0;
L_0x15d1420 .concat [ 1 0 0 0], v0x15d0000_0;
L_0x15d15b0 .concat [ 1 0 0 0], L_0x15d10f0;
L_0x15d1790 .cmp/eeq 1, L_0x15d1210, L_0x15d1680;
S_0x1582a40 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x15a2fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x15d0fc0 .functor NOT 1, v0x15cfb40_0, C4<0>, C4<0>, C4<0>;
L_0x15d10f0 .functor AND 1, v0x15cfa80_0, L_0x15d0fc0, C4<1>, C4<1>;
v0x15a1220_0 .net *"_ivl_0", 0 0, L_0x15d0fc0;  1 drivers
v0x15a12c0_0 .net "in1", 0 0, v0x15cfa80_0;  alias, 1 drivers
v0x15cf5a0_0 .net "in2", 0 0, v0x15cfb40_0;  alias, 1 drivers
v0x15cf640_0 .net "out", 0 0, L_0x15d10f0;  alias, 1 drivers
S_0x15cf780 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x15a2fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
v0x15cf9a0_0 .net "clk", 0 0, v0x15d0890_0;  1 drivers
v0x15cfa80_0 .var "in1", 0 0;
v0x15cfb40_0 .var "in2", 0 0;
E_0x15abad0/0 .event negedge, v0x15cf9a0_0;
E_0x15abad0/1 .event posedge, v0x15cf9a0_0;
E_0x15abad0 .event/or E_0x15abad0/0, E_0x15abad0/1;
S_0x15cfbe0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x15a2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
v0x15cfde0_0 .net "in1", 0 0, v0x15cfa80_0;  alias, 1 drivers
v0x15cfef0_0 .net "in2", 0 0, v0x15cfb40_0;  alias, 1 drivers
v0x15d0000_0 .var "out", 0 0;
E_0x15abd10 .event anyedge, v0x15a12c0_0, v0x15cf5a0_0;
S_0x15d0100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x15a2fd0;
 .timescale -12 -12;
E_0x15abf60 .event anyedge, v0x15d0cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15d0cb0_0;
    %nor/r;
    %assign/vec4 v0x15d0cb0_0, 0;
    %wait E_0x15abf60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15cf780;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15abad0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x15cfb40_0, 0;
    %assign/vec4 v0x15cfa80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15cfbe0;
T_2 ;
Ewait_0 .event/or E_0x15abd10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x15cfde0_0;
    %load/vec4 v0x15cfef0_0;
    %inv;
    %and;
    %store/vec4 v0x15d0000_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15a2fd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d0890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d0cb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15a2fd0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x15d0890_0;
    %inv;
    %store/vec4 v0x15d0890_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x15a2fd0;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15cf9a0_0, v0x15d0e10_0, v0x15d0930_0, v0x15d09d0_0, v0x15d0b40_0, v0x15d0a70_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15a2fd0;
T_6 ;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x15a2fd0;
T_7 ;
    %wait E_0x15abad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15d0c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15d0c10_0, 4, 32;
    %load/vec4 v0x15d0d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15d0c10_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15d0c10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15d0c10_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x15d0b40_0;
    %load/vec4 v0x15d0b40_0;
    %load/vec4 v0x15d0a70_0;
    %xor;
    %load/vec4 v0x15d0b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15d0c10_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x15d0c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15d0c10_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4f/m2014_q4f_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/m2014_q4f/iter0/response43/top_module.sv";
