# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../loongson.srcs/sources_1/new" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../loongson.ip_user_files/ipstatic" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll.v" \
"../../../../../../rtl/xilinx_ip/axi_ram/sim/axi_ram.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" \
"../../../../loongson.gen/sources_1/ip/tagv_way1/sim/tagv_way1.v" \
"../../../../loongson.gen/sources_1/ip/tagv_way0/sim/tagv_way0.v" \
"../../../../loongson.gen/sources_1/ip/data_way1_bank3/sim/data_way1_bank3.v" \
"../../../../loongson.gen/sources_1/ip/data_way1_bank2/sim/data_way1_bank2.v" \
"../../../../loongson.gen/sources_1/ip/data_way1_bank1/sim/data_way1_bank1.v" \
"../../../../loongson.gen/sources_1/ip/data_way1_bank0/sim/data_way1_bank0.v" \
"../../../../loongson.gen/sources_1/ip/data_way0_bank3/sim/data_way0_bank3.v" \
"../../../../loongson.gen/sources_1/ip/data_way0_bank2/sim/data_way0_bank2.v" \
"../../../../loongson.gen/sources_1/ip/data_way0_bank1/sim/data_way0_bank1.v" \
"../../../../loongson.gen/sources_1/ip/data_way0_bank0/sim/data_way0_bank0.v" \
"../../../../loongson.gen/sources_1/ip/inst_tagv_way1/sim/inst_tagv_way1.v" \
"../../../../loongson.gen/sources_1/ip/inst_tagv_way0/sim/inst_tagv_way0.v" \
"../../../../loongson.gen/sources_1/ip/inst_way1_bank3/sim/inst_way1_bank3.v" \
"../../../../loongson.gen/sources_1/ip/inst_way1_bank2/sim/inst_way1_bank2.v" \
"../../../../loongson.gen/sources_1/ip/inst_way1_bank1/sim/inst_way1_bank1.v" \
"../../../../loongson.gen/sources_1/ip/inst_way1_bank0/sim/inst_way1_bank0.v" \
"../../../../loongson.gen/sources_1/ip/inst_way0_bank3/sim/inst_way0_bank3.v" \
"../../../../loongson.gen/sources_1/ip/inst_way0_bank2/sim/inst_way0_bank2.v" \
"../../../../loongson.gen/sources_1/ip/inst_way0_bank1/sim/inst_way0_bank1.v" \
"../../../../loongson.gen/sources_1/ip/inst_way0_bank0/sim/inst_way0_bank0.v" \
"../../../../loongson.srcs/sources_1/new/alu.v" \
"../../../../loongson.srcs/sources_1/new/axi_bridge.v" \
"../../../../../../rtl/axi_wrap/axi_wrap.v" \
"../../../../../../rtl/ram_wrap/axi_wrap_ram.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../loongson.srcs/sources_1/new/csr.v" \
"../../../../loongson.srcs/sources_1/new/dcache.v" \
"../../../../loongson.srcs/sources_1/new/exe_stage.v" \
"../../../../loongson.srcs/sources_1/new/icache.v" \
"../../../../loongson.srcs/sources_1/new/id_stage.v" \
"../../../../loongson.srcs/sources_1/new/if_stage.v" \
"../../../../loongson.srcs/sources_1/new/mem_stage.v" \
"../../../../loongson.srcs/sources_1/new/mul.v" \
"../../../../loongson.srcs/sources_1/new/mycpu_top.v" \
"../../../../loongson.srcs/sources_1/new/regfile.v" \
"../../../../../../rtl/soc_lite_top.v" \
"../../../../loongson.srcs/sources_1/new/tlb.v" \
"../../../../loongson.srcs/sources_1/new/tools.v" \
"../../../../loongson.srcs/sources_1/new/wb_stage.v" \

sv xil_defaultlib  --include "../../../../loongson.srcs/sources_1/new" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../loongson.ip_user_files/ipstatic" \
"../../../../loongson.srcs/sources_1/new/compressor_3_2.sv" \
"../../../../loongson.srcs/sources_1/new/int_div_radix_4_v1.sv" \
"../../../../loongson.srcs/sources_1/new/lzc.sv" \
"../../../../loongson.srcs/sources_1/new/radix_4_qds_v1.sv" \
"../../../../loongson.srcs/sources_1/new/radix_4_sign_coder.sv" \
"../../../../loongson.srcs/sources_1/new/radix_4_sign_detector.sv" \

verilog xil_defaultlib  --include "../../../../loongson.srcs/sources_1/new" --include "../../../../loongson.ip_user_files/ipstatic/hdl" --include "../../../../loongson.ip_user_files/ipstatic" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
