# Part4-1-IP-Package

## Hard IP / Soft IP å·®ç•°

åœ¨ FPGA èˆ‡ ASIC è¨­è¨ˆä¸­ï¼Œå¸¸è¦‹å…©ç¨® IPï¼ˆIntellectual Propertyï¼‰å½¢å¼ï¼š

- **Hard IP**ï¼š  
  æŒ‡å·²ç¶“ç¶“é Placement and Routing çš„é›»è·¯æ¨¡çµ„ï¼Œé€šå¸¸ä»¥å¯¦é«”é›»è·¯å½¢å¼åµŒå…¥åœ¨æ™¶ç‰‡ä¸­ï¼ˆå¦‚ Zynq ç³»åˆ—ä¸­çš„ ARM Cortex-A9 æ ¸å¿ƒã€DDR æ§åˆ¶å™¨ï¼‰ã€‚å®ƒçš„æ™‚åºã€é¢ç©èˆ‡åŠŸè€—ç‰¹æ€§å›ºå®šï¼Œæ•ˆèƒ½é«˜ä½†å¯æ”œæ€§å·®ã€‚

- **Soft IP**ï¼š  
  è»Ÿ IP æ˜¯ç”¨ HDL æ’°å¯«çš„æ¨¡çµ„ï¼Œè¨­è¨ˆå½ˆæ€§é«˜ï¼Œå¯ä»¥åœ¨ä¸åŒè£½ç¨‹èˆ‡å¹³å°ä¸Šé‡æ–°åˆæˆèˆ‡å¯¦ä½œã€‚ Vivado æä¾›çš„å¤§å¤šæ•¸ IP çš†å±¬æ–¼ Soft IPï¼Œä½ å¯ä»¥çœ‹åˆ°å®ƒå€‘é€šå¸¸æœƒæœ‰ RTL åŸå§‹ç¢¼æˆ–æ˜¯å¯ä»¥åœ¨ Synthesis éšæ®µç”Ÿæˆé›»è·¯é‚è¼¯ï¼Œå°±å±¬æ–¼ Soft IPã€‚

åœ¨æœ¬æ•™å­¸ä¸­ï¼Œæˆ‘å€‘å°‡ä»¥ **Soft IP çš„å°è£æµç¨‹ç‚ºä¸»**ï¼Œå­¸ç¿’å¦‚ä½•å°‡è‡ªå·±çš„ RTL æ¨¡çµ„åŒ…è£æˆå¯åœ¨ Vivado Block Design ä¸­ä½¿ç”¨çš„è‡ªè¨‚ IPã€‚

##  Design Constraints of IP

åœ¨ Vivado å°è£ IP çš„æµç¨‹ä¸­ï¼ŒConstraints å¿…é ˆæ ¹æ“šä½¿ç”¨å ´æ™¯åˆ†é–‹è™•ç†ï¼Œä¸»è¦åˆ†ç‚ºå…©ç¨®ï¼š

1.  Global
ç•¶ IP æ˜¯æ•´å€‹ SoC è¨­è¨ˆçš„ä¸€éƒ¨åˆ†æ™‚ï¼ŒIP æ‰€éœ€çš„æ™‚è„ˆèˆ‡ I/O é™åˆ¶å°‡ç”±ä¸Šå±¤è¨­è¨ˆçš„ `.xdc` æä¾›ï¼Œæ­¤æ™‚ IP æœ¬èº«çš„ `.xdc` ä¸éœ€è¦å†å®šç¾© clockï¼Œå¦å‰‡å¯èƒ½ç”¢ç”Ÿé‡è¤‡å®šç¾©éŒ¯èª¤

2.  Out-of-Contextï¼ˆOOCï¼‰
Vivado é è¨­æœƒå°æ¯å€‹ IP åŸ·è¡Œ `OOC synthesis`ï¼Œç”¢ç”Ÿ `.dcp(design check point)` 
ç‚ºäº†è®“ IP åœ¨ `OOC` ç’°å¢ƒä¸‹èƒ½æ­£ç¢ºç¶œåˆï¼Œå¿…é ˆæä¾›ä¸€ä»½ç¨ç«‹çš„ .xdc ä¾†å®šç¾©ï¼š`create_clock`ã€`set_input_delay`ã€`set_output_delay`  

>ğŸ“Œ Out-of-Contextï¼ˆOOCï¼‰åˆæˆæ˜¯æŒ‡ Vivado åœ¨ IP å°šæœªæ¥å…¥ Top-level designå‰ï¼Œæœƒå–®ç¨å°è©² IP é€²è¡Œåˆæˆèˆ‡åˆ†æã€‚
åœ¨é€™å€‹éšæ®µï¼ŒTop-level è¨­è¨ˆæœƒå°‡è©² IP è¦–ç‚ºä¸€å€‹ functional black boxï¼Œä¸é—œå¿ƒå…¶å…§éƒ¨é‚è¼¯ç´°ç¯€ï¼Œåªé—œå¿ƒå…¶ interface èˆ‡åŠŸèƒ½è¡Œç‚ºæ˜¯å¦æ­£ç¢ºã€‚  
>
>ğŸ“Œ ç›¸å°åœ°ï¼Œåœ¨ Global è¨­è¨ˆæƒ…å¢ƒä¸‹ï¼Œ**IP è¢«æ•´åˆé€²æ•´é«”ç³»çµ±**ï¼Œç”±ä¸Šå±¤è¨­è¨ˆçµ±ä¸€æä¾›æ™‚è„ˆèˆ‡ I/O é™åˆ¶ï¼Œå› æ­¤ IP æœ¬èº«çš„ .xdc ä¸­é€šå¸¸åªä¿ç•™å¿…è¦çš„å…§éƒ¨é™åˆ¶ï¼Œä¸¦é¿å…é‡è¤‡å®šç¾©ä¸Šå±¤çš„ constraintã€‚

3.  IP å°è£ä¸­çš„ Design Constraints è™•ç†ï¼Œåœ¨åŸå§‹è¨­è¨ˆä¸­ï¼Œæˆ‘å€‘é€šå¸¸æœƒé‡å° IP åšç‚ºç¨ç«‹æ¨¡çµ„ï¼ˆstandalone designï¼‰å®šç¾©å®Œæ•´çš„ constraintsã€‚ä½†ç•¶ä½ å°‡é€™å€‹æ¨¡çµ„å°è£ç‚º IP å¾Œï¼Œæœ‰äº›é™åˆ¶ï¼ˆåƒæ˜¯ clockï¼‰æœƒæ”¹ç”± Top-level design æä¾›ï¼Œé€™æ™‚å°±éœ€è¦å°‡åŸå§‹ XDC æª”æ‹†æˆå…©ä»½ï¼š  

| é¡å‹                         | ç”¨é€”          | æ˜¯å¦éœ€è¦ç¨ç«‹ clock é™åˆ¶ï¼Ÿ     |
| -------------------------- | ----------- | -------------------- |
| **OOC (Out-of-Context)** | IP å–®ç¨ç¶œåˆæ™‚ä½¿ç”¨  |  éœ€è¦ï¼ˆæä¾›æ™‚è„ˆè³‡è¨Šï¼‰         |
| **Top-level è¨­è¨ˆä¸­ä½¿ç”¨ (Global)**        | IP è¢«æ•´åˆåˆ°ä¸»è¨­è¨ˆä¸­ |  ä¸éœ€è¦ï¼ˆç”±ä¸Šå±¤ `.xdc` æä¾›ï¼‰ |


![OOC_and_global_syn](./png/OOC_and_global_syn.jpg)

# Part 4.1.1 Package Your IP

1.  åœ¨åŒ…è£ IP çš„éç¨‹ä¸­ï¼Œæœ‰æ™‚å€™æœƒéœ€è¦é–‹æ•¸å€‹æš«æ™‚æ‹¿ä¾†ä½¿ç”¨çš„ Vivado Projectï¼Œé€™é‚Šæˆ‘å€‘å…ˆå‰µå»ºä¸€å€‹æ–°çš„ Vivado Projectï¼Œä¸¦å°‡`../RTL/RGB_LED.v` å’Œ `../XDC/RGB_LED_ooc.xdc` åŠ å…¥å°ˆæ¡ˆç•¶ä¸­

2.  å°‡`RTL`è·Ÿ`*OOC.xdc`åŠ å…¥å°ˆæ¡ˆå¾Œï¼Œç…§è‘—å¾ŒçºŒæ“ä½œèª¿æ•´`xdc`æª”æ¡ˆçš„ **Properties**  

    ![OOC_xdc_property](./png/OOC_xdc_property.png)
    ![Property_Selection](./png/Property_Selection.png)

3.  ä¿®æ”¹å®Œ`xdc`çš„ Property å¾Œï¼Œé–‹å§‹ Package IPï¼Œé»é¸ `Tool -> Create and Package New IP` 

    ![Package_IP](./png/Package_IP.png)
    ![Create_Panel](./png/Create_Panel.png)

4.  å°‡ `IP_repo/RGB_LED` é€™å€‹è³‡æ–™å¤¾æ”¾åœ¨ä½ æƒ³è¦çš„ä½å­ï¼Œä¹‹å¾Œè¦ä½¿ç”¨é€™äº› IP å°±éœ€è¦**Importé€™å€‹è³‡æ–™å¤¾**  

    ![IP_repo_dir](./png/IP_repo_dir.png)

5.  è¨­å®šå®Œæˆå¾Œ Vivado æœƒé–‹å•Ÿä¸€å€‹ temp project ä¾†åš IP çš„åŒ…è£è¨­å®š  

    ![Tmp_Proj](./png/Tmp_Proj.png)

6.  é»é¸ `Review and Package -> Package IP`  

    ![New_IP](./png/New_IP.png)

7.  å¦å¤–å†é‡è¤‡ä¸€æ¬¡ä¸Šæ–¹çš„æ­¥é©ŸåŒ…è£å¦ä¸€å€‹æ–°çš„IPï¼Œä¸¦åªéœ€åŠ å…¥ `/..RTL/PWM_Decoder.v`

##  Part 4.1.2 Instantiating the Packaged IP in RTL

1.  é–‹å•Ÿä¸€å€‹ Vivado Projectï¼Œä¸¦åŠ å…¥ `../RTL/top.v` , `../XDC/pynq-z2_v1.0.xdc`  

    ![New_Proj](./png/New_Proj.png)  

2.  ä¸Šä¸€æ­¥é©ŸåŠ å…¥ `../RTL/top.v` å¾Œï¼Œå¯ä»¥çœ‹åˆ°å…§éƒ¨æœ‰å®£å‘Šå…©å€‹æˆ‘å€‘å…ˆå‰çš„ IP ï¼Œä½†åœ¨File Hierarchy è£¡é¢é¡¯ç¤ºç‚º `Not Found`ï¼Œå› æ­¤æˆ‘å€‘è¦å°‡å…ˆå‰çš„ IP Import é€²ä¾†ä¸¦`Generate`ï¼Œé»é¸ `PROJECT MANAGER -> setting -> IP/Repository`  

    ![IP_import](./png/IP_import.png)
    
3.  æ¥è‘—é»é¸ `PROJECT MANAGER -> IP Catalog`ï¼Œå¯ä»¥æ‰¾åˆ°å‰›å‰›æ‰“åŒ…çš„ IP  

    ![IP_catalog](./png/IP_catalog.png)

4.  å° `RGB_LED IP` é»å…©ä¸‹ï¼Œä¸¦æ¥çºŒæ“ä½œ  

    ![RGB_LED_init](./png/RGB_LED_init.png)
    ![RGB_LED_Panel](./png/RGB_LED_Panel.png)  
    
    é¸æ“‡ `Out of context per IP`ï¼Œç„¶å¾Œé»é¸ `Generate` ä¾†é€²è¡Œ IP çš„åˆæˆ  

    ![RGB_LED_Generate](./png/RGB_LED_Generate.png)  

    >ğŸ“Œ å…ˆå‰åœ¨åŒ…è£è©² IP æ™‚æˆ‘å€‘è¨­å®šå³ç‚º `OOC`ï¼Œå› æ­¤åœ¨ `Generate` æ™‚é¸æ“‡ `OOC` é€²è¡Œ `Generate`  

5.  ä¾ç…§ä¸Šè¿°çš„æ­¥é©Ÿå°‡ `PMW_Decoder IP` ä¹Ÿå‘¼å«é€²ä¾†ï¼Œç„¶å¾Œåœ¨æœ€å¾Œä¸€æ­¥çš„ `Generate Output Products` é¸æ“‡ **`Global`**

    ![PWM_Generate](./png/PWM_Generate.png)  
    
6.  `Top.v` å…§éƒ¨çš„ IP å®£å‘Šåç¨±å¯ä»¥ç”± `IP Sources -> Your_IP_name -> Instantiation Template -> *.veo(verilog) / *.vho(VHDL)` ä¸­æ‰¾åˆ°è¦å®£å‘Šçš„åç¨±è·Ÿ port  

    ![Top.v](./png/Top.v.png)
    ![veo](./png/veo.png)

7.  æ¥è‘—å³å¯åŸ·è¡Œ `Synthesis -> Implementation -> Generate Bitstream`
(ç›´æ¥æŒ‰ä¸‹ `Generate Bitstream` å…¶å¯¦ä¹ŸæœƒæŠŠå‰é¢å…©æ­¥é©Ÿéƒ½ä¸€èµ·åšå®Œ)  
ç„¶å¾Œå°‡ Bitstream file ç‡’éŒ„é€² FPGAã€‚
