[2025-09-17 13:38:44] START suite=qualcomm_srv trace=srv201_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv201_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2662158 heartbeat IPC: 3.756 cumulative IPC: 3.756 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5099226 heartbeat IPC: 4.103 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5099226 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5099226 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13866845 heartbeat IPC: 1.141 cumulative IPC: 1.141 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22498407 heartbeat IPC: 1.159 cumulative IPC: 1.149 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31292695 heartbeat IPC: 1.137 cumulative IPC: 1.145 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 40001821 heartbeat IPC: 1.148 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48664491 heartbeat IPC: 1.154 cumulative IPC: 1.148 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57382843 heartbeat IPC: 1.147 cumulative IPC: 1.148 (Simulation time: 00 hr 06 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv201_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 66104048 heartbeat IPC: 1.147 cumulative IPC: 1.147 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 74850762 heartbeat IPC: 1.143 cumulative IPC: 1.147 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 83513727 heartbeat IPC: 1.154 cumulative IPC: 1.148 (Simulation time: 00 hr 09 min 34 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87149905 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 21 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87149905 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv201_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.147 instructions: 100000001 cycles: 87149905
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.48 Average ROB Occupancy at Mispredict: 28.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1401
BRANCH_INDIRECT: 0.3594
BRANCH_CONDITIONAL: 11.54
BRANCH_DIRECT_CALL: 0.501
BRANCH_INDIRECT_CALL: 0.5152
BRANCH_RETURN: 0.431


====Backend Stall Breakdown====
ROB_STALL: 90589
LQ_STALL: 0
SQ_STALL: 391582


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 101.39474
REPLAY_LOAD: 46.36283
NON_REPLAY_LOAD: 8.604899

== Total ==
ADDR_TRANS: 3853
REPLAY_LOAD: 5239
NON_REPLAY_LOAD: 81497

== Counts ==
ADDR_TRANS: 38
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 9471

cpu0->cpu0_STLB TOTAL        ACCESS:    2053404 HIT:    2038956 MISS:      14448 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053404 HIT:    2038956 MISS:      14448 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 78.08 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9631134 HIT:    8564767 MISS:    1066367 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7859368 HIT:    6918874 MISS:     940494 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596405 HIT:     495715 MISS:     100690 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1151434 HIT:    1138128 MISS:      13306 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23927 HIT:      12050 MISS:      11877 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15339790 HIT:    7866147 MISS:    7473643 MSHR_MERGE:    1790839
cpu0->cpu0_L1I LOAD         ACCESS:   15339790 HIT:    7866147 MISS:    7473643 MSHR_MERGE:    1790839
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29712555 HIT:   25232020 MISS:    4480535 MSHR_MERGE:    1683645
cpu0->cpu0_L1D LOAD         ACCESS:   16530254 HIT:   13878630 MISS:    2651624 MSHR_MERGE:     475067
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13153102 HIT:   11348265 MISS:    1804837 MSHR_MERGE:    1208431
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29199 HIT:       5125 MISS:      24074 MSHR_MERGE:        147
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12564897 HIT:   10464021 MISS:    2100876 MSHR_MERGE:    1057252
cpu0->cpu0_ITLB LOAD         ACCESS:   12564897 HIT:   10464021 MISS:    2100876 MSHR_MERGE:    1057252
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.346 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28266969 HIT:   26901388 MISS:    1365581 MSHR_MERGE:     355801
cpu0->cpu0_DTLB LOAD         ACCESS:   28266969 HIT:   26901388 MISS:    1365581 MSHR_MERGE:     355801
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.741 cycles
cpu0->LLC TOTAL        ACCESS:    1244265 HIT:    1217137 MISS:      27128 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     940494 HIT:     921206 MISS:      19288 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     100690 HIT:      95814 MISS:       4876 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191204 HIT:     191066 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11877 HIT:       9051 MISS:       2826 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        684
  ROW_BUFFER_MISS:      26299
  AVG DBUS CONGESTED CYCLE: 3.344
Channel 0 WQ ROW_BUFFER_HIT:        181
  ROW_BUFFER_MISS:       3452
  FULL:          0
Channel 0 REFRESHES ISSUED:       7263

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       494250       549418       103418         2343
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           47         2595         1025          264
  STLB miss resolved @ L2C                0         1983         2941         1093          195
  STLB miss resolved @ LLC                0          835         1706         3097          754
  STLB miss resolved @ MEM                0            2          612         2026         1215

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             179736        51754      1388448       154844          219
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1030          735           38
  STLB miss resolved @ L2C                0         1369         7371         1234            3
  STLB miss resolved @ LLC                0          118         3630         1542           51
  STLB miss resolved @ MEM                0            0           87          162          112
[2025-09-17 13:49:05] END   suite=qualcomm_srv trace=srv201_ap (rc=0)
