----------===Caloric Connector and BuddySet Information===----------
entry: {1 1 1 } 
sw.bb4: { 0 0 1 } 
sw.bb1: { 0 1 0 } 
sw.bb: { 1 0 0 } 
sw.default: 
sw.epilog is a Caloric Connector
sw.epilog: { 0 0 1 } { 0 1 0 } { 1 0 0 } 
if.else is a Caloric Connector
if.else: { 0 0 1 } { 0 1 0 } 
sw.bb15: 
sw.bb14 is a Caloric Connector
sw.bb14: { 0 0 1 } 
if.end is a Caloric Connector
if.end: { 0 1 0 } { 1 0 0 } 
end: { 0 1 0 } { 1 0 0 } { 0 0 1 } 
----------===Initiating Tau Insertion Algroithm===----------
Inserted Tau at : sw.epilog
Inserted Tau at : if.else
Inserted Tau at : sw.bb14
Inserted Tau at : if.end
Inserted Tau at : sw.epilog
Inserted Tau at : if.else
Inserted Tau at : sw.bb14
Inserted Tau at : if.end
-- BB: entry
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.default
-------- Succ: sw.bb
-------- Succ: sw.bb1
-------- Succ: sw.bb4
------ Recurse over Child 
-------- Parent: entry | Child: sw.default
-- BB: sw.default
---- I: ---- attempt to renaming uses in I
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.epilog
---------- phi: n.0
---------- V: 
---------- Not a phi operand
---------- Not a tau operand
---------- phi: x.0
---------- V: 
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- Parent: entry | Child: sw.epilog
-- BB: sw.epilog
---- I: ---- attempt to renaming uses in I
------ a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: if.end
-------- Succ: if.else
------ Recurse over Child 
-------- Parent: sw.epilog | Child: if.end
-- BB: if.end
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau7
------ mrd: tau7
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau3
------ mrd: tau3
------ phi: x.0
------ tau7
------ mrd: tau7
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau3
------ mrd: tau3
------ phi: x.0
------ tau7
------ mrd: tau7
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau3
------ mrd: tau3
------ phi: x.0
------ tau7
------ mrd: tau7
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: end
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: tau3
---------- mrd changed
-------- phi: x.0 mrd: tau7
---------- mrd changed
-------- Parent: sw.epilog | Child: end
-- BB: end
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: tau
---------- mrd not changed
-------- phi: x.0 mrd: tau4
---------- mrd not changed
-------- Parent: sw.epilog | Child: if.else
-- BB: if.else
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau4
------ mrd: tau4
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau
------ mrd: tau
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: if.end
-------- Succ: sw.bb14
-------- Succ: sw.bb15
------ Recurse over Child 
-------- Parent: if.else | Child: sw.bb14
-- BB: sw.bb14
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau6
------ mrd: tau6
------ Not a phi instruction
------ a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau2
------ mrd: tau2
------ phi: x.0
------ tau6
------ mrd: tau6
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: end
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: tau2
---------- mrd changed
-------- phi: x.0 mrd: tau6
---------- mrd changed
-------- Parent: if.else | Child: sw.bb15
-- BB: sw.bb15
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ tau1
------ mrd: tau1
------ phi: x.0
------ tau5
------ mrd: tau5
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: tau1
---------- mrd not changed
-------- phi: x.0 mrd: tau5
---------- mrd not changed
------ Remove definitions if needed
-------- phi: n.0 mrd: tau1
---------- mrd changed
-------- phi: x.0 mrd: tau5
---------- mrd changed
------ Remove definitions if needed
-------- phi: n.0 mrd: tau
---------- mrd changed
-------- phi: x.0 mrd: tau4
---------- mrd changed
-------- Parent: entry | Child: sw.bb
-- BB: sw.bb
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.epilog
---------- phi: n.0
---------- V: 
---------- Not a phi operand
---------- Not a tau operand
---------- phi: x.0
---------- V: add
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: n.0
---------- mrd not changed
-------- phi: x.0 mrd: x.0
---------- mrd not changed
-------- Parent: entry | Child: sw.bb1
-- BB: sw.bb1
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.epilog
---------- phi: n.0
---------- V: sub
---------- Not a phi operand
---------- Not a tau operand
---------- phi: x.0
---------- V: add3
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: n.0
---------- mrd not changed
-------- phi: x.0 mrd: x.0
---------- mrd not changed
-------- Parent: entry | Child: sw.bb4
-- BB: sw.bb4
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
---- I: ---- attempt to renaming uses in I
------ phi: n.0
------ n.0
------ mrd: n.0
------ phi: x.0
------ x.0
------ mrd: x.0
------ Not a phi instruction
------ Not a tau instruction
------ Succesor Logic
-------- Succ: sw.epilog
---------- phi: n.0
---------- V: add7
---------- Not a phi operand
---------- Not a tau operand
---------- phi: x.0
---------- V: add6
---------- Not a phi operand
---------- Not a tau operand
------ Recurse over Child 
------ Remove definitions if needed
-------- phi: n.0 mrd: n.0
---------- mrd not changed
-------- phi: x.0 mrd: x.0
---------- mrd not changed
------ Remove definitions if needed
-------- phi: n.0 mrd: n.0
---------- mrd not changed
-------- phi: x.0 mrd: x.0
---------- mrd not changed
Speculative SCCP on function 'main'
Marking Block Executable: entry

Popped off BBWL: 
entry:
  %m = alloca i32, align 4
  %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)
  %i = load i32, i32* %m, align 4
  switch i32 %i, label %sw.default [
    i32 2, label %sw.bb
    i32 4, label %sw.bb1
    i32 6, label %sw.bb4
  ]

	[Taulog] Visiting Other Instruction :   %m = alloca i32, align 4
Spec SCCP: Don't know how to handle:   %m = alloca i32, align 4
markOverdefined:   %m = alloca i32, align 4
	[Taulog] Visiting Call Instruction :   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)
Merged overdefined into   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m) : overdefined
	[Taulog] Visiting Other Instruction :   %i = load i32, i32* %m, align 4
Merged overdefined into   %i = load i32, i32* %m, align 4 : overdefined
	[Taulog] Visiting Other Instruction :   switch i32 %i, label %sw.default [
    i32 2, label %sw.bb
    i32 4, label %sw.bb1
    i32 6, label %sw.bb4
  ]
Marking Block Executable: sw.default
Marking Block Executable: sw.bb
Marking Block Executable: sw.bb1
Marking Block Executable: sw.bb4

Popped off BBWL: 
sw.bb4:                                           ; preds = %entry
  %mul5 = mul nsw i32 2, 1
  %add6 = add nsw i32 %mul5, 1
  %add7 = add nsw i32 %add6, 2
  br label %sw.epilog

	[Taulog] Visiting Other Instruction :   %mul5 = mul nsw i32 2, 1
	[Taulog] 2 : constantrange<2, 3>, 1 : constantrange<1, 2>
		Unknown LHS
Merged constantrange<2, 3> into   %mul5 = mul nsw i32 2, 1 : constantrange<2, 3>
	[Taulog] Visiting Other Instruction :   %add6 = add nsw i32 %mul5, 1
	[Taulog] mul5 : constantrange<2, 3>, 1 : constantrange<1, 2>
		Unknown LHS
Merged constantrange<3, 4> into   %add6 = add nsw i32 %mul5, 1 : constantrange<3, 4>
	[Taulog] Visiting Other Instruction :   %add7 = add nsw i32 %add6, 2
	[Taulog] add6 : constantrange<3, 4>, 2 : constantrange<2, 3>
		Unknown LHS
Merged constantrange<5, 6> into   %add7 = add nsw i32 %add6, 2 : constantrange<5, 6>
	[Taulog] Visiting Other Instruction :   br label %sw.epilog
Marking Block Executable: sw.epilog

Popped off BBWL: 
sw.epilog:                                        ; preds = %sw.default, %sw.bb4, %sw.bb1, %sw.bb
  %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]
  %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]
  %tau4 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 %add, i32 %add3, i32 %add6)
  %tau = call i32 (...) @llvm.tau.i32(i32 %n.0, i32 %sub, i32 %add7, i32 10)
  %mul8 = mul nsw i32 2, %tau4
  %add9 = add nsw i32 %mul8, 10
  %add10 = add nsw i32 9, %tau4
  %cmp = icmp sle i32 %add9, %add10
  br i1 %cmp, label %if.end, label %if.else

	[Taulog] Visiting Other Instruction :   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]
Marking Spec PHINode exec.
		Unknown LHS
		Unknown LHS
Merged constantrange<5, 6> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange<5, 6>
	[Taulog] Visiting Other Instruction :   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]
Marking Spec PHINode exec.
		Unknown LHS
		Unknown LHS
Merged constantrange<3, 4> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<3, 4>
	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau4 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 %add, i32 %add3, i32 %add6))
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<3, 4>
		Tau Operand (L) : add, unknown
		Tau Operand (L) : add3, unknown
		Unknown LHS
		Tau Operand (L) : add6, constantrange<3, 4>
	Beta : speculative constantrange<3, 4>, x0 : constantrange<3, 4>
	Lattice (Tau) : tau4, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau4 : unknown

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau = call i32 (...) @llvm.tau.i32(i32 %n.0, i32 %sub, i32 %add7, i32 10))
		Tau State init : unknown
		x0 (phi-state) n.0 : constantrange<5, 6>
		Tau Operand (L) : sub, unknown
		Unknown LHS
		Tau Operand (L) : add7, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : constantrange<5, 6>
	Lattice (Tau) : tau, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau : unknown

	[Taulog] Visiting Other Instruction :   %mul8 = mul nsw i32 2, %tau4
	[Taulog] 2 : constantrange<2, 3>, tau4 : unknown
	[Taulog] Visiting Other Instruction :   %add9 = add nsw i32 %mul8, 10
	[Taulog] mul8 : unknown, 10 : constantrange<10, 11>
	[Taulog] Visiting Other Instruction :   %add10 = add nsw i32 9, %tau4
	[Taulog] 9 : constantrange<9, 10>, tau4 : unknown
	[Taulog] Visiting Other Instruction :   %cmp = icmp sle i32 %add9, %add10
	[Taulog] Visiting Other Instruction :   br i1 %cmp, label %if.end, label %if.else

Popped off BBWL: 
sw.bb1:                                           ; preds = %entry
  %mul2 = mul nsw i32 2, 1
  %add3 = add nsw i32 %mul2, 5
  %sub = sub nsw i32 %add3, 2
  br label %sw.epilog

	[Taulog] Visiting Other Instruction :   %mul2 = mul nsw i32 2, 1
	[Taulog] 2 : constantrange<2, 3>, 1 : constantrange<1, 2>
		Unknown LHS
Merged constantrange<2, 3> into   %mul2 = mul nsw i32 2, 1 : constantrange<2, 3>
	[Taulog] Visiting Other Instruction :   %add3 = add nsw i32 %mul2, 5
	[Taulog] mul2 : constantrange<2, 3>, 5 : constantrange<5, 6>
		Unknown LHS
Merged constantrange<7, 8> into   %add3 = add nsw i32 %mul2, 5 : constantrange<7, 8>
	[Taulog] Visiting Other Instruction :   %sub = sub nsw i32 %add3, 2
	[Taulog] add3 : constantrange<7, 8>, 2 : constantrange<2, 3>
		Unknown LHS
Merged constantrange<5, 6> into   %sub = sub nsw i32 %add3, 2 : constantrange<5, 6>
	[Taulog] Visiting Other Instruction :   br label %sw.epilog
Marking Edge Executable: sw.bb1 -> sw.epilog
Marking Spec PHINode exec.
Marking Spec PHINode exec.
Merged constantrange<3, 8> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<3, 8>
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<3, 8>
		Tau Operand (L) : add, unknown
		Unknown LHS
		Tau Operand (L) : add3, constantrange<7, 8>
		Tau Operand (L) : add6, constantrange<3, 4>
	Beta : constantrange<3, 8>, x0 : constantrange<3, 8>
	Lattice (Tau) : tau4, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau4 : unknown

		Tau State init : unknown
		x0 (phi-state) n.0 : constantrange<5, 6>
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : add7, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : constantrange<5, 6>
	Lattice (Tau) : tau, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau : unknown


Popped off BBWL: 
sw.bb:                                            ; preds = %entry
  %mul = mul nsw i32 2, 1
  %add = add nsw i32 %mul, 5
  br label %sw.epilog

	[Taulog] Visiting Other Instruction :   %mul = mul nsw i32 2, 1
	[Taulog] 2 : constantrange<2, 3>, 1 : constantrange<1, 2>
		Unknown LHS
Merged constantrange<2, 3> into   %mul = mul nsw i32 2, 1 : constantrange<2, 3>
	[Taulog] Visiting Other Instruction :   %add = add nsw i32 %mul, 5
	[Taulog] mul : constantrange<2, 3>, 5 : constantrange<5, 6>
		Unknown LHS
Merged constantrange<7, 8> into   %add = add nsw i32 %mul, 5 : constantrange<7, 8>
	[Taulog] Visiting Other Instruction :   br label %sw.epilog
Marking Edge Executable: sw.bb -> sw.epilog
Marking Spec PHINode exec.
Merged constantrange<5, 11> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange<5, 11>
Marking Spec PHINode exec.
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<3, 8>
		Tau Operand (L) : add, constantrange<7, 8>
		Tau Operand (L) : add3, constantrange<7, 8>
		Tau Operand (L) : add6, constantrange<3, 4>
	Beta : constantrange<3, 8>, x0 : constantrange<3, 8>
	Lattice (Tau) : tau4, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau4 : unknown

		Tau State init : unknown
		x0 (phi-state) n.0 : constantrange<5, 11>
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : add7, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : constantrange<5, 11>
	Lattice (Tau) : tau, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau : unknown


Popped off BBWL: 
sw.default:                                       ; preds = %entry
  br label %sw.epilog

	[Taulog] Visiting Other Instruction :   br label %sw.epilog
Marking Edge Executable: sw.default -> sw.epilog
Marking Spec PHINode exec.
Merged constantrange incl. undef <5, 11> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange incl. undef <5, 11>
Marking Spec PHINode exec.
Merged constantrange<2, 8> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<2, 8>
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<2, 8>
		Tau Operand (L) : add, constantrange<7, 8>
		Tau Operand (L) : add3, constantrange<7, 8>
		Tau Operand (L) : add6, constantrange<3, 4>
	Beta : constantrange<3, 8>, x0 : constantrange<2, 8>
	Lattice (Tau) : tau4, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau4 : unknown

		Tau State init : unknown
		x0 (phi-state) n.0 : constantrange incl. undef <5, 11>
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : add7, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : constantrange incl. undef <5, 11>
	Lattice (Tau) : tau, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau : unknown


Popped off OI-WL:   %i = load i32, i32* %m, align 4

Popped off OI-WL:   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)

Popped off OI-WL:   %m = alloca i32, align 4

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]
Merged overdefined into   %tau4 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 %add, i32 %add3, i32 %add6) : overdefined

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]
Merged overdefined into   %tau = call i32 (...) @llvm.tau.i32(i32 %n.0, i32 %sub, i32 %add7, i32 10) : overdefined

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]

Popped off I-WL:   %add = add nsw i32 %mul, 5
Marking Spec PHINode exec.

Popped off I-WL:   %mul = mul nsw i32 2, 1
	[Taulog] mul : constantrange<2, 3>, 5 : constantrange<5, 6>

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]

Popped off I-WL:   %sub = sub nsw i32 %add3, 2
Marking Spec PHINode exec.

Popped off I-WL:   %add3 = add nsw i32 %mul2, 5
Marking Spec PHINode exec.
	[Taulog] add3 : constantrange<7, 8>, 2 : constantrange<2, 3>

Popped off I-WL:   %mul2 = mul nsw i32 2, 1
	[Taulog] mul2 : constantrange<2, 3>, 5 : constantrange<5, 6>

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]

Popped off I-WL:   %add7 = add nsw i32 %add6, 2
Marking Spec PHINode exec.

Popped off I-WL:   %add6 = add nsw i32 %mul5, 1
Marking Spec PHINode exec.
	[Taulog] add6 : constantrange<3, 4>, 2 : constantrange<2, 3>

Popped off I-WL:   %mul5 = mul nsw i32 2, 1
	[Taulog] mul5 : constantrange<2, 3>, 1 : constantrange<1, 2>

Popped off OI-WL:   %tau = call i32 (...) @llvm.tau.i32(i32 %n.0, i32 %sub, i32 %add7, i32 10)

Popped off OI-WL:   %tau4 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 %add, i32 %add3, i32 %add6)
	[Taulog] 9 : constantrange<9, 10>, tau4 : overdefined
Merged overdefined into   %add10 = add nsw i32 9, %tau4 : overdefined
	[Taulog] 2 : constantrange<2, 3>, tau4 : overdefined
Merged overdefined into   %mul8 = mul nsw i32 2, %tau4 : overdefined

Popped off OI-WL:   %mul8 = mul nsw i32 2, %tau4
	[Taulog] mul8 : overdefined, 10 : constantrange<10, 11>
Merged overdefined into   %add9 = add nsw i32 %mul8, 10 : overdefined

Popped off OI-WL:   %add9 = add nsw i32 %mul8, 10
markOverdefined:   %cmp = icmp sle i32 %add9, %add10

Popped off OI-WL:   %cmp = icmp sle i32 %add9, %add10
Marking Block Executable: if.end
Marking Block Executable: if.else

Popped off OI-WL:   %add10 = add nsw i32 9, %tau4

Popped off BBWL: 
if.else:                                          ; preds = %sw.epilog
  %tau5 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 %add3, i32 %add6)
  %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %sub, i32 %add7)
  %mul11 = mul nsw i32 3, %tau5
  %add12 = add nsw i32 %tau1, %mul11
  switch i32 %add12, label %if.end [
    i32 200, label %sw.bb14
    i32 300, label %sw.bb15
  ]

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau5 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 %add3, i32 %add6))
		Tau State init : unknown
		x0 (phi-state) tau4 : overdefined
		Tau Operand (L) : add3, constantrange<7, 8>
		Tau Operand (L) : add6, constantrange<3, 4>
	Beta : constantrange<3, 8>, x0 : overdefined
	Lattice (Tau) : tau5, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau5 : unknown

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %sub, i32 %add7))
		Tau State init : unknown
		x0 (phi-state) tau : overdefined
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : add7, constantrange<5, 6>
	Beta : speculative constantrange<5, 6>, x0 : overdefined
	Lattice (Tau) : tau1, speculative constantrange<5, 6>, (TauState) : speculative constantrange<5, 6> 
		ValueLattice (TauState) tau1 : speculative constantrange<5, 6>

		%spec_tau1 = call i32 @specConst(i32 %tau1, i32 5)
	[Taulog] Visiting Other Instruction :   %mul11 = mul nsw i32 3, %tau5
	[Taulog] 3 : constantrange<3, 4>, tau5 : unknown
	[Taulog] Visiting Other Instruction :   %add12 = add nsw i32 %tau1, %mul11
	[Taulog] tau1 : constantrange<5, 6>, mul11 : unknown
	[Taulog] Visiting Other Instruction :   switch i32 %add12, label %if.end [
    i32 200, label %sw.bb14
    i32 300, label %sw.bb15
  ]

Popped off BBWL: 
if.end:                                           ; preds = %if.else, %sw.epilog
  %tau7 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 %add, i32 %add3)
  %tau3 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %sub, i32 10)
  %add17 = add nsw i32 %tau3, %tau7
  store i32 %add17, i32* %m, align 4
  br label %end

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau7 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 %add, i32 %add3))
		Tau State init : unknown
		x0 (phi-state) tau4 : overdefined
		Tau Operand (L) : add, constantrange<7, 8>
		Tau Operand (L) : add3, constantrange<7, 8>
	Beta : speculative constantrange<7, 8>, x0 : overdefined
	Lattice (Tau) : tau7, speculative constantrange<7, 8>, (TauState) : speculative constantrange<7, 8> 
		ValueLattice (TauState) tau7 : speculative constantrange<7, 8>

		%spec_tau1 = call i32 @specConst(i32 %tau1, i32 5)
		%spec_tau7 = call i32 @specConst(i32 %tau7, i32 7)
	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau3 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 %sub, i32 10))
		Tau State init : unknown
		x0 (phi-state) tau : overdefined
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : overdefined
	Lattice (Tau) : tau3, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau3 : unknown

		%spec_tau1 = call i32 @specConst(i32 %tau1, i32 5)
		%spec_tau7 = call i32 @specConst(i32 %tau7, i32 7)
	[Taulog] Visiting Other Instruction :   %add17 = add nsw i32 %tau3, %tau7
	[Taulog] tau3 : unknown, tau7 : constantrange<7, 8>
	[Taulog] Visiting Other Instruction :   store i32 %add17, i32* %m, align 4
	[Taulog] Visiting Other Instruction :   br label %end
Marking Block Executable: end

Popped off BBWL: 
end:                                              ; preds = %if.end, %sw.bb14
  ret i32 0

	[Taulog] Visiting Other Instruction :   ret i32 0
RESOLVING UNDEFs
markOverdefined:   %mul11 = mul nsw i32 3, %tau5
markOverdefined:   %add12 = add nsw i32 %tau1, %mul11
markOverdefined:   %add17 = add nsw i32 %tau3, %tau7

Popped off OI-WL:   %add17 = add nsw i32 %tau3, %tau7

Popped off OI-WL:   %add12 = add nsw i32 %tau1, %mul11
Marking Edge Executable: if.else -> if.end
		Tau State init : unknown
		x0 (phi-state) tau4 : overdefined
		Tau Operand (L) : add, constantrange<7, 8>
		Tau Operand (L) : add3, constantrange<7, 8>
	Beta : speculative constantrange<7, 8>, x0 : overdefined
	Lattice (Tau) : tau7, speculative constantrange<7, 8>, (TauState) : speculative constantrange<7, 8> 
		ValueLattice (TauState) tau7 : speculative constantrange<7, 8>

		%spec_tau1 = call i32 @specConst(i32 %tau1, i32 5)
		%spec_tau7 = call i32 @specConst(i32 %tau7, i32 7)
		Tau State init : unknown
		x0 (phi-state) tau : overdefined
		Tau Operand (L) : sub, constantrange<5, 6>
		Tau Operand (L) : 10, constantrange<10, 11>
	Beta : constantrange<5, 11>, x0 : overdefined
	Lattice (Tau) : tau3, unknown, (TauState) : unknown 
		ValueLattice (TauState) tau3 : unknown

		%spec_tau1 = call i32 @specConst(i32 %tau1, i32 5)
		%spec_tau7 = call i32 @specConst(i32 %tau7, i32 7)
Marking Block Executable: sw.bb14
Marking Block Executable: sw.bb15

Popped off OI-WL:   %mul11 = mul nsw i32 3, %tau5
	[Taulog] tau1 : constantrange<5, 6>, mul11 : overdefined

Popped off BBWL: 
sw.bb15:                                          ; preds = %if.else
  call void @exit(i32 0) #7
  unreachable

	[Taulog] Visiting Call Instruction :   call void @exit(i32 0) #7
	[Taulog] Visiting Other Instruction :   unreachable

Popped off BBWL: 
sw.bb14:                                          ; preds = %if.else
  br label %end

	[Taulog] Visiting Other Instruction :   br label %end
Marking Edge Executable: sw.bb14 -> end
RESOLVING UNDEFs
  Constant: i32 2 =   %mul5 = mul nsw i32 2, 1
  Constant: i32 3 =   %add6 = add nsw i32 2, 1
  Constant: i32 5 =   %add7 = add nsw i32 3, 2
  Constant: i32 2 =   %mul2 = mul nsw i32 2, 1
  Constant: i32 7 =   %add3 = add nsw i32 2, 5
  Constant: i32 5 =   %sub = sub nsw i32 7, 2
  Constant: i32 2 =   %mul = mul nsw i32 2, 1
  Constant: i32 7 =   %add = add nsw i32 2, 5
  Constant: i32 undef =   %tau5 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 7, i32 3)
  Speculative Constant: i32 5 =   %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 5, i32 5)
  Speculative Constant: i32 7 =   %tau7 = call i32 (...) @llvm.tau.i32(i32 %tau4, i32 7, i32 7)
  Constant: i32 undef =   %tau3 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 5, i32 10)
===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0157 seconds (0.0168 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0076 ( 96.5%)   0.0077 ( 97.7%)   0.0152 ( 97.1%)   0.0164 ( 97.3%)  SCCPTauPass
   0.0001 (  1.3%)   0.0001 (  0.9%)   0.0002 (  1.1%)   0.0002 (  1.0%)  PrintModulePass
   0.0001 (  1.0%)   0.0001 (  0.7%)   0.0001 (  0.9%)   0.0001 (  0.8%)  VerifierPass
   0.0001 (  1.0%)   0.0000 (  0.6%)   0.0001 (  0.8%)   0.0001 (  0.7%)  VerifierAnalysis
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)  PreservedCFGCheckerAnalysis
   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  DominatorTreeAnalysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  TargetLibraryAnalysis
   0.0079 (100.0%)   0.0078 (100.0%)   0.0157 (100.0%)   0.0168 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0004 seconds (0.0004 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0003 (100.0%)   0.0001 (100.0%)   0.0004 (100.0%)   0.0004 (100.0%)  Parse IR
   0.0003 (100.0%)   0.0001 (100.0%)   0.0004 (100.0%)   0.0004 (100.0%)  Total

