sim_seconds                             ,    1.789733            ,          # Number of seconds simulated
sim_ticks                               ,1789733087000           ,           # Number of ticks simulated
sim_insts                               ,  1489469295            ,          # Number of instructions simulated
sim_ops                                 ,  1630928138            ,          # Number of ops (including micro ops) simulated
host_inst_rate                          ,     1809624            ,          # Simulator instruction rate (inst/s)
system.cpu0.numCycles                   ,  3579466174            ,          # number of cpu cycles simulated
system.cpu1.numCycles                   ,           0            ,          # number of cpu cycles simulated
system.cpu0.committedInsts              ,  1489469295            ,          # Number of instructions committed
system.cpu1.committedInsts              ,           0            ,          # Number of instructions committed
system.cpu0.committedOps                ,  1630928138            ,          # Number of ops (including micro ops) committed
system.cpu1.committedOps                ,           0            ,          # Number of ops (including micro ops) committed
system.cpu0.dcache.overall_hits::total  ,   263049499            ,          # number of overall hits
system.cpu0.dcache.overall_misses::total,     1339423            ,          # number of overall misses
system.l20.overall_hits::total          ,      624161            ,          # number of overall hits
system.l20.overall_misses::total        ,      708941            ,          # number of overall misses
system.l3.overall_hits::total           ,      693339            ,          # number of overall hits
system.l3.overall_misses::total         ,       15602            ,          # number of overall misses
system.cpu0.dcache.writebacks::writebacks  ,    662703           ,           # number of writebacks
system.cpu0.dcache.writebacks::total       ,   662703            ,          # number of writebacks
system.cpu0.icache.writebacks::writebacks  ,        52           ,           # number of writebacks
system.cpu0.icache.writebacks::total       ,       52            ,          # number of writebacks
system.l20.tags.occ_blocks::writebacks     ,46.503215            ,          # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks    , 0.011353            ,          # Average percentage of cache occupancy
system.l20.WritebackDirty_hits::writebacks ,     662703          ,            # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total      ,   662703            ,          # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks ,         50          ,            # number of WritebackClean hits
system.l20.WritebackClean_hits::total      ,       50            ,          # number of WritebackClean hits
system.l20.WritebackDirty_accesses::writebacks,      662703      ,                # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total     , 662703           ,           # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks,          50      ,                # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total     ,     50           ,           # number of WritebackClean accesses(hits+misses)
system.l20.writebacks::writebacks             ,704290            ,          # number of writebacks
system.l20.writebacks::total                  ,704290            ,          # number of writebacks
system.l20.CleanEvict_mshr_misses::writebacks ,       7034       ,               # number of CleanEvict MSHR misses
system.l20.CleanEvict_mshr_miss_rate::writebacks,         inf    ,                  # mshr miss rate for CleanEvict accesses
system.l3.WritebackDirty_hits::writebacks    ,  704290           ,           # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         , 704290            ,          # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::writebacks,      704290       ,               # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     , 704290            ,          # number of WritebackDirty accesses(hits+misses)
*********Additional data************
system.mem_ctrls.avgRdBW                     ,   0.56            ,          # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  ,   0.56            ,          # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                     ,   0.00            ,          # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                  ,   0.00            ,          # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                   ,  12800.00            ,          # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.pageHitRate              ,     19.43            ,          # Row buffer hit rate, read and write combined
system.mem_ctrls.bytes_read::cpu0.inst    ,     23168            ,          # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data    ,    975360            ,          # Number of bytes read from this memory
system.cpu0.num_int_insts                 ,1517906878            ,          # number of integer instructions
system.cpu1.num_int_insts                 ,         0            ,          # number of integer instructions
system.cpu0.num_fp_insts                  ,        16            ,          # number of float instructions
system.cpu1.num_fp_insts                  ,         0            ,          # number of float instructions
system.cpu0.num_vec_insts                 ,         0            ,          # number of vector instructions
system.cpu1.num_vec_insts                 ,         0            ,          # number of vector instructions
system.cpu0.Branches                      , 184790607            ,          # Number of branches fetched
system.cpu0.dcache.ReadReq_hits::total    , 175959427            ,          # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::total   ,  87090072            ,          # number of WriteReq hits
system.cpu0.dcache.ReadReq_misses::total  ,   1292383            ,          # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::total ,      47040           ,           # number of WriteReq misses
