{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749010409451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010409451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:13:29 2025 " "Processing started: Wed Jun 04 11:13:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010409451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749010409451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749010409451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749010409768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/viterbi_decoding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/viterbi_decoding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoding " "Found entity 1: Viterbi_decoding" {  } { { "../../02_rtl/Viterbi_decoding.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/testcase2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/testcase2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testcase2 " "Found entity 1: Testcase2" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/survivor_path_memory_unit.sv 5 5 " "Found 5 design units, including 5 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/survivor_path_memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Survivor_path_memory_unit " "Found entity 1: Survivor_path_memory_unit" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_state_logic " "Found entity 3: next_state_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_memory " "Found entity 4: state_memory" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""} { "Info" "ISGN_ENTITY_NAME" "5 output_logic " "Found entity 5: output_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "../../02_rtl/SIPO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/rx_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/rx_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_block " "Found entity 1: Rx_block" {  } { { "../../02_rtl/Rx_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Rx_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Path_metric_unit " "Found entity 1: Path_metric_unit" {  } { { "../../02_rtl/Path_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_to_7seg " "Found entity 1: Hex_to_7seg" {  } { { "../../02_rtl/Hex_to_7seg.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_distance " "Found entity 1: Hamming_distance" {  } { { "../../02_rtl/Hamming_distance.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../02_rtl/Full_adder.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../../02_rtl/D_FF.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/conv_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/conv_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_block " "Found entity 1: Conv_block" {  } { { "../../02_rtl/Conv_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Conv_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "../../02_rtl/Compare_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_metric_unit " "Found entity 1: Branch_metric_unit" {  } { { "../../02_rtl/Branch_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "../../02_rtl/baud_generator.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/baud_generator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "../../02_rtl/Add_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/add_compare_select_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/acs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/acs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "../../02_rtl/ACS.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010409849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010409849 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SIPO SIPO.sv(196) " "Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module \"SIPO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SIPO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 196 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010409851 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rx_block.sv(58) " "Verilog HDL Instantiation warning at Rx_block.sv(58): instance has no name" {  } { { "../../02_rtl/Rx_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Rx_block.sv" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1749010409851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(14) " "Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010409851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(15) " "Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010409851 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Wrapper.sv(39) " "Verilog HDL Instantiation warning at Wrapper.sv(39): instance has no name" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1749010409851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749010409877 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] Wrapper.sv(4) " "Output port \"LEDR\[17..16\]\" at Wrapper.sv(4) has no driver" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749010409879 "|Wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..2\] Wrapper.sv(5) " "Output port \"LEDG\[4..2\]\" at Wrapper.sv(5) has no driver" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749010409879 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Testcase2 Testcase2:comb_3 " "Elaborating entity \"Testcase2\" for hierarchy \"Testcase2:comb_3\"" {  } { { "Wrapper.sv" "comb_3" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator Testcase2:comb_3\|baud_generator:baudrate " "Elaborating entity \"baud_generator\" for hierarchy \"Testcase2:comb_3\|baud_generator:baudrate\"" {  } { { "../../02_rtl/Testcase2.sv" "baudrate" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Testcase2:comb_3\|Transmitter:uut_transmitter " "Elaborating entity \"Transmitter\" for hierarchy \"Testcase2:comb_3\|Transmitter:uut_transmitter\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_transmitter" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Transmitter.sv(111) " "Verilog HDL assignment warning at Transmitter.sv(111): truncated value with size 3 to match size of target (1)" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749010409885 "|Wrapper|Testcase2:comb_3|Transmitter:uut_transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_block Testcase2:comb_3\|Conv_block:uut_Conv " "Elaborating entity \"Conv_block\" for hierarchy \"Testcase2:comb_3\|Conv_block:uut_Conv\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_Conv" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Testcase2:comb_3\|Conv_block:uut_Conv\|D_FF:DFF_0 " "Elaborating entity \"D_FF\" for hierarchy \"Testcase2:comb_3\|Conv_block:uut_Conv\|D_FF:DFF_0\"" {  } { { "../../02_rtl/Conv_block.sv" "DFF_0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Conv_block.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoding Testcase2:comb_3\|Viterbi_decoding:uut_VD " "Elaborating entity \"Viterbi_decoding\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_VD" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_metric_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU " "Elaborating entity \"Branch_metric_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "BMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_distance Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0 " "Elaborating entity \"Hamming_distance\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\"" {  } { { "../../02_rtl/Branch_metric_unit.sv" "HD0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA " "Elaborating entity \"Full_adder\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA\"" {  } { { "../../02_rtl/Hamming_distance.sv" "FA" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Path_metric_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Path_metric_unit:PMU " "Elaborating entity \"Path_metric_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Path_metric_unit:PMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "PMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "ACSU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0 " "Elaborating entity \"ACS\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\"" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "ACS_0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0\"" {  } { { "../../02_rtl/ACS.sv" "ADD0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP " "Elaborating entity \"Compare_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP\"" {  } { { "../../02_rtl/ACS.sv" "CP" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Survivor_path_memory_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU " "Elaborating entity \"Survivor_path_memory_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "SPMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine " "Elaborating entity \"state_machine\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "u_state_machine" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL " "Elaborating entity \"next_state_logic\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "NSL" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_memory Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM " "Elaborating entity \"state_memory\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "SM" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL " "Elaborating entity \"output_logic\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "OL" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Testcase2:comb_3\|Receiver:uut_receiver " "Elaborating entity \"Receiver\" for hierarchy \"Testcase2:comb_3\|Receiver:uut_receiver\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_receiver" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Receiver.sv(68) " "Verilog HDL assignment warning at Receiver.sv(68): truncated value with size 32 to match size of target (5)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Receiver.sv(99) " "Verilog HDL Case Statement information at Receiver.sv(99): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rx_data Receiver.sv(125) " "Verilog HDL Always Construct warning at Receiver.sv(125): inferring latch(es) for variable \"o_rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[0\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[0\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[1\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[1\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[2\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[2\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[3\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[3\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[4\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[4\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[5\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[5\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[6\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[6\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[7\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[7\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010409950 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_to_7seg Testcase2:comb_3\|Hex_to_7seg:HEX_0_unit " "Elaborating entity \"Hex_to_7seg\" for hierarchy \"Testcase2:comb_3\|Hex_to_7seg:HEX_0_unit\"" {  } { { "../../02_rtl/Testcase2.sv" "HEX_0_unit" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010409950 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 11 -1 0 } } { "../../02_rtl/Path_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1749010410297 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1749010410297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010410399 "|Wrapper|LEDG[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749010410399 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749010410551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749010410784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010410829 "|Wrapper|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749010410829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749010410829 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749010410829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749010410829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749010410829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010410858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:13:30 2025 " "Processing ended: Wed Jun 04 11:13:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010410858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010410858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010410858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749010410858 ""}
