<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dword.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="encoder_1553_source_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="encoder_1553_source_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_1553_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_1553_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_1553_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_1553_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_1553.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_1553.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_1553.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_1553.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_1553.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_1553.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_1553.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_1553.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_1553.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_1553.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_1553.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_1553.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_1553.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_1553.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_1553.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_1553.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_1553.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_1553.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_1553.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_1553.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_1553.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_1553.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_1553.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_1553_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_1553_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_1553_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_1553_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_1553_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_1553_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_1553_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_1553_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_1553_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_1553_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_1553_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_1553_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_1553_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_1553_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_1553_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520917783" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520917783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522259635" xil_pn:in_ck="-4102952532506399178" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1522259635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../core_1553_verilog/ipcore_dir/blk_mem_1553.v"/>
      <outfile xil_pn:name="../source/clock_module.v"/>
      <outfile xil_pn:name="../source/dword/core_1553.v"/>
      <outfile xil_pn:name="../source/dword/decoder_1553_sink.v"/>
      <outfile xil_pn:name="../source/dword/encoder_1553.v"/>
      <outfile xil_pn:name="../source/dword/encoder_1553_source.v"/>
      <outfile xil_pn:name="../source/dword/test_1553.v"/>
      <outfile xil_pn:name="../source/dword/top_1553.v"/>
    </transform>
    <transform xil_pn:end_ts="1520917783" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3317928959734237542" xil_pn:start_ts="1520917783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520917783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6977066923914329880" xil_pn:start_ts="1520917783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520917783" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2151144042870817503" xil_pn:start_ts="1520917783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522259635" xil_pn:in_ck="-4102952532506399178" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1522259635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../core_1553_verilog/ipcore_dir/blk_mem_1553.v"/>
      <outfile xil_pn:name="../source/clock_module.v"/>
      <outfile xil_pn:name="../source/dword/core_1553.v"/>
      <outfile xil_pn:name="../source/dword/decoder_1553_sink.v"/>
      <outfile xil_pn:name="../source/dword/encoder_1553.v"/>
      <outfile xil_pn:name="../source/dword/encoder_1553_source.v"/>
      <outfile xil_pn:name="../source/dword/test_1553.v"/>
      <outfile xil_pn:name="../source/dword/top_1553.v"/>
    </transform>
    <transform xil_pn:end_ts="1522259643" xil_pn:in_ck="-4102952532506399178" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1156393865794285411" xil_pn:start_ts="1522259635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_1553_beh.prj"/>
      <outfile xil_pn:name="test_1553_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523300546" xil_pn:in_ck="-9062817848948227608" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8903688373807511926" xil_pn:start_ts="1523300545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_1553_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5969365086751544405" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2151144042870817503" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-629148300684526355" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819258" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8630428034439767659" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819272" xil_pn:in_ck="-2249147753122898853" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1995372537476523014" xil_pn:start_ts="1521819258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_1553.lso"/>
      <outfile xil_pn:name="top_1553.ngc"/>
      <outfile xil_pn:name="top_1553.ngr"/>
      <outfile xil_pn:name="top_1553.prj"/>
      <outfile xil_pn:name="top_1553.stx"/>
      <outfile xil_pn:name="top_1553.syr"/>
      <outfile xil_pn:name="top_1553.xst"/>
      <outfile xil_pn:name="top_1553_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521819272" xil_pn:in_ck="6038223476916366156" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894232360275074" xil_pn:start_ts="1521819272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521819279" xil_pn:in_ck="-2007053323298654734" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-521678539588825236" xil_pn:start_ts="1521819272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_1553.bld"/>
      <outfile xil_pn:name="top_1553.ngd"/>
      <outfile xil_pn:name="top_1553_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521819296" xil_pn:in_ck="4358654376318499795" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="325589658960453222" xil_pn:start_ts="1521819279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_1553.pcf"/>
      <outfile xil_pn:name="top_1553_map.map"/>
      <outfile xil_pn:name="top_1553_map.mrp"/>
      <outfile xil_pn:name="top_1553_map.ncd"/>
      <outfile xil_pn:name="top_1553_map.ngm"/>
      <outfile xil_pn:name="top_1553_map.xrpt"/>
      <outfile xil_pn:name="top_1553_summary.xml"/>
      <outfile xil_pn:name="top_1553_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521819329" xil_pn:in_ck="5308873827090680812" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1521819296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_1553.ncd"/>
      <outfile xil_pn:name="top_1553.pad"/>
      <outfile xil_pn:name="top_1553.par"/>
      <outfile xil_pn:name="top_1553.ptwx"/>
      <outfile xil_pn:name="top_1553.unroutes"/>
      <outfile xil_pn:name="top_1553.xpi"/>
      <outfile xil_pn:name="top_1553_pad.csv"/>
      <outfile xil_pn:name="top_1553_pad.txt"/>
      <outfile xil_pn:name="top_1553_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521819343" xil_pn:in_ck="6038223476916358531" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1521819329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_1553.bgn"/>
      <outfile xil_pn:name="top_1553.bit"/>
      <outfile xil_pn:name="top_1553.drc"/>
      <outfile xil_pn:name="top_1553.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521819329" xil_pn:in_ck="5558167287039104335" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1521819323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_1553.twr"/>
      <outfile xil_pn:name="top_1553.twx"/>
    </transform>
  </transforms>

</generated_project>
