Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8f8345bb75364f098a77655bb6cbfbd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_32_behav xil_defaultlib.tb_fifo_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_pointer
Compiling module xil_defaultlib.read_pointer
Compiling module xil_defaultlib.memory_array
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.fifo_mem
Compiling module xil_defaultlib.tb_fifo_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_32_behav
