CPU I/O:

clk,
reset,
active,
register_v0,

clk_enable,

instr_address,
instr_readdata,


data_address,
data_write,
data_read,
data_writedata,
data_readdata

control signals:
reg_dst     x
mem_read    x
mem_to_reg  x
mem_write   x
reg_write    
muldiv      x
mfhi        x
mflo        x
j_imm
j_reg
j_type

PC:
clk,
next_addr,
reset,
active,
curr_addr

HI/LO Registers
Inputs
Outputs

