============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Nov 10 2015  11:28:59 am
  Module:                 ALT_MULTADD_9
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/ALT_MULTADD_9/instances_seq/EN_reg165/pins_in/EN
/designs/ALT_MULTADD_9/instances_seq/no_reg166/pins_in/E
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/ALT_MULTADD_9/nets/n_153
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/ALT_MULTADD_9/ports_in/iA0[0]
/designs/ALT_MULTADD_9/ports_in/iA0[1]
/designs/ALT_MULTADD_9/ports_in/iA0[2]
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/ALT_MULTADD_9/ports_out/oRESULT[0]
/designs/ALT_MULTADD_9/ports_out/oRESULT[10]
/designs/ALT_MULTADD_9/ports_out/oRESULT[11]
  ... 14 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

