#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 30 11:21:32 2020
# Process ID: 26153
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Signal_Generator.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Signal_Generator.v
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {1} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {400} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {160}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
create_bd_port -dir O -type clk clk_160
connect_bd_net [get_bd_pins /zynq_ultra_ps_e_0/pl_clk1] [get_bd_ports clk_160]
endgroup
set_property location {-137 88} [get_bd_ports clk_160]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {300}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.PRIM_IN_FREQ {160} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {159} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {62.5} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {8} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {59.625} CONFIG.MMCM_CLKIN1_PERIOD {6.250} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} CONFIG.CLKOUT1_JITTER {186.760} CONFIG.CLKOUT1_PHASE_ERROR {301.945}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
save_bd_design
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.PRIM_IN_FREQ {160} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {159.9} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {62.5} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {14} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {127.625} CONFIG.MMCM_CLKIN1_PERIOD {6.250} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.125} CONFIG.CLKOUT1_JITTER {143.243} CONFIG.CLKOUT1_PHASE_ERROR {264.338}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 11 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_rst_ps8_0_100M_0_synth_1
reset_run design_1_axis_data_fifo_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
