// Seed: 3604583960
module module_0 #(
    parameter id_5 = 32'd68,
    parameter id_7 = 32'd5,
    parameter id_8 = 32'd58
) ();
  reg id_1;
  always @(posedge 1) id_1 = -1'h0;
  assign id_1 = 1;
  wire id_2, id_3;
  assign id_1 = id_3;
  parameter id_4 = -1 & -1'b0;
  assign id_3 = id_2;
  wire [-1 : 1] _id_5;
  wire id_6;
  wire _id_7;
  assign id_7 = ~-1'b0;
  parameter id_8 = id_4[1];
  logic id_9;
  ;
  wire [{  id_5  ,  -1  ,  -1  ,  id_8  }  +  id_7 : id_7] id_10;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd99,
    parameter id_12 = 32'd17,
    parameter id_13 = 32'd39,
    parameter id_14 = 32'd69
) (
    _id_1,
    id_2,
    id_3,
    id_4[~-1 : id_12],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    _id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire _id_14;
  inout wire _id_13;
  input wire _id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input logic [7:0] id_2;
  output wire _id_1;
  assign id_6 = id_7;
  wire id_17, id_18[(  -1  ) : id_1], id_19;
  always begin : LABEL_0
    if (-1'b0) @(id_10) $unsigned(91);
    ;
  end
  assign id_9 = id_12;
endmodule
