// Seed: 2723127489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_12 <= 1;
  supply1 id_27 = id_15 == 1;
  assign id_12 = 1'h0;
  assign id_2  = id_12 && id_12;
  assign id_21 = id_12;
  assign id_20 = 1'b0;
  assign id_21 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3++;
  assign id_2[1'd0 : 1'b0] = id_3 + id_8;
  module_0(
      id_4,
      id_4,
      id_10,
      id_10,
      id_4,
      id_10,
      id_11,
      id_4,
      id_4,
      id_1,
      id_10,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_11,
      id_7,
      id_4,
      id_10,
      id_3,
      id_10,
      id_11,
      id_4,
      id_6,
      id_6
  );
  always id_3 <= id_8 | (1'b0);
endmodule
