# address_generator_system_verilog
System Verilog code for generating address which have condition alternate 1's and 0's.
