\hypertarget{group__RCCEx__Exported__Macros}{}\doxysection{RCCEx Exported Macros}
\label{group__RCCEx__Exported__Macros}\index{RCCEx Exported Macros@{RCCEx Exported Macros}}
Collaboration diagram for RCCEx Exported Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCCEx__Exported__Macros}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RCCEx__Flags__Interrupts__Management}{Flags Interrupts Management}}
\begin{DoxyCompactList}\small\item\em macros to manage the specified RCC Flags and interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL, (\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL, (\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL, (\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL, (\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART2 clock (USART2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the USART2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL, (\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPUART1 clock (LPUART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the LPUART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL, (\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM1 clock (LPTIM1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL, (\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM2 clock (LPTIM2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM2\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL, (\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~((\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED() != 0U) ? RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK \+: RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE)
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}\label{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED() != 0U) ? RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK \+: RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE)}



Macro to get the ADC clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE No clock selected as ADC clock \item RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK System Clock selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}\label{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL))}



Macro to get the I2\+C1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI HSI selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}\label{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL))}



Macro to get the I2\+C3 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI HSI selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}\label{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL))}



Macro to get the LPTIM1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPUART1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI HSI selected as LPUART1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI System Clock selected as LPUART1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}\label{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL))}



Macro to get the LPTIM2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPUART1 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI HSI selected as LPUART1 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI System Clock selected as LPUART1 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}\label{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL))}



Macro to get the LPUART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI HSI selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}\label{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_RNG\_SOURCE@{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_RNG\_SOURCE@{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL))}



Macro to get the RNG clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI MSI selected as RNG clock \item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLLSAI1 PLLSAI1 \char`\"{}\+Q\char`\"{} clock (PLL48\+M2\+CLK) selected as RNG clock \item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL PLL \char`\"{}\+Q\char`\"{} clock (PLL48\+M1\+CLK) selected as RNG clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}\label{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL))}



Macro to get the USART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2 PCLK2 selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI HSI selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}\label{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL))}



Macro to get the USART2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI HSI selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}\label{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CONFIG}{\_\_HAL\_RCC\_I2C1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL, (\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C1 clock (I2\+C1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+I2\+C1\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the I2\+C1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI HSI selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}\label{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CONFIG}{\_\_HAL\_RCC\_I2C3\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL, (\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C3 clock (I2\+C3\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+I2\+C3\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the I2\+C3 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI HSI selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}\label{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CONFIG}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL, (\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the LPTIM1 clock (LPTIM1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+LPTIM1\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the LPTIM1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI HSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI LSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE LSE selected as LPTIM1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}\label{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM2\_CONFIG@{\_\_HAL\_RCC\_LPTIM2\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM2\_CONFIG@{\_\_HAL\_RCC\_LPTIM2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CONFIG}{\_\_HAL\_RCC\_LPTIM2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL, (\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the LPTIM2 clock (LPTIM2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+LPTIM2\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the LPTIM2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPTIM2 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI HSI selected as LPTIM2 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI LSI selected as LPTIM2 clock \item RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE LSE selected as LPTIM2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}\label{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPUART1\_CONFIG@{\_\_HAL\_RCC\_LPUART1\_CONFIG}}
\index{\_\_HAL\_RCC\_LPUART1\_CONFIG@{\_\_HAL\_RCC\_LPUART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CONFIG}{\_\_HAL\_RCC\_LPUART1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL, (\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the LPUART1 clock (LPUART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+LPUART1\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the LPUART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI HSI selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as LPUART1 clock \item RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}\label{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_RNG\_CONFIG@{\_\_HAL\_RCC\_RNG\_CONFIG}}
\index{\_\_HAL\_RCC\_RNG\_CONFIG@{\_\_HAL\_RCC\_RNG\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CONFIG}{\_\_HAL\_RCC\_RNG\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL, (\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the RNG clock. 

\begin{DoxyNote}{Note}
USB, RNG and SDMMC1 peripherals share the same 48MHz clock source.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+RNG\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the RNG clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI MSI selected as RNG clock \item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLLSAI1 PLLSAI1 Clock selected as RNG clock \item RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL PLL Clock selected as RNG clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}\label{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}}
\index{\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CONFIG}{\_\_HAL\_RCC\_USART1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL, (\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART1 clock (USART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+USART1\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the USART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2 PCLK2 selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI HSI selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE SE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}\label{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}}
\index{\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CONFIG}{\_\_HAL\_RCC\_USART2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL, (\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART2 clock (USART2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+USART2\+\_\+\+CLKSOURCE$<$/strong$>$} & specifies the USART2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1 PCLK1 selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI HSI selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK System Clock selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
