Running: /auto/appy/ensta/pack/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /auto/m/montalivet/3a/A14-2_VHDL/a14-2-vhdl/bench_isim_beh.exe -prj /auto/m/montalivet/3a/A14-2_VHDL/a14-2-vhdl/bench_beh.prj work.bench 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/auto/m/montalivet/3a/A14-2_VHDL/a14-2-vhdl/../inputImage/inputimage.vhd" into library work
Parsing VHDL file "/auto/m/montalivet/3a/A14-2_VHDL/a14-2-vhdl/../inputImage/bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100112 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture arc1 of entity inputImage [inputimage_default]
Compiling architecture behavior of entity bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /auto/m/montalivet/3a/A14-2_VHDL/a14-2-vhdl/bench_isim_beh.exe
Fuse Memory Usage: 213684 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 220 ms
