Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: SigGenTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenTop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/DivClk.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SigGenDatapath.vhd" in Library work.
Architecture behavioral of Entity siggendatapath is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SevenSeg5 (1).vhd" in Library work.
Architecture sevenseg_arch of Entity sevenseg5 is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/ShiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/Protokol.vhd" in Library work.
Architecture behavioral of Entity protokol is up to date.
Compiling vhdl file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SigGenTop.vhd" in Library work.
Entity <siggentop> compiled.
Entity <siggentop> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenTop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <DivClk_arch>).

Analyzing hierarchy for entity <SigGenDatapath> in library <work> (architecture <Behavioral>) with generics.
	PWMinc = "0000001"

Analyzing hierarchy for entity <SevenSeg5> in library <work> (architecture <SevenSeg_arch>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Protokol> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenTop> in library <work> (Architecture <behavioral>).
Entity <SigGenTop> analyzed. Unit <SigGenTop> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <DivClk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing generic Entity <SigGenDatapath> in library <work> (Architecture <Behavioral>).
	PWMinc = "0000001"
Entity <SigGenDatapath> analyzed. Unit <SigGenDatapath> generated.

Analyzing Entity <SevenSeg5> in library <work> (Architecture <SevenSeg_arch>).
Entity <SevenSeg5> analyzed. Unit <SevenSeg5> generated.

Analyzing Entity <ShiftReg> in library <work> (Architecture <Behavioral>).
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing Entity <Protokol> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <SigEN> in unit <Protokol> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <Protokol> analyzed. Unit <Protokol> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivClk>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/DivClk.vhd".
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator equal for signal <Clear1$cmp_eq0000> created at line 36.
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DivClk> synthesized.


Synthesizing Unit <SigGenDatapath>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SigGenDatapath.vhd".
WARNING:Xst:653 - Signal <SigSinus> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 16-bit adder for signal <MulC$addsub0000> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0001> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0002> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0003> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0004> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0005> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0006> created at line 97.
    Found 7-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 107.
    Found 8-bit adder for signal <PWMcntvar$addsub0000> created at line 68.
    Found 8-bit comparator greater for signal <PWMcntvar$cmp_gt0000> created at line 69.
    Found 8-bit register for signal <PWMcntvar$mux0001> created at line 66.
    Found 12-bit up accumulator for signal <SigCnt>.
    Found 12-bit comparator less for signal <SigSquare$cmp_lt0000> created at line 78.
    Summary:
	inferred   1 Accumulator(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <SigGenDatapath> synthesized.


Synthesizing Unit <SevenSeg5>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SevenSeg5 (1).vhd".
    Found 16x16-bit ROM for signal <DataN$rom0000>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <cat>.
    Found 1-of-4 decoder for signal <AnInt>.
    Found 1-bit 4-to-1 multiplexer for signal <Data$mux0000> created at line 90.
    Found 4-bit 4-to-1 multiplexer for signal <DataN>.
    Found 2-bit up counter for signal <DispCount>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SevenSeg5> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/ShiftReg.vhd".
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <Reg_val>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <Protokol>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/Protokol.vhd".
WARNING:Xst:647 - Input <SS_not> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ACK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 58                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | choose_state                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <DispSel>.
    Found 1-bit register for signal <Paritet>.
    Found 8-bit register for signal <Freq>.
    Found 8-bit register for signal <Shape>.
    Found 8-bit register for signal <Ampl>.
    Found 1-bit register for signal <Adr>.
    Found 1-bit register for signal <Crc>.
    Found 8-bit register for signal <CRC_temp>.
    Found 1-bit register for signal <Data>.
    Found 7-bit register for signal <DispSel>.
    Found 1-bit register for signal <Final>.
    Found 8-bit adder for signal <Paritet$addsub0000> created at line 116.
    Found 8-bit adder for signal <Paritet$addsub0001> created at line 141.
    Found 8-bit adder for signal <Paritet$addsub0002> created at line 167.
    Found 8-bit register for signal <prev_SPIdat>.
    Found 8-bit comparator not equal for signal <State$cmp_ne0003> created at line 104.
    Found 8-bit register for signal <temp_Ampl>.
    Found 8-bit register for signal <temp_freq>.
    Found 8-bit register for signal <temp_Shape>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  76 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Protokol> synthesized.


Synthesizing Unit <SigGenTop>.
    Related source file is "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SignalGen/SigGenTop.vhd".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SigGenTop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 7
 32-bit adder                                          : 4
 8-bit adder                                           : 4
# Counters                                             : 3
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
# Accumulators                                         : 1
 12-bit up accumulator                                 : 1
# Registers                                            : 21
 1-bit register                                        : 7
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 6
 12-bit comparator less                                : 1
 32-bit comparator equal                               : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U7/State/FSM> on signal <State[1:3]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 choose_state | 000
 shape_state  | 010
 ampl_state   | 011
 freq_state   | 100
 reset_state  | 001
 sync_state   | 101
 run_state    | 110
--------------------------
WARNING:Xst:2677 - Node <DispSel_0> of sequential type is unconnected in block <U7>.
WARNING:Xst:2677 - Node <DispSel_0> of sequential type is unconnected in block <Protokol>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 7
 32-bit adder                                          : 4
 8-bit adder                                           : 4
# Counters                                             : 3
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
# Accumulators                                         : 1
 12-bit up accumulator                                 : 1
# Registers                                            : 113
 Flip-Flops                                            : 113
# Comparators                                          : 6
 12-bit comparator less                                : 1
 32-bit comparator equal                               : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SigGenTop> ...

Optimizing unit <DivClk> ...

Optimizing unit <SigGenDatapath> ...

Optimizing unit <SevenSeg5> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <Protokol> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenTop, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenTop.ngr
Top Level Output File Name         : SigGenTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 779
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 4
#      LUT2                        : 86
#      LUT2_D                      : 1
#      LUT3                        : 121
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 187
#      LUT4_D                      : 9
#      LUT4_L                      : 16
#      MULT_AND                    : 9
#      MUXCY                       : 168
#      MUXF5                       : 23
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 180
#      FDC                         : 73
#      FDCE                        : 22
#      FDE                         : 82
#      FDP                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      235  out of    960    24%  
 Number of Slice Flip Flops:            179  out of   1920     9%  
 Number of 4 input LUTs:                437  out of   1920    22%  
 Number of IOs:                          31
 Number of bonded IOBs:                  20  out of     83    24%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 52    |
U0/Clk1_D1                         | BUFG                   | 98    |
U4/Clk1_D                          | NONE(U3/DispCount_1)   | 14    |
SCK                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN3                               | IBUF                   | 98    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.294ns (Maximum Frequency: 120.574MHz)
   Minimum input arrival time before clock: 5.036ns
   Maximum output required time after clock: 40.335ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.294ns (frequency: 120.574MHz)
  Total number of paths / destination ports: 18202 / 54
-------------------------------------------------------------------------
Delay:               8.294ns (Levels of Logic = 40)
  Source:            U4/Cnt1_0 (FF)
  Destination:       U4/Cnt1_24 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U4/Cnt1_0 to U4/Cnt1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.622  U4/Cnt1_0 (U4/Cnt1_0)
     LUT2:I0->O            1   0.704   0.000  U4/Mcompar_Clear1_cmp_eq0000_lut<0>1 (U4/Mcompar_Clear1_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<0> (U4/Mcompar_Clear1_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<1> (U4/Mcompar_Clear1_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<2> (U4/Mcompar_Clear1_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<3> (U4/Mcompar_Clear1_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<4> (U4/Mcompar_Clear1_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<5> (U4/Mcompar_Clear1_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<6> (U4/Mcompar_Clear1_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<7> (U4/Mcompar_Clear1_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<8> (U4/Mcompar_Clear1_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<9> (U4/Mcompar_Clear1_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<10> (U4/Mcompar_Clear1_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcompar_Clear1_cmp_eq0000_cy<11> (U4/Mcompar_Clear1_cmp_eq0000_cy<11>)
     MUXCY:CI->O          27   0.331   1.296  U4/Mcompar_Clear1_cmp_eq0000_cy<12> (U4/Mcompar_Clear1_cmp_eq0000_cy<12>)
     LUT3:I2->O            1   0.704   0.000  U4/Mcount_Cnt1_lut<0> (U4/Mcount_Cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U4/Mcount_Cnt1_cy<0> (U4/Mcount_Cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<1> (U4/Mcount_Cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<2> (U4/Mcount_Cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<3> (U4/Mcount_Cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<4> (U4/Mcount_Cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<5> (U4/Mcount_Cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<6> (U4/Mcount_Cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<7> (U4/Mcount_Cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<8> (U4/Mcount_Cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<9> (U4/Mcount_Cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<10> (U4/Mcount_Cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<11> (U4/Mcount_Cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<12> (U4/Mcount_Cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<13> (U4/Mcount_Cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<14> (U4/Mcount_Cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<15> (U4/Mcount_Cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<16> (U4/Mcount_Cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<17> (U4/Mcount_Cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<18> (U4/Mcount_Cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<19> (U4/Mcount_Cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<20> (U4/Mcount_Cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<21> (U4/Mcount_Cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<22> (U4/Mcount_Cnt1_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  U4/Mcount_Cnt1_cy<23> (U4/Mcount_Cnt1_cy<23>)
     XORCY:CI->O           1   0.804   0.000  U4/Mcount_Cnt1_xor<24> (U4/Mcount_Cnt124)
     FDC:D                     0.308          U4/Cnt1_24
    ----------------------------------------
    Total                      8.294ns (6.376ns logic, 1.918ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/Clk1_D1'
  Clock period: 7.735ns (frequency: 129.282MHz)
  Total number of paths / destination ports: 1953 / 102
-------------------------------------------------------------------------
Delay:               7.735ns (Levels of Logic = 5)
  Source:            U7/prev_SPIdat_4 (FF)
  Destination:       U7/CRC_temp_7 (FF)
  Source Clock:      U0/Clk1_D1 rising
  Destination Clock: U0/Clk1_D1 rising

  Data Path: U7/prev_SPIdat_4 to U7/CRC_temp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.455  U7/prev_SPIdat_4 (U7/prev_SPIdat_4)
     LUT4:I2->O            2   0.704   0.526  U7/State_cmp_ne000365 (U7/State_cmp_ne000365)
     LUT4:I1->O           22   0.704   1.199  U7/State_cmp_ne0003164 (U7/State_cmp_ne0003)
     LUT3:I2->O            1   0.704   0.424  U7/CRC_temp_mux0000<0>1_SW1 (N110)
     LUT4_D:I3->O          7   0.704   0.712  U7/CRC_temp_mux0000<0>1 (U7/N01)
     LUT4:I3->O            1   0.704   0.000  U7/CRC_temp_mux0000<6>24 (U7/CRC_temp_mux0000<6>)
     FDE:D                     0.308          U7/CRC_temp_1
    ----------------------------------------
    Total                      7.735ns (4.419ns logic, 3.316ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/Clk1_D'
  Clock period: 5.299ns (frequency: 188.715MHz)
  Total number of paths / destination ports: 182 / 13
-------------------------------------------------------------------------
Delay:               5.299ns (Levels of Logic = 4)
  Source:            U3/DispCount_0 (FF)
  Destination:       U3/cat_6 (FF)
  Source Clock:      U4/Clk1_D rising
  Destination Clock: U4/Clk1_D rising

  Data Path: U3/DispCount_0 to U3/cat_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  U3/DispCount_0 (U3/DispCount_0)
     LUT3:I0->O            1   0.704   0.000  U3/Mmux_DataN_42 (U3/Mmux_DataN_42)
     MUXF5:I0->O          13   0.321   1.158  U3/Mmux_DataN_2_f5_1 (U3/DataN<2>)
     LUT4:I0->O            1   0.704   0.000  U3/CatInt<6>_F (N120)
     MUXF5:I0->O           1   0.321   0.000  U3/CatInt<6> (U3/CatInt<6>)
     FDC:D                     0.308          U3/cat_6
    ----------------------------------------
    Total                      5.299ns (2.949ns logic, 2.350ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            U6/Reg_val_6 (FF)
  Destination:       U6/Q_6 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: U6/Reg_val_6 to U6/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  U6/Reg_val_6 (U6/Reg_val_6)
     FDCE:D                    0.308          U6/Reg_val_7
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              4.597ns (Levels of Logic = 2)
  Source:            BTN3 (PAD)
  Destination:       U6/Q_7 (FF)
  Destination Clock: SCK rising

  Data Path: BTN3 to U6/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.218   1.363  BTN3_IBUF (BTN3_IBUF)
     LUT2:I1->O            8   0.704   0.757  U6/Q_and00001 (U6/Q_and0000)
     FDE:CE                    0.555          U6/Q_0
    ----------------------------------------
    Total                      4.597ns (2.477ns logic, 2.120ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/Clk1_D1'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              5.036ns (Levels of Logic = 2)
  Source:            BTN3 (PAD)
  Destination:       U7/DispSel_6 (FF)
  Destination Clock: U0/Clk1_D1 rising

  Data Path: BTN3 to U7/DispSel_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.218   1.284  BTN3_IBUF (BTN3_IBUF)
     INV:I->O             74   0.704   1.275  U7/Reset_inv1_INV_0 (U7/Reset_inv)
     FDE:CE                    0.555          U7/prev_SPIdat_0
    ----------------------------------------
    Total                      5.036ns (2.477ns logic, 2.559ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/Clk1_D1'
  Total number of paths / destination ports: 2159078297 / 3
-------------------------------------------------------------------------
Offset:              40.335ns (Levels of Logic = 42)
  Source:            U7/Shape_4 (FF)
  Destination:       PWMOut (PAD)
  Source Clock:      U0/Clk1_D1 rising

  Data Path: U7/Shape_4 to PWMOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  U7/Shape_4 (U7/Shape_4)
     LUT3:I0->O            1   0.704   0.424  U2/Sig_and0000_SW0 (N55)
     LUT4:I3->O           10   0.704   0.961  U2/Sig_and0000 (U2/Sig_and0000)
     LUT4:I1->O            7   0.704   0.883  U2/Sig<0>21 (U2/N11)
     LUT4:I0->O            8   0.704   0.757  U2/Sig<1>1 (U2/MulC_mux0000<1>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  U2/MulC_mux0000<1>_mand (U2/MulC_mux0000<1>_mand1)
     MUXCY:DI->O           1   0.888   0.000  U2/Madd_MulC_addsub0000_cy<1> (U2/Madd_MulC_addsub0000_cy<1>)
     XORCY:CI->O           1   0.804   0.424  U2/Madd_MulC_addsub0000_xor<2> (U2/MulC_addsub0000<2>)
     LUT4:I3->O            1   0.704   0.595  U2/MulC_mux0001<2>1 (U2/MulC_mux0001<2>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0001_lut<2> (U2/Madd_MulC_addsub0001_lut<2>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0001_cy<2> (U2/Madd_MulC_addsub0001_cy<2>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0001_xor<3> (U2/MulC_addsub0001<3>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0002<3>1 (U2/MulC_mux0002<3>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0002_lut<3> (U2/Madd_MulC_addsub0002_lut<3>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0002_cy<3> (U2/Madd_MulC_addsub0002_cy<3>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0002_xor<4> (U2/MulC_addsub0002<4>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0003<4>1 (U2/MulC_mux0003<4>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0003_lut<4> (U2/Madd_MulC_addsub0003_lut<4>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0003_cy<4> (U2/Madd_MulC_addsub0003_cy<4>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0003_xor<5> (U2/MulC_addsub0003<5>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0004<5>1 (U2/MulC_mux0004<5>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0004_lut<5> (U2/Madd_MulC_addsub0004_lut<5>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0004_cy<5> (U2/Madd_MulC_addsub0004_cy<5>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0004_xor<6> (U2/MulC_addsub0004<6>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0005<6>1 (U2/MulC_mux0005<6>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0005_lut<6> (U2/Madd_MulC_addsub0005_lut<6>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0005_cy<6> (U2/Madd_MulC_addsub0005_cy<6>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0005_xor<7> (U2/MulC_addsub0005<7>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0006<7>1 (U2/MulC_mux0006<7>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0006_lut<7> (U2/Madd_MulC_addsub0006_lut<7>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0006_cy<7> (U2/Madd_MulC_addsub0006_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0006_cy<8> (U2/Madd_MulC_addsub0006_cy<8>)
     XORCY:CI->O           1   0.804   0.455  U2/Madd_MulC_addsub0006_xor<9> (U2/MulC_addsub0006<9>)
     LUT3:I2->O            1   0.704   0.595  U2/MulC_mux0007<9>1 (U2/SigAmpl<0>)
     LUT2:I0->O            1   0.704   0.000  U2/Mcompar_PWM_cmp_le0000_lut<0> (U2/Mcompar_PWM_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U2/Mcompar_PWM_cmp_le0000_cy<0> (U2/Mcompar_PWM_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U2/Mcompar_PWM_cmp_le0000_cy<1> (U2/Mcompar_PWM_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U2/Mcompar_PWM_cmp_le0000_cy<2> (U2/Mcompar_PWM_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U2/Mcompar_PWM_cmp_le0000_cy<3> (U2/Mcompar_PWM_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U2/Mcompar_PWM_cmp_le0000_cy<4> (U2/Mcompar_PWM_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.424  U2/Mcompar_PWM_cmp_le0000_cy<5> (U2/Mcompar_PWM_cmp_le0000_cy<5>)
     LUT4:I3->O            2   0.704   0.447  U2/Mcompar_PWM_cmp_le0000_cy<6> (LD_OBUF)
     OBUF:I->O                 3.272          PWMOut_OBUF (PWMOut)
    ----------------------------------------
    Total                     40.335ns (28.498ns logic, 11.837ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Clk1_D'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U3/an_3 (FF)
  Destination:       An<3> (PAD)
  Source Clock:      U4/Clk1_D rising

  Data Path: U3/an_3 to An<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  U3/an_3 (U3/an_3)
     OBUF:I->O                 3.272          An_3_OBUF (An<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.20 secs
 
--> 

Total memory usage is 4513248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

