{"vcs1":{"timestamp_begin":1731422094.026950419, "rt":1.97, "ut":0.92, "st":0.28}}
{"vcselab":{"timestamp_begin":1731422096.070325776, "rt":1.03, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1731422097.176628387, "rt":0.43, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731422093.453995669}
{"VCS_COMP_START_TIME": 1731422093.453995669}
{"VCS_COMP_END_TIME": 1731422146.282500773}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336664}}
{"stitch_vcselab": {"peak_mem": 231592}}
