# ğŸŒ€ FFT Acceleration on RS5 RISC-V Processor

This project integrates two 32-point FFT (Fast Fourier Transform) hardware accelerators into different versions of the RS5 RISC-V processor. We evaluate both serial and parallel I/O accelerator architectures compared to a baseline software implementation. The design includes RTL simulation, synthesis, and physical implementation using Cadence tools and GPDK 45nm technology.

## ğŸ“š Project Summary

- **Target Processor:** RS5 (Custom RISC-V core with 4-stage pipeline)
- **Accelerators:** 32-point FFT â€“ Serial and Parallel I/O versions
- **Design Scope:** Hardware-software co-design, custom instructions, full ASIC flow
- **Tools Used:** Verilog, Cadence Genus/Innovus, GPDK 45nm, GTKWave
- **Key Benefits:** Up to ~2000Ã— speedup vs software FFT, power and area optimization

---

## ğŸŒ² Project Directory Structure

```text
.
â”œâ”€â”€ RS5-v0/             # Baseline RS5 core (no accelerator integration)
â”‚   â”œâ”€â”€ app/            # Software for the Risc-v(C Language and Assembly)
â”‚   â”œâ”€â”€ rtl/           
â”‚   â”œâ”€â”€ sim/            # Testbench and vsim config files
â”‚   â”œâ”€â”€ sim_xcelium/    # Xcelium config files
â”‚   â””â”€â”€ synthesis/      # Logical and Physical synthesis' scripts, constraints and results     
â”‚
â”œâ”€â”€ RS5-v1.2/         # RS5 with Serial FFT Accelerator integration
â”‚   â”œâ”€â”€ app/            # Software for the Risc-v(C Language and Assembly)
â”‚   â”œâ”€â”€ rtl/           
â”‚   â”œâ”€â”€ sim/            # Testbench and vsim config files
â”‚   â”œâ”€â”€ sim_xcelium/    # Xcelium config files
â”‚   â””â”€â”€ synthesis/      # Logical and Physical synthesis' scripts, constraints and results
â”‚
â”œâ”€â”€ RS5-v2.2/         # RS5 with Parallel FFT Accelerator integration
â”‚   â”œâ”€â”€ app/            # Software for the Risc-v(C Language and Assembly)
â”‚   â”œâ”€â”€ rtl/           
â”‚   â”œâ”€â”€ sim/            # Testbench and vsim config files
â”‚   â”œâ”€â”€ sim_xcelium/    # Xcelium config files
â”‚   â””â”€â”€ synthesis/      # Logical and Physical synthesis' scripts, constraints and results
â”‚
â”œâ”€â”€ RS5-v3.0/         # Optimized versions with clock gating + physical synthesis
â”‚   â”œâ”€â”€ app/            # Software for the Risc-v(C Language and Assembly)
â”‚   â”œâ”€â”€ rtl/           
â”‚   â”œâ”€â”€ sim/            # Testbench and vsim config files
â”‚   â”œâ”€â”€ sim_xcelium/    # Xcelium config files
â”‚   â””â”€â”€ synthesis/      # Logical and Physical synthesis' scripts, constraints and results
â”‚
â”œâ”€â”€ Makefile
â””â”€â”€ README.md
```
---

# âš™ï¸ Running the Project
## Prerequisites
- Cadence Genus & Innovus (for synthesis and layout)
- Verilog simulator (e.g., ModelSim, Vivado, Icarus)
- GPDK 45nm standard cell libraries

## Simulation
```
# Example: simulate serial FFT on RS5-v1.2
#make software binary for Risc-V
cd RS5-v1.2/app/test
make

# Simulation on xcelium
cd RS5-v1.2/sim_xcelium
bash run_gui.sh

# Logical Synthesis
cd RS5-v1.2/synthesis
mkdir genus
cd genus
genus 
source ../scripts/genus_script.tcl

# Logical Synthesis
cd RS5-v1.2/synthesis
mkdir innovus
cd innovus
innovus 
source ../scripts/innovus_legacy_script.tcl
```

## ğŸš€ Key Features
- **Custom Instructions**: FFT_RUN and FFT_MEM allow accelerator triggering and memory interfacing.
- **Accelerators**:
    - Serial FFT (Radix-2 DIF)
    - Parallel FFT (16 MAC units, time-shared)
- **Register Bank**: 64x16-bit memory with dual I/O for complex FFT data
- **Pipeline Independence**: Accelerators execute independently of RS5 pipeline
- **Performance**: Parallel FFT achieves â‰ˆ2000Ã— speedup with 5-cycle compute time

## ğŸ“Š Summary of Results

| Configuration         | Cycles  | Area (ÂµmÂ²) | Power (mW) | Speedup  |
|------------------------|---------|-------------|--------------|-----------|
| RS5 (SW FFT)           | 188,180 | 35,379      | 10.5         | 1Ã—        |
| RS5 + Serial FFT       | 192     | 102,668     | 24.5*        | ~960Ã—     |
| RS5 + Parallel FFT     | 99      | 185,796     | 20.7*        | ~1863Ã—    |

> * Power values are based on physical synthesis results with clock gating enabled.

## ğŸ› ï¸ Future Improvements
- **Unified Register Management**: Share register bank between processor and accelerators
- **Accelerator-to-Pipeline Integration**: Feed FFT results directly into pipeline for concurrent execution
- **Support for Larger FFT Sizes**: Expand to 64-point or 128-point FFT variants

## ğŸ§‘â€ğŸ’» Authors
**Bruno S. Zimmer** â€“ bruno.zimmer@ufrgs.br

**Pedro T. L. Pereira** â€“ ptlpereira@inf.ufrgs.br

**Raphael M. Brum** â€“ brum@ufrgs.br

## ğŸ“„ License
This project is part of the CI-Inovador initiative and supported by MCTI and SOFTEX. It is intended for academic and research purposes.

