{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745705154750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745705154756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 06:05:54 2025 " "Processing started: Sun Apr 27 06:05:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745705154756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705154756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705154756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745705154947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745705154947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sin.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/square.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/triangular.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/triangular.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangular " "Found entity 1: triangular" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sawtooth.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sawtooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/any_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/any_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 any_wave " "Found entity 1: any_wave" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/count.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "srv/count.v" "" { Text "D:/FPGAProject/any_wave/srv/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "srv/ax_debounce.v" "" { Text "D:/FPGAProject/any_wave/srv/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/wave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "ip_config/wave.v" "" { Text "D:/FPGAProject/any_wave/ip_config/wave.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button1_negedge any_wave.v(26) " "Verilog HDL Implicit Net warning at any_wave.v(26): created implicit net for \"button1_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button2_negedge any_wave.v(47) " "Verilog HDL Implicit Net warning at any_wave.v(47): created implicit net for \"button2_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button3_negedge any_wave.v(68) " "Verilog HDL Implicit Net warning at any_wave.v(68): created implicit net for \"button3_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "any_wave " "Elaborating entity \"any_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745705160696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_temp any_wave.v(120) " "Verilog HDL or VHDL warning at any_wave.v(120): object \"dout_temp\" assigned a value but never read" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745705160697 "|any_wave"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "any_wave.v(123) " "Verilog HDL Case Statement warning at any_wave.v(123): incomplete case statement has no default case item" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745705160697 "|any_wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 any_wave.v(136) " "Verilog HDL assignment warning at any_wave.v(136): truncated value with size 32 to match size of target (8)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745705160698 "|any_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count_m1 " "Elaborating entity \"count\" for hierarchy \"count:count_m1\"" {  } { { "srv/any_wave.v" "count_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m1 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m1\"" {  } { { "srv/any_wave.v" "ax_debounce_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:Rom_sin " "Elaborating entity \"sin\" for hierarchy \"sin:Rom_sin\"" {  } { { "srv/any_wave.v" "Rom_sin" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:Rom_sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin:Rom_sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sin_wave.mif " "Parameter \"init_file\" = \"./mif/sin_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160745 ""}  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745705160745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dha1 " "Found entity 1: altsyncram_dha1" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dha1 sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated " "Elaborating entity \"altsyncram_dha1\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:Rom_square " "Elaborating entity \"square\" for hierarchy \"square:Rom_square\"" {  } { { "srv/any_wave.v" "Rom_square" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram square:Rom_square\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square:Rom_square\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square:Rom_square\|altsyncram:altsyncram_component " "Instantiated megafunction \"square:Rom_square\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/square_wave.mif " "Parameter \"init_file\" = \"./mif/square_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160796 ""}  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745705160796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kra1 " "Found entity 1: altsyncram_kra1" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kra1 square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated " "Elaborating entity \"altsyncram_kra1\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth sawtooth:Rom_sawtooth " "Elaborating entity \"sawtooth\" for hierarchy \"sawtooth:Rom_sawtooth\"" {  } { { "srv/any_wave.v" "Rom_sawtooth" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Instantiated megafunction \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sawtooth_wave.mif " "Parameter \"init_file\" = \"./mif/sawtooth_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160852 ""}  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745705160852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2b1 " "Found entity 1: altsyncram_s2b1" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2b1 sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated " "Elaborating entity \"altsyncram_s2b1\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular triangular:Rom_triangular " "Elaborating entity \"triangular\" for hierarchy \"triangular:Rom_triangular\"" {  } { { "srv/any_wave.v" "Rom_triangular" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Instantiated megafunction \"triangular:Rom_triangular\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/triangular_wave.mif " "Parameter \"init_file\" = \"./mif/triangular_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745705160901 ""}  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745705160901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8b1 " "Found entity 1: altsyncram_s8b1" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705160926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705160926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8b1 triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated " "Elaborating entity \"altsyncram_s8b1\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705160926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i724 " "Found entity 1: altsyncram_i724" {  } { { "db/altsyncram_i724.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_i724.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705161922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705161922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/FPGAProject/any_wave/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGAProject/any_wave/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "D:/FPGAProject/any_wave/db/cntr_vei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/FPGAProject/any_wave/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/FPGAProject/any_wave/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/FPGAProject/any_wave/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGAProject/any_wave/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGAProject/any_wave/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705162284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705162284 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705162577 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1745705162657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.27.06:06:04 Progress: Loading sld9fdc316e/alt_sld_fab_wrapper_hw.tcl " "2025.04.27.06:06:04 Progress: Loading sld9fdc316e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705164888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705167672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705167749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705171767 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1745705172445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9fdc316e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9fdc316e/alt_sld_fab.v" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGAProject/any_wave/db/ip/sld9fdc316e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745705172832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705172832 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[0\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[1\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[2\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[3\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[4\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[5\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[6\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[7\] " "Synthesized away node \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705173402 "|any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745705173402 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745705173402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705173744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745705173956 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1745705174740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745705174748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745705174748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705174811 "|any_wave|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705174811 "|any_wave|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745705174811 "|any_wave|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745705174811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "766 " "Implemented 766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745705174811 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745705174811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "732 " "Implemented 732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745705174811 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745705174811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745705174811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745705174823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 06:06:14 2025 " "Processing ended: Sun Apr 27 06:06:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745705174823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745705174823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745705174823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745705174823 ""}
