INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/N01_logic_gate/N01_logic_gate.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/N01_logic_gate/N01_logic_gate.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/N01_logic_gate/N01_logic_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
