\doxysection{srsran\+::dmrs\+\_\+pdcch\+\_\+processor Class Reference}
\hypertarget{classsrsran_1_1dmrs__pdcch__processor}{}\label{classsrsran_1_1dmrs__pdcch__processor}\index{srsran::dmrs\_pdcch\_processor@{srsran::dmrs\_pdcch\_processor}}


Describes a DMRS for PDCCH processor interface.  




{\ttfamily \#include $<$dmrs\+\_\+pdcch\+\_\+processor.\+h$>$}

Inheritance diagram for srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1dmrs__pdcch__processor}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Describes the necessary parameters to generate DMRS for a PDCCH transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor_ad289f1e98b73b954e99f5b3df04bfdb1}\label{classsrsran_1_1dmrs__pdcch__processor_ad289f1e98b73b954e99f5b3df04bfdb1} 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}dmrs\+\_\+pdcch\+\_\+processor} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor_a2eea406f721579df033504452564c53c}{map}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&mapper, const \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&config)=0
\begin{DoxyCompactList}\small\item\em Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes a DMRS for PDCCH processor interface. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor_a2eea406f721579df033504452564c53c}\label{classsrsran_1_1dmrs__pdcch__processor_a2eea406f721579df033504452564c53c} 
\index{srsran::dmrs\_pdcch\_processor@{srsran::dmrs\_pdcch\_processor}!map@{map}}
\index{map@{map}!srsran::dmrs\_pdcch\_processor@{srsran::dmrs\_pdcch\_processor}}
\doxysubsubsection{\texorpdfstring{map()}{map()}}
{\footnotesize\ttfamily virtual void srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+::map (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&}]{mapper,  }\item[{const \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&}]{config }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em mapper} & Resource grid mapper interface. \\
\hline
\mbox{\texttt{ in}}  & {\em config} & Required configuration to generate and map the signal. \\
\hline
\end{DoxyParams}


Implemented in \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl}}, and \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor__spy_a08d2a9d9f009c930eef64e46875e8dea}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+spy}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor.\+h\end{DoxyCompactItemize}
