<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ee201_lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ee201_lumlock_sm.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ee201_numlock_sm_tb.fdo"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ee201_numlock_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ee201_numlock_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ee201_numlock_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ee201_numlock_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ee201_numlock_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ee201_numlock_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ee201_numlock_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201_numlock_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1349138318" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1349138318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349140933" xil_pn:in_ck="-5545674235432167069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1349140933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ee201_lumlock_sm.v"/>
      <outfile xil_pn:name="ee201_numlock_sm_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1349139196" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5280663621428802624" xil_pn:start_ts="1349139196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349139196" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-664665698287350786" xil_pn:start_ts="1349139196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349138318" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3692339888580668330" xil_pn:start_ts="1349138318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1349140933" xil_pn:in_ck="-5545674235432167069" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1349140933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ee201_lumlock_sm.v"/>
      <outfile xil_pn:name="ee201_numlock_sm_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1349140938" xil_pn:in_ck="-5545674235432167069" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3622564406904091749" xil_pn:start_ts="1349140933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ee201_numlock_sm_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1324356317709802244" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5384004820530937365" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1456057958478195006" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349723123" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4744550940019763765" xil_pn:start_ts="1349723123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349725402" xil_pn:in_ck="6923023555475814369" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6299830347361895590" xil_pn:start_ts="1349725396">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ee201_numlock_top.lso"/>
      <outfile xil_pn:name="ee201_numlock_top.ngr"/>
      <outfile xil_pn:name="ee201_numlock_top.prj"/>
      <outfile xil_pn:name="ee201_numlock_top.syr"/>
      <outfile xil_pn:name="ee201_numlock_top.xst"/>
      <outfile xil_pn:name="ee201_numlock_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1349723692" xil_pn:in_ck="713146211042155961" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6846346889903931159" xil_pn:start_ts="1349723692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
