<profile>

<section name = "Vivado HLS Report for 'complexDoubleAdder'" level="0">
<item name = "Date">Wed Jun 01 19:45:09 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">complexAdder</item>
<item name = "Solution">compleDoubleAdder</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.23, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15, 15, 16, 16, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- outerloop">13, 13, 8, 1, 1, 7, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 5</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">24, 6, 1438, 2822</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 5</column>
<column name="Register">-, -, 402, 4</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">8, 2, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="complexDoubleAdder_AXILiteS_s_axi_U">complexDoubleAdder_AXILiteS_s_axi, 24, 0, 548, 524</column>
<column name="complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0">complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp, 0, 3, 445, 1149</column>
<column name="complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1">complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp, 0, 3, 445, 1149</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="index_1_fu_155_p2">+, 0, 0, 3, 3, 1</column>
<column name="exitcond_fu_149_p2">icmp, 0, 0, 2, 3, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it7">1, 2, 1, 2</column>
<column name="index_reg_130">3, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="exitcond_reg_169">1, 0, 1, 0</column>
<column name="in1_M_imag_load_reg_209">64, 0, 64, 0</column>
<column name="in1_M_real_load_reg_204">64, 0, 64, 0</column>
<column name="in2_M_imag_load_reg_219">64, 0, 64, 0</column>
<column name="in2_M_real_load_reg_214">64, 0, 64, 0</column>
<column name="index_reg_130">3, 0, 3, 0</column>
<column name="p_r_M_imag_reg_229">64, 0, 64, 0</column>
<column name="p_r_M_real_reg_224">64, 0, 64, 0</column>
<column name="tmp_reg_178">3, 0, 64, 61</column>
<column name="exitcond_reg_169">0, 1, 1, 0</column>
<column name="tmp_reg_178">0, 3, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, complexDoubleAdder, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, complexDoubleAdder, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, complexDoubleAdder, return value</column>
</table>
</item>
</section>
</profile>
