

================================================================
== Vitis HLS Report for 'comprator'
================================================================
* Date:           Wed Jul 24 23:14:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Ex3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.904 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.90>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Ex3/src/comparator.cpp:1]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln1 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [Ex3/src/comparator.cpp:1]   --->   Operation 3 'specinterface' 'specinterface_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a1"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a2"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a3"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b3"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %M"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %M, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %N"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %N, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %P"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %P, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b3_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b3" [Ex3/src/comparator.cpp:1]   --->   Operation 26 'read' 'b3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b2_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b2" [Ex3/src/comparator.cpp:1]   --->   Operation 27 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b1_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b1" [Ex3/src/comparator.cpp:1]   --->   Operation 28 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b0_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b0" [Ex3/src/comparator.cpp:1]   --->   Operation 29 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a3_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a3" [Ex3/src/comparator.cpp:1]   --->   Operation 30 'read' 'a3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a2_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a2" [Ex3/src/comparator.cpp:1]   --->   Operation 31 'read' 'a2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a1_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a1" [Ex3/src/comparator.cpp:1]   --->   Operation 32 'read' 'a1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a0_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a0" [Ex3/src/comparator.cpp:1]   --->   Operation 33 'read' 'a0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i1 %a3_read, i1 %b3_read" [Ex3/src/comparator.cpp:27]   --->   Operation 34 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27_1 = xor i1 %a2_read, i1 %b2_read" [Ex3/src/comparator.cpp:27]   --->   Operation 35 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_2 = xor i1 %a1_read, i1 %b1_read" [Ex3/src/comparator.cpp:27]   --->   Operation 36 'xor' 'xor_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_3 = xor i1 %a0_read, i1 %b0_read" [Ex3/src/comparator.cpp:27]   --->   Operation 37 'xor' 'xor_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %xor_ln27, i1 %xor_ln27_1" [Ex3/src/comparator.cpp:27]   --->   Operation 38 'or' 'or_ln27' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%or_ln27_1 = or i1 %xor_ln27_2, i1 %xor_ln27_3" [Ex3/src/comparator.cpp:27]   --->   Operation 39 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln27_2 = or i1 %or_ln27_1, i1 %or_ln27" [Ex3/src/comparator.cpp:27]   --->   Operation 40 'or' 'or_ln27_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %or_ln27_2, void %if.then, void %if.else" [Ex3/src/comparator.cpp:27]   --->   Operation 41 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %M, i1 1" [Ex3/src/comparator.cpp:29]   --->   Operation 42 'write' 'write_ln29' <Predicate = (!or_ln27_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%br_ln32 = br void %if.end29" [Ex3/src/comparator.cpp:32]   --->   Operation 43 'br' 'br_ln32' <Predicate = (!or_ln27_2)> <Delay = 0.46>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_2)   --->   "%xor_ln33 = xor i1 %b3_read, i1 1" [Ex3/src/comparator.cpp:33]   --->   Operation 44 'xor' 'xor_ln33' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_2)   --->   "%and_ln33 = and i1 %a3_read, i1 %xor_ln33" [Ex3/src/comparator.cpp:33]   --->   Operation 45 'and' 'and_ln33' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%xor_ln33_1 = xor i1 %b2_read, i1 1" [Ex3/src/comparator.cpp:33]   --->   Operation 46 'xor' 'xor_ln33_1' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%and_ln33_1 = and i1 %a2_read, i1 %xor_ln33_1" [Ex3/src/comparator.cpp:33]   --->   Operation 47 'and' 'and_ln33_1' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%xor_ln33_2 = xor i1 %b1_read, i1 1" [Ex3/src/comparator.cpp:33]   --->   Operation 48 'xor' 'xor_ln33_2' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%and_ln33_2 = and i1 %a1_read, i1 %xor_ln33_2" [Ex3/src/comparator.cpp:33]   --->   Operation 49 'and' 'and_ln33_2' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_2)   --->   "%xor_ln33_3 = xor i1 %b0_read, i1 1" [Ex3/src/comparator.cpp:33]   --->   Operation 50 'xor' 'xor_ln33_3' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_2)   --->   "%and_ln33_3 = and i1 %a0_read, i1 %xor_ln33_3" [Ex3/src/comparator.cpp:33]   --->   Operation 51 'and' 'and_ln33_3' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln33 = or i1 %and_ln33_1, i1 %and_ln33_2" [Ex3/src/comparator.cpp:33]   --->   Operation 52 'or' 'or_ln33' <Predicate = (or_ln27_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_2)   --->   "%or_ln33_1 = or i1 %and_ln33, i1 %and_ln33_3" [Ex3/src/comparator.cpp:33]   --->   Operation 53 'or' 'or_ln33_1' <Predicate = (or_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln33_2 = or i1 %or_ln33_1, i1 %or_ln33" [Ex3/src/comparator.cpp:33]   --->   Operation 54 'or' 'or_ln33_2' <Predicate = (or_ln27_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %M, i1 0" [Ex3/src/comparator.cpp:35]   --->   Operation 55 'write' 'write_ln35' <Predicate = (or_ln27_2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.14ns)   --->   "%xor_ln33_4 = xor i1 %or_ln33_2, i1 1" [Ex3/src/comparator.cpp:33]   --->   Operation 56 'xor' 'xor_ln33_4' <Predicate = (or_ln27_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln33 = br void %if.end29" [Ex3/src/comparator.cpp:33]   --->   Operation 57 'br' 'br_ln33' <Predicate = (or_ln27_2)> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%storemerge3 = phi i1 0, void %if.then, i1 %or_ln33_2, void %if.else" [Ex3/src/comparator.cpp:33]   --->   Operation 58 'phi' 'storemerge3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%storemerge1 = phi i1 0, void %if.then, i1 %xor_ln33_4, void %if.else" [Ex3/src/comparator.cpp:33]   --->   Operation 59 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %N, i1 %storemerge3" [Ex3/src/comparator.cpp:30]   --->   Operation 60 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %P, i1 %storemerge1" [Ex3/src/comparator.cpp:43]   --->   Operation 61 'write' 'write_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [Ex3/src/comparator.cpp:45]   --->   Operation 62 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1 (spectopmodule) [ 00]
specinterface_ln1 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
b3_read           (read         ) [ 00]
b2_read           (read         ) [ 00]
b1_read           (read         ) [ 00]
b0_read           (read         ) [ 00]
a3_read           (read         ) [ 00]
a2_read           (read         ) [ 00]
a1_read           (read         ) [ 00]
a0_read           (read         ) [ 00]
xor_ln27          (xor          ) [ 00]
xor_ln27_1        (xor          ) [ 00]
xor_ln27_2        (xor          ) [ 00]
xor_ln27_3        (xor          ) [ 00]
or_ln27           (or           ) [ 00]
or_ln27_1         (or           ) [ 00]
or_ln27_2         (or           ) [ 01]
br_ln27           (br           ) [ 00]
write_ln29        (write        ) [ 00]
br_ln32           (br           ) [ 00]
xor_ln33          (xor          ) [ 00]
and_ln33          (and          ) [ 00]
xor_ln33_1        (xor          ) [ 00]
and_ln33_1        (and          ) [ 00]
xor_ln33_2        (xor          ) [ 00]
and_ln33_2        (and          ) [ 00]
xor_ln33_3        (xor          ) [ 00]
and_ln33_3        (and          ) [ 00]
or_ln33           (or           ) [ 00]
or_ln33_1         (or           ) [ 00]
or_ln33_2         (or           ) [ 00]
write_ln35        (write        ) [ 00]
xor_ln33_4        (xor          ) [ 00]
br_ln33           (br           ) [ 00]
storemerge3       (phi          ) [ 00]
storemerge1       (phi          ) [ 00]
write_ln30        (write        ) [ 00]
write_ln43        (write        ) [ 00]
ret_ln45          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="N">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="P">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b3_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a3_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a3_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a0_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a0_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 write_ln35/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln30_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln43_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/1 "/>
</bind>
</comp>

<comp id="119" class="1005" name="storemerge3_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge3 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="storemerge3_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge3/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="storemerge1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="storemerge1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xor_ln27_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xor_ln27_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln27_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln27_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_3/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="or_ln27_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="or_ln27_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln27_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln33_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln33_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln33_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="and_ln33_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln33_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln33_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln33_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_3/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln33_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_3/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln33_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln33_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln33_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="105" pin=2"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="112" pin=2"/></net>

<net id="145"><net_src comp="72" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="48" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="54" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="84" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="60" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="66" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="141" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="147" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="153" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="165" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="48" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="72" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="54" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="78" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="60" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="84" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="66" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="90" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="201" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="213" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="189" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {1 }
	Port: N | {1 }
	Port: P | {1 }
 - Input state : 
	Port: comprator : a0 | {1 }
	Port: comprator : a1 | {1 }
	Port: comprator : a2 | {1 }
	Port: comprator : a3 | {1 }
	Port: comprator : b0 | {1 }
	Port: comprator : b1 | {1 }
	Port: comprator : b2 | {1 }
	Port: comprator : b3 | {1 }
  - Chain level:
	State 1
		write_ln30 : 1
		write_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     xor_ln27_fu_141     |    0    |    2    |
|          |    xor_ln27_1_fu_147    |    0    |    2    |
|          |    xor_ln27_2_fu_153    |    0    |    2    |
|          |    xor_ln27_3_fu_159    |    0    |    2    |
|    xor   |     xor_ln33_fu_183     |    0    |    2    |
|          |    xor_ln33_1_fu_195    |    0    |    2    |
|          |    xor_ln33_2_fu_207    |    0    |    2    |
|          |    xor_ln33_3_fu_219    |    0    |    2    |
|          |    xor_ln33_4_fu_250    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |      or_ln27_fu_165     |    0    |    2    |
|          |     or_ln27_1_fu_171    |    0    |    2    |
|    or    |     or_ln27_2_fu_177    |    0    |    2    |
|          |      or_ln33_fu_231     |    0    |    2    |
|          |     or_ln33_1_fu_237    |    0    |    2    |
|          |     or_ln33_2_fu_243    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln33_fu_189     |    0    |    2    |
|    and   |    and_ln33_1_fu_201    |    0    |    2    |
|          |    and_ln33_2_fu_213    |    0    |    2    |
|          |    and_ln33_3_fu_225    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    b3_read_read_fu_48   |    0    |    0    |
|          |    b2_read_read_fu_54   |    0    |    0    |
|          |    b1_read_read_fu_60   |    0    |    0    |
|   read   |    b0_read_read_fu_66   |    0    |    0    |
|          |    a3_read_read_fu_72   |    0    |    0    |
|          |    a2_read_read_fu_78   |    0    |    0    |
|          |    a1_read_read_fu_84   |    0    |    0    |
|          |    a0_read_read_fu_90   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_96     |    0    |    0    |
|   write  | write_ln30_write_fu_105 |    0    |    0    |
|          | write_ln43_write_fu_112 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    38   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|storemerge1_reg_130|    1   |
|storemerge3_reg_119|    1   |
+-------------------+--------+
|       Total       |    2   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_96 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||   0.46  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    2   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    2   |   38   |
+-----------+--------+--------+--------+
