// Seed: 1473940097
module module_0;
  assign id_1 = id_1;
  tri0 id_2;
  always @(1 or posedge 1) begin
    if ((id_2) && 1) id_1 <= id_1 + $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
  initial
    #1 begin
      id_3[1 : 1] = id_9;
    end
endmodule
