
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337266                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485092                       # Number of bytes of host memory used
host_op_rate                                   390828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8053.44                       # Real time elapsed on the host
host_tick_rate                              128306039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2716153490                       # Number of instructions simulated
sim_ops                                    3147505321                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2297465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4594925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 133711755                       # Number of branches fetched
system.switch_cpus.committedInsts           716153489                       # Number of instructions committed
system.switch_cpus.committedOps             829496372                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948863                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948863                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    235353948                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    230131092                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    101767807                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            23546364                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     696079354                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            696079354                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1154094414                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    599405441                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           155633488                       # Number of load instructions
system.switch_cpus.num_mem_refs             271078613                       # number of memory refs
system.switch_cpus.num_store_insts          115445125                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      97140383                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             97140383                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    121030198                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     71168946                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         478511479     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         24776451      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10853816      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7181420      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2954708      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9792775      1.18%     64.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11783754      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1648483      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10221279      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           652832      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           40802      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        155633488     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       115445125     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          829496412                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2553595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1484538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5107190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1484553                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2286889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       782594                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1514855                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10587                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10587                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2286889                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3410898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3481503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6892401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6892401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    195039872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    199209088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    394248960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               394248960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2297476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2297476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2297476                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6411359320                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6559983429                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21799740009                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2537087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1677922                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3660655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2537087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7660785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7660785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    441462144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              441462144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2784982                       # Total snoops (count)
system.tol2bus.snoopTraffic                 100172032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5338577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3854008     72.19%     72.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1484554     27.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5338577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3623105334                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5324245575                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    145532928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         145532928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     49506944                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       49506944                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1136976                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1136976                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       386773                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            386773                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    140842223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            140842223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      47911275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            47911275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      47911275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    140842223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           188753498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    773539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2250278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000380178036                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        43751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        43751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4017436                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            730307                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1136976                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    386773                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2273952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  773546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 23674                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            92303                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57720                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            63159                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            54067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            73095                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            59507                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           503948                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           100417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           106807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           202539                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          250103                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          170095                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          160034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          105443                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          119838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          131203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            37382                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            33466                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            30306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            37736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            31304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            42163                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            57298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           139739                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           55368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           57136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           41574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           46934                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 46928245457                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11251390000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            89120957957                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20854.42                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39604.42                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1340260                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 406261                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               52.52                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2273952                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              773546                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1125586                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1124692                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 35416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 35981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 43518                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 43658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 43803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 43779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 43766                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 43759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 43821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 43893                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 43876                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 44216                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 44338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 43960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 43789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 43753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 43751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 43751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   685                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1277262                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   151.512795                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   137.587921                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    96.875957                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        68461      5.36%      5.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1069171     83.71%     89.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        80416      6.30%     95.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        25913      2.03%     97.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        15122      1.18%     98.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         9311      0.73%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5198      0.41%     99.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2365      0.19%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         1305      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1277262                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        43751                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     51.433110                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    48.772074                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.558817                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            53      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          823      1.88%      2.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3138      7.17%      9.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6429     14.69%     23.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         8449     19.31%     43.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8377     19.15%     62.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6650     15.20%     77.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         4490     10.26%     87.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2678      6.12%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1403      3.21%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          709      1.62%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          331      0.76%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          141      0.32%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           47      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           22      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        43751                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        43751                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.679870                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.659209                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.840602                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7778     17.78%     17.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             547      1.25%     19.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           34121     77.99%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             536      1.23%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             752      1.72%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              11      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        43751                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             144017792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1515136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               49504768                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              145532928                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            49506944                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      139.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       47.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   140.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    47.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.46                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033301926590                       # Total gap between requests
system.mem_ctrls0.avgGap                    678131.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    144017792                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     49504768                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 139375922.003687322140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 47909168.636460110545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2273952                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       773546                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  89120957957                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23977545233951                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39192.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  30996922.27                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5578246380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2964889290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8896882680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2595368340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    371439630750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     83994737760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      557037400320                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       539.083402                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 214935609254                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 783864987261                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3541454280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1882320000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7170102240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1442364300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    363739452870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     90481048800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      549824387610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       532.102874                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 231835370749                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 766965225766                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    148544000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         148544000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     50665088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       50665088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1160500                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1160500                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       395821                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            395821                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    143756245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            143756245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      49032090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            49032090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      49032090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    143756245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           192788335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    791636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2299295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000364029650                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        44763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        44763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4099926                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            747350                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1160500                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    395821                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2321000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  791642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 21705                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            95708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            55135                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            66550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            64111                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            62321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            57079                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           515075                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            94833                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           100403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           209510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          260636                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          193562                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          154733                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          105392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          122571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          141676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            33736                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            30834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            40886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            40620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            47286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            36994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            37668                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            30826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            49346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           136850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           69660                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           54944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           45510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           40625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           36308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           59520                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 47819906633                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11496475000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            90931687883                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20797.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39547.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1374057                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 414264                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.76                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.33                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2321000                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              791642                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1150064                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1149231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 36360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 36928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 44554                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 44683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 44816                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 44785                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 44777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 44779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 44843                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 44918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 44903                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 45232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 45331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 44952                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 44793                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 44763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 44763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 44763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1302580                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   151.865694                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   137.799857                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    97.397987                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        70169      5.39%      5.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1087090     83.46%     88.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        84739      6.51%     95.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        26693      2.05%     97.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        15150      1.16%     98.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         9556      0.73%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5281      0.41%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2449      0.19%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         1453      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1302580                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        44763                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     51.365078                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.659027                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.639217                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            66      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          922      2.06%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3225      7.20%      9.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6595     14.73%     24.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         8677     19.38%     43.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         8427     18.83%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         6709     14.99%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         4658     10.41%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2699      6.03%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1463      3.27%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          773      1.73%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          327      0.73%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          145      0.32%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           55      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           17      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        44763                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        44763                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.684539                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.664153                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.834962                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7833     17.50%     17.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             557      1.24%     18.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           35066     78.34%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             544      1.22%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             739      1.65%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              16      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        44763                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             147154880                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1389120                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               50663232                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              148544000                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            50665088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      142.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       49.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   143.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    49.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033301157642                       # Total gap between requests
system.mem_ctrls1.avgGap                    663938.32                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    147154880                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     50663232                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 142411897.811500728130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 49030293.921508781612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2321000                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       791642                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  90931687883                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23974650870753                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39177.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  30284713.13                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   57.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5676749820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3017245110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9199768620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2572222860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    374436709560                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     81472572480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      557942913570                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       539.959729                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 208390100951                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 790410495564                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3623721360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1926045990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7217197680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1559997000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    365370604200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     89106246240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      550371457590                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       532.632311                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 228253939270                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 770546657245                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       256119                       # number of demand (read+write) hits
system.l2.demand_hits::total                   256119                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       256119                       # number of overall hits
system.l2.overall_hits::total                  256119                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2297476                       # number of demand (read+write) misses
system.l2.demand_misses::total                2297476                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2297476                       # number of overall misses
system.l2.overall_misses::total               2297476                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 206691407199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206691407199                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 206691407199                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206691407199                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2553595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2553595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2553595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2553595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.899703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.899703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.899703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.899703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89964.555538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89964.555538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89964.555538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89964.555538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782594                       # number of writebacks
system.l2.writebacks::total                    782594                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2297476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2297476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2297476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2297476                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 187046152900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187046152900                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 187046152900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 187046152900                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.899703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.899703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.899703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.899703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81413.757053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81413.757053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81413.757053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81413.757053                       # average overall mshr miss latency
system.l2.replacements                        2784982                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       895328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           895328                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       895328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       895328                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       997020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        997020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10587                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    984013248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     984013248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.641325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92945.428167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92945.428167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    893481206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    893481206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.641325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.641325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84394.182110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84394.182110                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       250198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            250198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2286889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2286889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 205707393951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205707393951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2537087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2537087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.901384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89950.755787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89950.755787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2286889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2286889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 186152671694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 186152671694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.901384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.901384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81399.959375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81399.959375                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     4110517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2785238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.475823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.883263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.013849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   219.102887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.144075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.855871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84499766                       # Number of tag accesses
system.l2.tags.data_accesses                 84499766                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    716153530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2716357924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    716153530                       # number of overall hits
system.cpu.icache.overall_hits::total      2716357924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    716153530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2716358788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    716153530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2716358788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    716153530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2716357924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    716153530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2716358788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2716358788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3143933.782407                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      105937993596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     105937993596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    257509213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        973987847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    257509213                       # number of overall hits
system.cpu.dcache.overall_hits::total       973987847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2553566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9780585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2553566                       # number of overall misses
system.cpu.dcache.overall_misses::total       9780585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 214270397211                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214270397211                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 214270397211                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214270397211                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    260062779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    983768432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    260062779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    983768432                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83910.264004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21907.728138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83910.264004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21907.728138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3711956                       # number of writebacks
system.cpu.dcache.writebacks::total           3711956                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2553566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2553566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2553566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2553566                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 212140723167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 212140723167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 212140723167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 212140723167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83076.264004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83076.264004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83076.264004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83076.264004                       # average overall mshr miss latency
system.cpu.dcache.replacements                9780457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    147956296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       558181275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2537058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9320032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 213199821018                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 213199821018                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    150493354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    567501307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84034.271593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22875.438734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2537058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2537058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 211083914646                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 211083914646                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83200.271593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83200.271593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    109552917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      415806572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       460553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1070576193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1070576193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    109569425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    416267125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64851.962261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2324.545043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1056808521                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1056808521                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64017.962261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64017.962261                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5875671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     21903352                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1792683                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1792683                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5875700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     21903480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 61816.655172                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14005.335938                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1768497                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1768497                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 60982.655172                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60982.655172                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5875700                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     21903480                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5875700                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     21903480                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1027575392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9780713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.061399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.425572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.573748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.560256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.439741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32892193257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32892193257                       # Number of data accesses

---------- End Simulation Statistics   ----------
