// Seed: 3316848219
module module_0 (
    input tri id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output supply0 id_6,
    output wand id_7,
    input tri1 id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output uwire id_17,
    output uwire id_18,
    input tri id_19,
    output wire id_20,
    output wand id_21,
    input wand id_22,
    output uwire id_23,
    output wand id_24
);
  always assign id_15 = 1 - 1;
  tri0 id_26 = 1'b0 || id_19;
  assign id_18 = id_26 / id_1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  supply1 id_3;
  assign id_0 = id_3;
  tri id_4 = 1'b0;
  wire id_5, id_6;
  supply0 id_7, id_8;
  wire id_9;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_8 = 1;
  id_10(
      1
  );
  wire id_11;
  assign id_6 = id_5;
endmodule
