AArch64 V47
(* Tests LD1/ST1 single structure, post-indexed register offset *)
{
uint32_t x[3]={0,0,32};
0:X0=x; 0:X1=4;
}
 P0                    ;
 LD1 {V0.S}[0],[X0],X1 ;
 ST1 {V0.S}[0],[X0],X1 ;
 LDR W2,[X0]           ;
forall(0:X2=32 /\ 0:X0!=x)
