$date
	Tue Mar  8 10:51:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 1 ! T0 $end
$var wire 1 " T1 $end
$var wire 1 # T2 $end
$var wire 1 $ q0 $end
$var wire 1 % q1 $end
$var wire 1 & q2 $end
$var reg 1 ' clk $end
$scope module upcounter $end
$var wire 1 ( clk $end
$var reg 1 ) T0 $end
$var reg 1 * T1 $end
$var reg 1 + T2 $end
$var reg 1 , q0 $end
$var reg 1 - q1 $end
$var reg 1 . q2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1.
1&
1+
1#
1'
1(
#10
0'
0(
#15
0.
0&
1-
1%
1*
1"
1'
1(
#20
0'
0(
#25
1.
1&
0*
0"
1'
1(
#30
0'
0(
#35
0.
0&
0-
0%
1,
1$
1*
1"
1)
1!
1'
1(
#40
0'
0(
#45
1.
1&
0*
0"
0)
0!
1'
1(
#50
0'
0(
#55
0.
0&
1-
1%
1*
1"
1'
1(
#60
0'
0(
#65
1.
1&
0*
0"
1'
1(
#70
0'
0(
0.
0&
0-
0%
0,
0$
#75
1.
1&
1'
1(
#80
0'
0(
#85
0.
0&
1-
1%
1*
1"
1'
1(
#90
0'
0(
#95
1.
1&
0*
0"
1'
1(
#100
0'
0(
#105
0.
0&
0-
0%
1,
1$
1*
1"
1)
1!
1'
1(
#110
0'
0(
#115
1.
1&
0*
0"
0)
0!
1'
1(
#120
0'
0(
#125
0.
0&
1-
1%
1*
1"
1'
1(
#130
0'
0(
#135
1.
1&
0*
0"
1'
1(
#140
0'
0(
0.
0&
0-
0%
0,
0$
#145
1.
1&
1'
1(
#150
0'
0(
#155
0.
0&
1-
1%
1*
1"
1'
1(
#160
0'
0(
#165
1.
1&
0*
0"
1'
1(
#170
0'
0(
#175
0.
0&
0-
0%
1,
1$
1*
1"
1)
1!
1'
1(
#180
0'
0(
#185
1.
1&
0*
0"
0)
0!
1'
1(
#190
0'
0(
#195
0.
0&
1-
1%
1*
1"
1'
1(
#200
0'
0(
