
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009b7c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409b7c  00409b7c  00019b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00409b84  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000230  204009c0  0040a544  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400bf0  0040a774  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402bf0  0040c774  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018de4  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002ed2  00000000  00000000  0003982b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000df8  00000000  00000000  0003c6fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000209e6  00000000  00000000  0003d4f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e4c4  00000000  00000000  0005dedb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008cc72  00000000  00000000  0006c39f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000080dc  00000000  00000000  000f9011  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d38  00000000  00000000  001010ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004e54  00000000  00000000  00101e28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2b 40 20 c5 21 40 00 75 22 40 00 75 22 40 00     .+@ .!@.u"@.u"@.
  400010:	75 22 40 00 75 22 40 00 75 22 40 00 00 00 00 00     u"@.u"@.u"@.....
	...
  40002c:	75 22 40 00 75 22 40 00 00 00 00 00 75 22 40 00     u"@.u"@.....u"@.
  40003c:	39 2c 40 00 75 22 40 00 75 22 40 00 75 22 40 00     9,@.u"@.u"@.u"@.
  40004c:	75 22 40 00 75 22 40 00 75 22 40 00 75 22 40 00     u"@.u"@.u"@.u"@.
  40005c:	75 22 40 00 75 22 40 00 00 00 00 00 7d 1d 40 00     u"@.u"@.....}.@.
  40006c:	95 1d 40 00 ad 1d 40 00 75 22 40 00 75 22 40 00     ..@...@.u"@.u"@.
  40007c:	75 22 40 00 c5 1d 40 00 dd 1d 40 00 75 22 40 00     u"@...@...@.u"@.
  40008c:	75 22 40 00 75 22 40 00 75 22 40 00 75 22 40 00     u"@.u"@.u"@.u"@.
  40009c:	d1 29 40 00 75 22 40 00 75 22 40 00 75 22 40 00     .)@.u"@.u"@.u"@.
  4000ac:	75 22 40 00 75 22 40 00 19 0a 40 00 75 22 40 00     u"@.u"@...@.u"@.
  4000bc:	75 22 40 00 75 22 40 00 75 22 40 00 75 22 40 00     u"@.u"@.u"@.u"@.
  4000cc:	75 22 40 00 00 00 00 00 75 22 40 00 00 00 00 00     u"@.....u"@.....
  4000dc:	75 22 40 00 31 0a 40 00 75 22 40 00 75 22 40 00     u"@.1.@.u"@.u"@.
  4000ec:	75 22 40 00 75 22 40 00 75 22 40 00 75 22 40 00     u"@.u"@.u"@.u"@.
  4000fc:	75 22 40 00 75 22 40 00 75 22 40 00 75 22 40 00     u"@.u"@.u"@.u"@.
  40010c:	75 22 40 00 75 22 40 00 00 00 00 00 00 00 00 00     u"@.u"@.........
  40011c:	00 00 00 00 75 22 40 00 75 22 40 00 75 22 40 00     ....u"@.u"@.u"@.
  40012c:	75 22 40 00 75 22 40 00 00 00 00 00 75 22 40 00     u"@.u"@.....u"@.
  40013c:	75 22 40 00                                         u"@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00409b84 	.word	0x00409b84

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409b84 	.word	0x00409b84
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00409b84 	.word	0x00409b84
  4001a8:	00000000 	.word	0x00000000

004001ac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b086      	sub	sp, #24
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	60f8      	str	r0, [r7, #12]
  4001b4:	60b9      	str	r1, [r7, #8]
  4001b6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4001b8:	2300      	movs	r3, #0
  4001ba:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4001bc:	68fb      	ldr	r3, [r7, #12]
  4001be:	2b00      	cmp	r3, #0
  4001c0:	d012      	beq.n	4001e8 <_read+0x3c>
		return -1;
  4001c2:	f04f 33ff 	mov.w	r3, #4294967295
  4001c6:	e013      	b.n	4001f0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4001c8:	4b0b      	ldr	r3, [pc, #44]	; (4001f8 <_read+0x4c>)
  4001ca:	681b      	ldr	r3, [r3, #0]
  4001cc:	4a0b      	ldr	r2, [pc, #44]	; (4001fc <_read+0x50>)
  4001ce:	6812      	ldr	r2, [r2, #0]
  4001d0:	68b9      	ldr	r1, [r7, #8]
  4001d2:	4610      	mov	r0, r2
  4001d4:	4798      	blx	r3
		ptr++;
  4001d6:	68bb      	ldr	r3, [r7, #8]
  4001d8:	3301      	adds	r3, #1
  4001da:	60bb      	str	r3, [r7, #8]
		nChars++;
  4001dc:	697b      	ldr	r3, [r7, #20]
  4001de:	3301      	adds	r3, #1
  4001e0:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  4001e2:	687b      	ldr	r3, [r7, #4]
  4001e4:	3b01      	subs	r3, #1
  4001e6:	607b      	str	r3, [r7, #4]
  4001e8:	687b      	ldr	r3, [r7, #4]
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	dcec      	bgt.n	4001c8 <_read+0x1c>
	}
	return nChars;
  4001ee:	697b      	ldr	r3, [r7, #20]
}
  4001f0:	4618      	mov	r0, r3
  4001f2:	3718      	adds	r7, #24
  4001f4:	46bd      	mov	sp, r7
  4001f6:	bd80      	pop	{r7, pc}
  4001f8:	20400ab8 	.word	0x20400ab8
  4001fc:	20400ac0 	.word	0x20400ac0

00400200 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400200:	b580      	push	{r7, lr}
  400202:	b086      	sub	sp, #24
  400204:	af00      	add	r7, sp, #0
  400206:	60f8      	str	r0, [r7, #12]
  400208:	60b9      	str	r1, [r7, #8]
  40020a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40020c:	2300      	movs	r3, #0
  40020e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400210:	68fb      	ldr	r3, [r7, #12]
  400212:	2b01      	cmp	r3, #1
  400214:	d01e      	beq.n	400254 <_write+0x54>
  400216:	68fb      	ldr	r3, [r7, #12]
  400218:	2b02      	cmp	r3, #2
  40021a:	d01b      	beq.n	400254 <_write+0x54>
  40021c:	68fb      	ldr	r3, [r7, #12]
  40021e:	2b03      	cmp	r3, #3
  400220:	d018      	beq.n	400254 <_write+0x54>
		return -1;
  400222:	f04f 33ff 	mov.w	r3, #4294967295
  400226:	e019      	b.n	40025c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400228:	4b0e      	ldr	r3, [pc, #56]	; (400264 <_write+0x64>)
  40022a:	681a      	ldr	r2, [r3, #0]
  40022c:	4b0e      	ldr	r3, [pc, #56]	; (400268 <_write+0x68>)
  40022e:	6818      	ldr	r0, [r3, #0]
  400230:	68bb      	ldr	r3, [r7, #8]
  400232:	1c59      	adds	r1, r3, #1
  400234:	60b9      	str	r1, [r7, #8]
  400236:	781b      	ldrb	r3, [r3, #0]
  400238:	4619      	mov	r1, r3
  40023a:	4790      	blx	r2
  40023c:	4603      	mov	r3, r0
  40023e:	2b00      	cmp	r3, #0
  400240:	da02      	bge.n	400248 <_write+0x48>
			return -1;
  400242:	f04f 33ff 	mov.w	r3, #4294967295
  400246:	e009      	b.n	40025c <_write+0x5c>
		}
		++nChars;
  400248:	697b      	ldr	r3, [r7, #20]
  40024a:	3301      	adds	r3, #1
  40024c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40024e:	687b      	ldr	r3, [r7, #4]
  400250:	3b01      	subs	r3, #1
  400252:	607b      	str	r3, [r7, #4]
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	2b00      	cmp	r3, #0
  400258:	d1e6      	bne.n	400228 <_write+0x28>
	}
	return nChars;
  40025a:	697b      	ldr	r3, [r7, #20]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3718      	adds	r7, #24
  400260:	46bd      	mov	sp, r7
  400262:	bd80      	pop	{r7, pc}
  400264:	20400abc 	.word	0x20400abc
  400268:	20400ac0 	.word	0x20400ac0

0040026c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40026c:	b480      	push	{r7}
  40026e:	b083      	sub	sp, #12
  400270:	af00      	add	r7, sp, #0
  400272:	4603      	mov	r3, r0
  400274:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400276:	4909      	ldr	r1, [pc, #36]	; (40029c <NVIC_EnableIRQ+0x30>)
  400278:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40027c:	095b      	lsrs	r3, r3, #5
  40027e:	79fa      	ldrb	r2, [r7, #7]
  400280:	f002 021f 	and.w	r2, r2, #31
  400284:	2001      	movs	r0, #1
  400286:	fa00 f202 	lsl.w	r2, r0, r2
  40028a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40028e:	bf00      	nop
  400290:	370c      	adds	r7, #12
  400292:	46bd      	mov	sp, r7
  400294:	f85d 7b04 	ldr.w	r7, [sp], #4
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	e000e100 	.word	0xe000e100

004002a0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b083      	sub	sp, #12
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	4603      	mov	r3, r0
  4002a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4002aa:	4909      	ldr	r1, [pc, #36]	; (4002d0 <NVIC_ClearPendingIRQ+0x30>)
  4002ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4002b0:	095b      	lsrs	r3, r3, #5
  4002b2:	79fa      	ldrb	r2, [r7, #7]
  4002b4:	f002 021f 	and.w	r2, r2, #31
  4002b8:	2001      	movs	r0, #1
  4002ba:	fa00 f202 	lsl.w	r2, r0, r2
  4002be:	3360      	adds	r3, #96	; 0x60
  4002c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4002c4:	bf00      	nop
  4002c6:	370c      	adds	r7, #12
  4002c8:	46bd      	mov	sp, r7
  4002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002ce:	4770      	bx	lr
  4002d0:	e000e100 	.word	0xe000e100

004002d4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4002d4:	b480      	push	{r7}
  4002d6:	b083      	sub	sp, #12
  4002d8:	af00      	add	r7, sp, #0
  4002da:	4603      	mov	r3, r0
  4002dc:	6039      	str	r1, [r7, #0]
  4002de:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4002e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4002e4:	2b00      	cmp	r3, #0
  4002e6:	da0b      	bge.n	400300 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4002e8:	490d      	ldr	r1, [pc, #52]	; (400320 <NVIC_SetPriority+0x4c>)
  4002ea:	79fb      	ldrb	r3, [r7, #7]
  4002ec:	f003 030f 	and.w	r3, r3, #15
  4002f0:	3b04      	subs	r3, #4
  4002f2:	683a      	ldr	r2, [r7, #0]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	0152      	lsls	r2, r2, #5
  4002f8:	b2d2      	uxtb	r2, r2
  4002fa:	440b      	add	r3, r1
  4002fc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4002fe:	e009      	b.n	400314 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400300:	4908      	ldr	r1, [pc, #32]	; (400324 <NVIC_SetPriority+0x50>)
  400302:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400306:	683a      	ldr	r2, [r7, #0]
  400308:	b2d2      	uxtb	r2, r2
  40030a:	0152      	lsls	r2, r2, #5
  40030c:	b2d2      	uxtb	r2, r2
  40030e:	440b      	add	r3, r1
  400310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400314:	bf00      	nop
  400316:	370c      	adds	r7, #12
  400318:	46bd      	mov	sp, r7
  40031a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40031e:	4770      	bx	lr
  400320:	e000ed00 	.word	0xe000ed00
  400324:	e000e100 	.word	0xe000e100

00400328 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400328:	b480      	push	{r7}
  40032a:	b083      	sub	sp, #12
  40032c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40032e:	f3ef 8310 	mrs	r3, PRIMASK
  400332:	607b      	str	r3, [r7, #4]
  return(result);
  400334:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400336:	2b00      	cmp	r3, #0
  400338:	bf0c      	ite	eq
  40033a:	2301      	moveq	r3, #1
  40033c:	2300      	movne	r3, #0
  40033e:	b2db      	uxtb	r3, r3
  400340:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400342:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400344:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400348:	4b04      	ldr	r3, [pc, #16]	; (40035c <cpu_irq_save+0x34>)
  40034a:	2200      	movs	r2, #0
  40034c:	701a      	strb	r2, [r3, #0]
	return flags;
  40034e:	683b      	ldr	r3, [r7, #0]
}
  400350:	4618      	mov	r0, r3
  400352:	370c      	adds	r7, #12
  400354:	46bd      	mov	sp, r7
  400356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40035a:	4770      	bx	lr
  40035c:	2040000a 	.word	0x2040000a

00400360 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400360:	b480      	push	{r7}
  400362:	b083      	sub	sp, #12
  400364:	af00      	add	r7, sp, #0
  400366:	6078      	str	r0, [r7, #4]
	return (flags);
  400368:	687b      	ldr	r3, [r7, #4]
  40036a:	2b00      	cmp	r3, #0
  40036c:	bf14      	ite	ne
  40036e:	2301      	movne	r3, #1
  400370:	2300      	moveq	r3, #0
  400372:	b2db      	uxtb	r3, r3
}
  400374:	4618      	mov	r0, r3
  400376:	370c      	adds	r7, #12
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400380:	b580      	push	{r7, lr}
  400382:	b082      	sub	sp, #8
  400384:	af00      	add	r7, sp, #0
  400386:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400388:	6878      	ldr	r0, [r7, #4]
  40038a:	4b07      	ldr	r3, [pc, #28]	; (4003a8 <cpu_irq_restore+0x28>)
  40038c:	4798      	blx	r3
  40038e:	4603      	mov	r3, r0
  400390:	2b00      	cmp	r3, #0
  400392:	d005      	beq.n	4003a0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400394:	4b05      	ldr	r3, [pc, #20]	; (4003ac <cpu_irq_restore+0x2c>)
  400396:	2201      	movs	r2, #1
  400398:	701a      	strb	r2, [r3, #0]
  40039a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40039e:	b662      	cpsie	i
}
  4003a0:	bf00      	nop
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400361 	.word	0x00400361
  4003ac:	2040000a 	.word	0x2040000a

004003b0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4003b0:	b480      	push	{r7}
  4003b2:	b083      	sub	sp, #12
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	460b      	mov	r3, r1
  4003ba:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4003bc:	bf00      	nop
  4003be:	370c      	adds	r7, #12
  4003c0:	46bd      	mov	sp, r7
  4003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003c6:	4770      	bx	lr

004003c8 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4003c8:	b480      	push	{r7}
  4003ca:	b083      	sub	sp, #12
  4003cc:	af00      	add	r7, sp, #0
  4003ce:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4003d4:	4618      	mov	r0, r3
  4003d6:	370c      	adds	r7, #12
  4003d8:	46bd      	mov	sp, r7
  4003da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003de:	4770      	bx	lr

004003e0 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4003e0:	b480      	push	{r7}
  4003e2:	b083      	sub	sp, #12
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4003ec:	4618      	mov	r0, r3
  4003ee:	370c      	adds	r7, #12
  4003f0:	46bd      	mov	sp, r7
  4003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003f6:	4770      	bx	lr

004003f8 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4003f8:	b580      	push	{r7, lr}
  4003fa:	b084      	sub	sp, #16
  4003fc:	af00      	add	r7, sp, #0
  4003fe:	4603      	mov	r3, r0
  400400:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400402:	79fb      	ldrb	r3, [r7, #7]
  400404:	4a0a      	ldr	r2, [pc, #40]	; (400430 <sleepmgr_lock_mode+0x38>)
  400406:	5cd3      	ldrb	r3, [r2, r3]
  400408:	2bff      	cmp	r3, #255	; 0xff
  40040a:	d100      	bne.n	40040e <sleepmgr_lock_mode+0x16>
		while (true) {
  40040c:	e7fe      	b.n	40040c <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40040e:	4b09      	ldr	r3, [pc, #36]	; (400434 <sleepmgr_lock_mode+0x3c>)
  400410:	4798      	blx	r3
  400412:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400414:	79fb      	ldrb	r3, [r7, #7]
  400416:	4a06      	ldr	r2, [pc, #24]	; (400430 <sleepmgr_lock_mode+0x38>)
  400418:	5cd2      	ldrb	r2, [r2, r3]
  40041a:	3201      	adds	r2, #1
  40041c:	b2d1      	uxtb	r1, r2
  40041e:	4a04      	ldr	r2, [pc, #16]	; (400430 <sleepmgr_lock_mode+0x38>)
  400420:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400422:	68f8      	ldr	r0, [r7, #12]
  400424:	4b04      	ldr	r3, [pc, #16]	; (400438 <sleepmgr_lock_mode+0x40>)
  400426:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400428:	bf00      	nop
  40042a:	3710      	adds	r7, #16
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	20400ab0 	.word	0x20400ab0
  400434:	00400329 	.word	0x00400329
  400438:	00400381 	.word	0x00400381

0040043c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40043c:	b480      	push	{r7}
  40043e:	b083      	sub	sp, #12
  400440:	af00      	add	r7, sp, #0
  400442:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400444:	687b      	ldr	r3, [r7, #4]
  400446:	2b07      	cmp	r3, #7
  400448:	d825      	bhi.n	400496 <osc_get_rate+0x5a>
  40044a:	a201      	add	r2, pc, #4	; (adr r2, 400450 <osc_get_rate+0x14>)
  40044c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400450:	00400471 	.word	0x00400471
  400454:	00400477 	.word	0x00400477
  400458:	0040047d 	.word	0x0040047d
  40045c:	00400483 	.word	0x00400483
  400460:	00400487 	.word	0x00400487
  400464:	0040048b 	.word	0x0040048b
  400468:	0040048f 	.word	0x0040048f
  40046c:	00400493 	.word	0x00400493
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400470:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400474:	e010      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40047a:	e00d      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40047c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400480:	e00a      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400482:	4b08      	ldr	r3, [pc, #32]	; (4004a4 <osc_get_rate+0x68>)
  400484:	e008      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400486:	4b08      	ldr	r3, [pc, #32]	; (4004a8 <osc_get_rate+0x6c>)
  400488:	e006      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40048a:	4b08      	ldr	r3, [pc, #32]	; (4004ac <osc_get_rate+0x70>)
  40048c:	e004      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40048e:	4b07      	ldr	r3, [pc, #28]	; (4004ac <osc_get_rate+0x70>)
  400490:	e002      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400492:	4b06      	ldr	r3, [pc, #24]	; (4004ac <osc_get_rate+0x70>)
  400494:	e000      	b.n	400498 <osc_get_rate+0x5c>
	}

	return 0;
  400496:	2300      	movs	r3, #0
}
  400498:	4618      	mov	r0, r3
  40049a:	370c      	adds	r7, #12
  40049c:	46bd      	mov	sp, r7
  40049e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004a2:	4770      	bx	lr
  4004a4:	003d0900 	.word	0x003d0900
  4004a8:	007a1200 	.word	0x007a1200
  4004ac:	00b71b00 	.word	0x00b71b00

004004b0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004b0:	b580      	push	{r7, lr}
  4004b2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004b4:	2006      	movs	r0, #6
  4004b6:	4b05      	ldr	r3, [pc, #20]	; (4004cc <sysclk_get_main_hz+0x1c>)
  4004b8:	4798      	blx	r3
  4004ba:	4602      	mov	r2, r0
  4004bc:	4613      	mov	r3, r2
  4004be:	009b      	lsls	r3, r3, #2
  4004c0:	4413      	add	r3, r2
  4004c2:	009a      	lsls	r2, r3, #2
  4004c4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004c6:	4618      	mov	r0, r3
  4004c8:	bd80      	pop	{r7, pc}
  4004ca:	bf00      	nop
  4004cc:	0040043d 	.word	0x0040043d

004004d0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004d0:	b580      	push	{r7, lr}
  4004d2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004d4:	4b02      	ldr	r3, [pc, #8]	; (4004e0 <sysclk_get_cpu_hz+0x10>)
  4004d6:	4798      	blx	r3
  4004d8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004da:	4618      	mov	r0, r3
  4004dc:	bd80      	pop	{r7, pc}
  4004de:	bf00      	nop
  4004e0:	004004b1 	.word	0x004004b1

004004e4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4004ec:	687b      	ldr	r3, [r7, #4]
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <afec_find_inst_num+0x30>)
  4004f0:	4293      	cmp	r3, r2
  4004f2:	d101      	bne.n	4004f8 <afec_find_inst_num+0x14>
		return 1;
  4004f4:	2301      	movs	r3, #1
  4004f6:	e006      	b.n	400506 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	4a07      	ldr	r2, [pc, #28]	; (400518 <afec_find_inst_num+0x34>)
  4004fc:	4293      	cmp	r3, r2
  4004fe:	d101      	bne.n	400504 <afec_find_inst_num+0x20>
		return 0;
  400500:	2300      	movs	r3, #0
  400502:	e000      	b.n	400506 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400504:	2300      	movs	r3, #0
}
  400506:	4618      	mov	r0, r3
  400508:	370c      	adds	r7, #12
  40050a:	46bd      	mov	sp, r7
  40050c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	40064000 	.word	0x40064000
  400518:	4003c000 	.word	0x4003c000

0040051c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  40051c:	b480      	push	{r7}
  40051e:	b083      	sub	sp, #12
  400520:	af00      	add	r7, sp, #0
  400522:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	4a09      	ldr	r2, [pc, #36]	; (40054c <afec_find_pid+0x30>)
  400528:	4293      	cmp	r3, r2
  40052a:	d101      	bne.n	400530 <afec_find_pid+0x14>
		return ID_AFEC1;
  40052c:	2328      	movs	r3, #40	; 0x28
  40052e:	e006      	b.n	40053e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	4a07      	ldr	r2, [pc, #28]	; (400550 <afec_find_pid+0x34>)
  400534:	4293      	cmp	r3, r2
  400536:	d101      	bne.n	40053c <afec_find_pid+0x20>
		return ID_AFEC0;
  400538:	231d      	movs	r3, #29
  40053a:	e000      	b.n	40053e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  40053c:	231d      	movs	r3, #29
}
  40053e:	4618      	mov	r0, r3
  400540:	370c      	adds	r7, #12
  400542:	46bd      	mov	sp, r7
  400544:	f85d 7b04 	ldr.w	r7, [sp], #4
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	40064000 	.word	0x40064000
  400550:	4003c000 	.word	0x4003c000

00400554 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400554:	b480      	push	{r7}
  400556:	b085      	sub	sp, #20
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  40055e:	2300      	movs	r3, #0
  400560:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400562:	683b      	ldr	r3, [r7, #0]
  400564:	7cdb      	ldrb	r3, [r3, #19]
  400566:	2b00      	cmp	r3, #0
  400568:	d002      	beq.n	400570 <afec_set_config+0x1c>
  40056a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40056e:	e000      	b.n	400572 <afec_set_config+0x1e>
  400570:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400572:	683b      	ldr	r3, [r7, #0]
  400574:	6859      	ldr	r1, [r3, #4]
  400576:	683b      	ldr	r3, [r7, #0]
  400578:	689b      	ldr	r3, [r3, #8]
  40057a:	fbb1 f3f3 	udiv	r3, r1, r3
  40057e:	3b01      	subs	r3, #1
  400580:	021b      	lsls	r3, r3, #8
  400582:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400584:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400586:	683b      	ldr	r3, [r7, #0]
  400588:	7c1b      	ldrb	r3, [r3, #16]
  40058a:	061b      	lsls	r3, r3, #24
  40058c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  400590:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  400592:	683b      	ldr	r3, [r7, #0]
  400594:	7c5b      	ldrb	r3, [r3, #17]
  400596:	071b      	lsls	r3, r3, #28
  400598:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  40059c:	431a      	orrs	r2, r3
			(config->startup_time);
  40059e:	683b      	ldr	r3, [r7, #0]
  4005a0:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  4005a2:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4005a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4005a8:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	68fa      	ldr	r2, [r7, #12]
  4005ae:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005b0:	683b      	ldr	r3, [r7, #0]
  4005b2:	7d1b      	ldrb	r3, [r3, #20]
  4005b4:	2b00      	cmp	r3, #0
  4005b6:	d002      	beq.n	4005be <afec_set_config+0x6a>
  4005b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4005bc:	e000      	b.n	4005c0 <afec_set_config+0x6c>
  4005be:	2200      	movs	r2, #0
			(config->resolution) |
  4005c0:	683b      	ldr	r3, [r7, #0]
  4005c2:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005c4:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  4005c6:	683b      	ldr	r3, [r7, #0]
  4005c8:	7d5b      	ldrb	r3, [r3, #21]
  4005ca:	2b00      	cmp	r3, #0
  4005cc:	d002      	beq.n	4005d4 <afec_set_config+0x80>
  4005ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  4005d2:	e000      	b.n	4005d6 <afec_set_config+0x82>
  4005d4:	2300      	movs	r3, #0
			(config->resolution) |
  4005d6:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005d8:	687b      	ldr	r3, [r7, #4]
  4005da:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4005dc:	683b      	ldr	r3, [r7, #0]
  4005de:	7d9b      	ldrb	r3, [r3, #22]
  4005e0:	021b      	lsls	r3, r3, #8
  4005e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4005e6:	f043 020c 	orr.w	r2, r3, #12
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  4005f0:	bf00      	nop
  4005f2:	3714      	adds	r7, #20
  4005f4:	46bd      	mov	sp, r7
  4005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fa:	4770      	bx	lr

004005fc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  4005fc:	b580      	push	{r7, lr}
  4005fe:	b086      	sub	sp, #24
  400600:	af00      	add	r7, sp, #0
  400602:	60f8      	str	r0, [r7, #12]
  400604:	460b      	mov	r3, r1
  400606:	607a      	str	r2, [r7, #4]
  400608:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  40060a:	897b      	ldrh	r3, [r7, #10]
  40060c:	4619      	mov	r1, r3
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4b1e      	ldr	r3, [pc, #120]	; (40068c <afec_ch_set_config+0x90>)
  400612:	4798      	blx	r3
	uint32_t reg = 0;
  400614:	2300      	movs	r3, #0
  400616:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40061c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  40061e:	897b      	ldrh	r3, [r7, #10]
  400620:	2201      	movs	r2, #1
  400622:	fa02 f303 	lsl.w	r3, r2, r3
  400626:	43db      	mvns	r3, r3
  400628:	697a      	ldr	r2, [r7, #20]
  40062a:	4013      	ands	r3, r2
  40062c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	781b      	ldrb	r3, [r3, #0]
  400632:	2b00      	cmp	r3, #0
  400634:	d004      	beq.n	400640 <afec_ch_set_config+0x44>
  400636:	897b      	ldrh	r3, [r7, #10]
  400638:	2201      	movs	r2, #1
  40063a:	fa02 f303 	lsl.w	r3, r2, r3
  40063e:	e000      	b.n	400642 <afec_ch_set_config+0x46>
  400640:	2300      	movs	r3, #0
  400642:	697a      	ldr	r2, [r7, #20]
  400644:	4313      	orrs	r3, r2
  400646:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	697a      	ldr	r2, [r7, #20]
  40064c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  40064e:	68fb      	ldr	r3, [r7, #12]
  400650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400652:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400654:	897b      	ldrh	r3, [r7, #10]
  400656:	005b      	lsls	r3, r3, #1
  400658:	2203      	movs	r2, #3
  40065a:	fa02 f303 	lsl.w	r3, r2, r3
  40065e:	43db      	mvns	r3, r3
  400660:	697a      	ldr	r2, [r7, #20]
  400662:	4013      	ands	r3, r2
  400664:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	785b      	ldrb	r3, [r3, #1]
  40066a:	461a      	mov	r2, r3
  40066c:	897b      	ldrh	r3, [r7, #10]
  40066e:	005b      	lsls	r3, r3, #1
  400670:	fa02 f303 	lsl.w	r3, r2, r3
  400674:	461a      	mov	r2, r3
  400676:	697b      	ldr	r3, [r7, #20]
  400678:	4313      	orrs	r3, r2
  40067a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  40067c:	68fb      	ldr	r3, [r7, #12]
  40067e:	697a      	ldr	r2, [r7, #20]
  400680:	655a      	str	r2, [r3, #84]	; 0x54
}
  400682:	bf00      	nop
  400684:	3718      	adds	r7, #24
  400686:	46bd      	mov	sp, r7
  400688:	bd80      	pop	{r7, pc}
  40068a:	bf00      	nop
  40068c:	004003b1 	.word	0x004003b1

00400690 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  400690:	b480      	push	{r7}
  400692:	b085      	sub	sp, #20
  400694:	af00      	add	r7, sp, #0
  400696:	6078      	str	r0, [r7, #4]
  400698:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  40069a:	2300      	movs	r3, #0
  40069c:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  40069e:	683b      	ldr	r3, [r7, #0]
  4006a0:	781b      	ldrb	r3, [r3, #0]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d001      	beq.n	4006aa <afec_temp_sensor_set_config+0x1a>
  4006a6:	2301      	movs	r3, #1
  4006a8:	e000      	b.n	4006ac <afec_temp_sensor_set_config+0x1c>
  4006aa:	2300      	movs	r3, #0
  4006ac:	683a      	ldr	r2, [r7, #0]
  4006ae:	7852      	ldrb	r2, [r2, #1]
  4006b0:	4313      	orrs	r3, r2
  4006b2:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	68fa      	ldr	r2, [r7, #12]
  4006b8:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4006ba:	683b      	ldr	r3, [r7, #0]
  4006bc:	885b      	ldrh	r3, [r3, #2]
  4006be:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4006c0:	683b      	ldr	r3, [r7, #0]
  4006c2:	889b      	ldrh	r3, [r3, #4]
  4006c4:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4006c6:	431a      	orrs	r2, r3
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  4006cc:	bf00      	nop
  4006ce:	3714      	adds	r7, #20
  4006d0:	46bd      	mov	sp, r7
  4006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d6:	4770      	bx	lr

004006d8 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  4006d8:	b580      	push	{r7, lr}
  4006da:	b082      	sub	sp, #8
  4006dc:	af00      	add	r7, sp, #0
  4006de:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	2200      	movs	r2, #0
  4006e4:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4006e6:	4b12      	ldr	r3, [pc, #72]	; (400730 <afec_get_config_defaults+0x58>)
  4006e8:	4798      	blx	r3
  4006ea:	4602      	mov	r2, r0
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	4a10      	ldr	r2, [pc, #64]	; (400734 <afec_get_config_defaults+0x5c>)
  4006f4:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4006fc:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  4006fe:	687b      	ldr	r3, [r7, #4]
  400700:	2202      	movs	r2, #2
  400702:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400704:	687b      	ldr	r3, [r7, #4]
  400706:	2201      	movs	r2, #1
  400708:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  40070a:	687b      	ldr	r3, [r7, #4]
  40070c:	2201      	movs	r2, #1
  40070e:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400710:	687b      	ldr	r3, [r7, #4]
  400712:	2200      	movs	r2, #0
  400714:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400716:	687b      	ldr	r3, [r7, #4]
  400718:	2201      	movs	r2, #1
  40071a:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	2201      	movs	r2, #1
  400720:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400722:	687b      	ldr	r3, [r7, #4]
  400724:	2201      	movs	r2, #1
  400726:	759a      	strb	r2, [r3, #22]
}
  400728:	bf00      	nop
  40072a:	3708      	adds	r7, #8
  40072c:	46bd      	mov	sp, r7
  40072e:	bd80      	pop	{r7, pc}
  400730:	004004d1 	.word	0x004004d1
  400734:	005b8d80 	.word	0x005b8d80

00400738 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400738:	b480      	push	{r7}
  40073a:	b083      	sub	sp, #12
  40073c:	af00      	add	r7, sp, #0
  40073e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	2200      	movs	r2, #0
  400744:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400746:	687b      	ldr	r3, [r7, #4]
  400748:	2201      	movs	r2, #1
  40074a:	705a      	strb	r2, [r3, #1]

}
  40074c:	bf00      	nop
  40074e:	370c      	adds	r7, #12
  400750:	46bd      	mov	sp, r7
  400752:	f85d 7b04 	ldr.w	r7, [sp], #4
  400756:	4770      	bx	lr

00400758 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  400758:	b480      	push	{r7}
  40075a:	b083      	sub	sp, #12
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	2200      	movs	r2, #0
  400764:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400766:	687b      	ldr	r3, [r7, #4]
  400768:	2220      	movs	r2, #32
  40076a:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  40076c:	687b      	ldr	r3, [r7, #4]
  40076e:	22ff      	movs	r2, #255	; 0xff
  400770:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  400772:	687b      	ldr	r3, [r7, #4]
  400774:	f640 72ff 	movw	r2, #4095	; 0xfff
  400778:	809a      	strh	r2, [r3, #4]
}
  40077a:	bf00      	nop
  40077c:	370c      	adds	r7, #12
  40077e:	46bd      	mov	sp, r7
  400780:	f85d 7b04 	ldr.w	r7, [sp], #4
  400784:	4770      	bx	lr
	...

00400788 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400788:	b580      	push	{r7, lr}
  40078a:	b084      	sub	sp, #16
  40078c:	af00      	add	r7, sp, #0
  40078e:	6078      	str	r0, [r7, #4]
  400790:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400792:	6878      	ldr	r0, [r7, #4]
  400794:	4b1d      	ldr	r3, [pc, #116]	; (40080c <afec_init+0x84>)
  400796:	4798      	blx	r3
  400798:	4603      	mov	r3, r0
  40079a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40079e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4007a2:	d101      	bne.n	4007a8 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  4007a4:	2319      	movs	r3, #25
  4007a6:	e02c      	b.n	400802 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  4007a8:	687b      	ldr	r3, [r7, #4]
  4007aa:	2201      	movs	r2, #1
  4007ac:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  4007ae:	6839      	ldr	r1, [r7, #0]
  4007b0:	6878      	ldr	r0, [r7, #4]
  4007b2:	4b17      	ldr	r3, [pc, #92]	; (400810 <afec_init+0x88>)
  4007b4:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  4007b6:	687b      	ldr	r3, [r7, #4]
  4007b8:	4a16      	ldr	r2, [pc, #88]	; (400814 <afec_init+0x8c>)
  4007ba:	4293      	cmp	r3, r2
  4007bc:	d10d      	bne.n	4007da <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007be:	2300      	movs	r3, #0
  4007c0:	60fb      	str	r3, [r7, #12]
  4007c2:	e007      	b.n	4007d4 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  4007c4:	4a14      	ldr	r2, [pc, #80]	; (400818 <afec_init+0x90>)
  4007c6:	68fb      	ldr	r3, [r7, #12]
  4007c8:	2100      	movs	r1, #0
  4007ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	3301      	adds	r3, #1
  4007d2:	60fb      	str	r3, [r7, #12]
  4007d4:	68fb      	ldr	r3, [r7, #12]
  4007d6:	2b0f      	cmp	r3, #15
  4007d8:	d9f4      	bls.n	4007c4 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  4007da:	687b      	ldr	r3, [r7, #4]
  4007dc:	4a0f      	ldr	r2, [pc, #60]	; (40081c <afec_init+0x94>)
  4007de:	4293      	cmp	r3, r2
  4007e0:	d10e      	bne.n	400800 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007e2:	2300      	movs	r3, #0
  4007e4:	60fb      	str	r3, [r7, #12]
  4007e6:	e008      	b.n	4007fa <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  4007e8:	4a0b      	ldr	r2, [pc, #44]	; (400818 <afec_init+0x90>)
  4007ea:	68fb      	ldr	r3, [r7, #12]
  4007ec:	3310      	adds	r3, #16
  4007ee:	2100      	movs	r1, #0
  4007f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007f4:	68fb      	ldr	r3, [r7, #12]
  4007f6:	3301      	adds	r3, #1
  4007f8:	60fb      	str	r3, [r7, #12]
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	2b0f      	cmp	r3, #15
  4007fe:	d9f3      	bls.n	4007e8 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  400800:	2300      	movs	r3, #0
}
  400802:	4618      	mov	r0, r3
  400804:	3710      	adds	r7, #16
  400806:	46bd      	mov	sp, r7
  400808:	bd80      	pop	{r7, pc}
  40080a:	bf00      	nop
  40080c:	004003c9 	.word	0x004003c9
  400810:	00400555 	.word	0x00400555
  400814:	4003c000 	.word	0x4003c000
  400818:	20400ac4 	.word	0x20400ac4
  40081c:	40064000 	.word	0x40064000

00400820 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400820:	b580      	push	{r7, lr}
  400822:	b086      	sub	sp, #24
  400824:	af00      	add	r7, sp, #0
  400826:	60f8      	str	r0, [r7, #12]
  400828:	60b9      	str	r1, [r7, #8]
  40082a:	607a      	str	r2, [r7, #4]
  40082c:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  40082e:	68f8      	ldr	r0, [r7, #12]
  400830:	4b17      	ldr	r3, [pc, #92]	; (400890 <afec_set_callback+0x70>)
  400832:	4798      	blx	r3
  400834:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  400836:	4917      	ldr	r1, [pc, #92]	; (400894 <afec_set_callback+0x74>)
  400838:	697b      	ldr	r3, [r7, #20]
  40083a:	011a      	lsls	r2, r3, #4
  40083c:	68bb      	ldr	r3, [r7, #8]
  40083e:	4413      	add	r3, r2
  400840:	687a      	ldr	r2, [r7, #4]
  400842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  400846:	697b      	ldr	r3, [r7, #20]
  400848:	2b00      	cmp	r3, #0
  40084a:	d10b      	bne.n	400864 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  40084c:	201d      	movs	r0, #29
  40084e:	4b12      	ldr	r3, [pc, #72]	; (400898 <afec_set_callback+0x78>)
  400850:	4798      	blx	r3
  400852:	78fb      	ldrb	r3, [r7, #3]
  400854:	4619      	mov	r1, r3
  400856:	201d      	movs	r0, #29
  400858:	4b10      	ldr	r3, [pc, #64]	; (40089c <afec_set_callback+0x7c>)
  40085a:	4798      	blx	r3
  40085c:	201d      	movs	r0, #29
  40085e:	4b10      	ldr	r3, [pc, #64]	; (4008a0 <afec_set_callback+0x80>)
  400860:	4798      	blx	r3
  400862:	e00d      	b.n	400880 <afec_set_callback+0x60>
	} else if (i == 1) {
  400864:	697b      	ldr	r3, [r7, #20]
  400866:	2b01      	cmp	r3, #1
  400868:	d10a      	bne.n	400880 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  40086a:	2028      	movs	r0, #40	; 0x28
  40086c:	4b0a      	ldr	r3, [pc, #40]	; (400898 <afec_set_callback+0x78>)
  40086e:	4798      	blx	r3
  400870:	78fb      	ldrb	r3, [r7, #3]
  400872:	4619      	mov	r1, r3
  400874:	2028      	movs	r0, #40	; 0x28
  400876:	4b09      	ldr	r3, [pc, #36]	; (40089c <afec_set_callback+0x7c>)
  400878:	4798      	blx	r3
  40087a:	2028      	movs	r0, #40	; 0x28
  40087c:	4b08      	ldr	r3, [pc, #32]	; (4008a0 <afec_set_callback+0x80>)
  40087e:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400880:	68b9      	ldr	r1, [r7, #8]
  400882:	68f8      	ldr	r0, [r7, #12]
  400884:	4b07      	ldr	r3, [pc, #28]	; (4008a4 <afec_set_callback+0x84>)
  400886:	4798      	blx	r3
}
  400888:	bf00      	nop
  40088a:	3718      	adds	r7, #24
  40088c:	46bd      	mov	sp, r7
  40088e:	bd80      	pop	{r7, pc}
  400890:	004004e5 	.word	0x004004e5
  400894:	20400ac4 	.word	0x20400ac4
  400898:	004002a1 	.word	0x004002a1
  40089c:	004002d5 	.word	0x004002d5
  4008a0:	0040026d 	.word	0x0040026d
  4008a4:	004008a9 	.word	0x004008a9

004008a8 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  4008a8:	b480      	push	{r7}
  4008aa:	b083      	sub	sp, #12
  4008ac:	af00      	add	r7, sp, #0
  4008ae:	6078      	str	r0, [r7, #4]
  4008b0:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	4a19      	ldr	r2, [pc, #100]	; (40091c <afec_enable_interrupt+0x74>)
  4008b6:	4293      	cmp	r3, r2
  4008b8:	d103      	bne.n	4008c2 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4008ba:	687b      	ldr	r3, [r7, #4]
  4008bc:	4a17      	ldr	r2, [pc, #92]	; (40091c <afec_enable_interrupt+0x74>)
  4008be:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  4008c0:	e026      	b.n	400910 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4008c2:	683b      	ldr	r3, [r7, #0]
  4008c4:	2b0b      	cmp	r3, #11
  4008c6:	d80f      	bhi.n	4008e8 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4008c8:	683b      	ldr	r3, [r7, #0]
  4008ca:	2b0b      	cmp	r3, #11
  4008cc:	d104      	bne.n	4008d8 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008d4:	625a      	str	r2, [r3, #36]	; 0x24
  4008d6:	e01b      	b.n	400910 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  4008d8:	2201      	movs	r2, #1
  4008da:	683b      	ldr	r3, [r7, #0]
  4008dc:	fa02 f303 	lsl.w	r3, r2, r3
  4008e0:	461a      	mov	r2, r3
  4008e2:	687b      	ldr	r3, [r7, #4]
  4008e4:	625a      	str	r2, [r3, #36]	; 0x24
  4008e6:	e013      	b.n	400910 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4008e8:	683b      	ldr	r3, [r7, #0]
  4008ea:	2b0e      	cmp	r3, #14
  4008ec:	d808      	bhi.n	400900 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4008ee:	683b      	ldr	r3, [r7, #0]
  4008f0:	330c      	adds	r3, #12
  4008f2:	2201      	movs	r2, #1
  4008f4:	fa02 f303 	lsl.w	r3, r2, r3
  4008f8:	461a      	mov	r2, r3
  4008fa:	687b      	ldr	r3, [r7, #4]
  4008fc:	625a      	str	r2, [r3, #36]	; 0x24
  4008fe:	e007      	b.n	400910 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  400900:	683b      	ldr	r3, [r7, #0]
  400902:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400904:	2201      	movs	r2, #1
  400906:	fa02 f303 	lsl.w	r3, r2, r3
  40090a:	461a      	mov	r2, r3
  40090c:	687b      	ldr	r3, [r7, #4]
  40090e:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  400910:	370c      	adds	r7, #12
  400912:	46bd      	mov	sp, r7
  400914:	f85d 7b04 	ldr.w	r7, [sp], #4
  400918:	4770      	bx	lr
  40091a:	bf00      	nop
  40091c:	47000fff 	.word	0x47000fff

00400920 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400920:	b580      	push	{r7, lr}
  400922:	b082      	sub	sp, #8
  400924:	af00      	add	r7, sp, #0
  400926:	4603      	mov	r3, r0
  400928:	6039      	str	r1, [r7, #0]
  40092a:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  40092c:	79fb      	ldrb	r3, [r7, #7]
  40092e:	490a      	ldr	r1, [pc, #40]	; (400958 <afec_interrupt+0x38>)
  400930:	011a      	lsls	r2, r3, #4
  400932:	683b      	ldr	r3, [r7, #0]
  400934:	4413      	add	r3, r2
  400936:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40093a:	2b00      	cmp	r3, #0
  40093c:	d007      	beq.n	40094e <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  40093e:	79fb      	ldrb	r3, [r7, #7]
  400940:	4905      	ldr	r1, [pc, #20]	; (400958 <afec_interrupt+0x38>)
  400942:	011a      	lsls	r2, r3, #4
  400944:	683b      	ldr	r3, [r7, #0]
  400946:	4413      	add	r3, r2
  400948:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40094c:	4798      	blx	r3
	}
}
  40094e:	bf00      	nop
  400950:	3708      	adds	r7, #8
  400952:	46bd      	mov	sp, r7
  400954:	bd80      	pop	{r7, pc}
  400956:	bf00      	nop
  400958:	20400ac4 	.word	0x20400ac4

0040095c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40095c:	b590      	push	{r4, r7, lr}
  40095e:	b087      	sub	sp, #28
  400960:	af00      	add	r7, sp, #0
  400962:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400964:	6878      	ldr	r0, [r7, #4]
  400966:	4b28      	ldr	r3, [pc, #160]	; (400a08 <afec_process_callback+0xac>)
  400968:	4798      	blx	r3
  40096a:	4604      	mov	r4, r0
  40096c:	6878      	ldr	r0, [r7, #4]
  40096e:	4b27      	ldr	r3, [pc, #156]	; (400a0c <afec_process_callback+0xb0>)
  400970:	4798      	blx	r3
  400972:	4603      	mov	r3, r0
  400974:	4023      	ands	r3, r4
  400976:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  400978:	6878      	ldr	r0, [r7, #4]
  40097a:	4b25      	ldr	r3, [pc, #148]	; (400a10 <afec_process_callback+0xb4>)
  40097c:	4798      	blx	r3
  40097e:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400980:	2300      	movs	r3, #0
  400982:	617b      	str	r3, [r7, #20]
  400984:	e039      	b.n	4009fa <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400986:	697b      	ldr	r3, [r7, #20]
  400988:	2b0b      	cmp	r3, #11
  40098a:	d80f      	bhi.n	4009ac <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  40098c:	2201      	movs	r2, #1
  40098e:	697b      	ldr	r3, [r7, #20]
  400990:	fa02 f303 	lsl.w	r3, r2, r3
  400994:	461a      	mov	r2, r3
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	4013      	ands	r3, r2
  40099a:	2b00      	cmp	r3, #0
  40099c:	d02a      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40099e:	693b      	ldr	r3, [r7, #16]
  4009a0:	b2db      	uxtb	r3, r3
  4009a2:	6979      	ldr	r1, [r7, #20]
  4009a4:	4618      	mov	r0, r3
  4009a6:	4b1b      	ldr	r3, [pc, #108]	; (400a14 <afec_process_callback+0xb8>)
  4009a8:	4798      	blx	r3
  4009aa:	e023      	b.n	4009f4 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4009ac:	697b      	ldr	r3, [r7, #20]
  4009ae:	2b0e      	cmp	r3, #14
  4009b0:	d810      	bhi.n	4009d4 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4009b2:	697b      	ldr	r3, [r7, #20]
  4009b4:	330c      	adds	r3, #12
  4009b6:	2201      	movs	r2, #1
  4009b8:	fa02 f303 	lsl.w	r3, r2, r3
  4009bc:	461a      	mov	r2, r3
  4009be:	68fb      	ldr	r3, [r7, #12]
  4009c0:	4013      	ands	r3, r2
  4009c2:	2b00      	cmp	r3, #0
  4009c4:	d016      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4009c6:	693b      	ldr	r3, [r7, #16]
  4009c8:	b2db      	uxtb	r3, r3
  4009ca:	6979      	ldr	r1, [r7, #20]
  4009cc:	4618      	mov	r0, r3
  4009ce:	4b11      	ldr	r3, [pc, #68]	; (400a14 <afec_process_callback+0xb8>)
  4009d0:	4798      	blx	r3
  4009d2:	e00f      	b.n	4009f4 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4009d4:	697b      	ldr	r3, [r7, #20]
  4009d6:	330f      	adds	r3, #15
  4009d8:	2201      	movs	r2, #1
  4009da:	fa02 f303 	lsl.w	r3, r2, r3
  4009de:	461a      	mov	r2, r3
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	4013      	ands	r3, r2
  4009e4:	2b00      	cmp	r3, #0
  4009e6:	d005      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4009e8:	693b      	ldr	r3, [r7, #16]
  4009ea:	b2db      	uxtb	r3, r3
  4009ec:	6979      	ldr	r1, [r7, #20]
  4009ee:	4618      	mov	r0, r3
  4009f0:	4b08      	ldr	r3, [pc, #32]	; (400a14 <afec_process_callback+0xb8>)
  4009f2:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009f4:	697b      	ldr	r3, [r7, #20]
  4009f6:	3301      	adds	r3, #1
  4009f8:	617b      	str	r3, [r7, #20]
  4009fa:	697b      	ldr	r3, [r7, #20]
  4009fc:	2b0f      	cmp	r3, #15
  4009fe:	d9c2      	bls.n	400986 <afec_process_callback+0x2a>
			}
		}
	}
}
  400a00:	bf00      	nop
  400a02:	371c      	adds	r7, #28
  400a04:	46bd      	mov	sp, r7
  400a06:	bd90      	pop	{r4, r7, pc}
  400a08:	004003c9 	.word	0x004003c9
  400a0c:	004003e1 	.word	0x004003e1
  400a10:	004004e5 	.word	0x004004e5
  400a14:	00400921 	.word	0x00400921

00400a18 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  400a1c:	4802      	ldr	r0, [pc, #8]	; (400a28 <AFEC0_Handler+0x10>)
  400a1e:	4b03      	ldr	r3, [pc, #12]	; (400a2c <AFEC0_Handler+0x14>)
  400a20:	4798      	blx	r3
}
  400a22:	bf00      	nop
  400a24:	bd80      	pop	{r7, pc}
  400a26:	bf00      	nop
  400a28:	4003c000 	.word	0x4003c000
  400a2c:	0040095d 	.word	0x0040095d

00400a30 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400a34:	4802      	ldr	r0, [pc, #8]	; (400a40 <AFEC1_Handler+0x10>)
  400a36:	4b03      	ldr	r3, [pc, #12]	; (400a44 <AFEC1_Handler+0x14>)
  400a38:	4798      	blx	r3
}
  400a3a:	bf00      	nop
  400a3c:	bd80      	pop	{r7, pc}
  400a3e:	bf00      	nop
  400a40:	40064000 	.word	0x40064000
  400a44:	0040095d 	.word	0x0040095d

00400a48 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400a48:	b580      	push	{r7, lr}
  400a4a:	b084      	sub	sp, #16
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  400a50:	6878      	ldr	r0, [r7, #4]
  400a52:	4b06      	ldr	r3, [pc, #24]	; (400a6c <afec_enable+0x24>)
  400a54:	4798      	blx	r3
  400a56:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400a58:	68f8      	ldr	r0, [r7, #12]
  400a5a:	4b05      	ldr	r3, [pc, #20]	; (400a70 <afec_enable+0x28>)
  400a5c:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  400a5e:	2002      	movs	r0, #2
  400a60:	4b04      	ldr	r3, [pc, #16]	; (400a74 <afec_enable+0x2c>)
  400a62:	4798      	blx	r3
}
  400a64:	bf00      	nop
  400a66:	3710      	adds	r7, #16
  400a68:	46bd      	mov	sp, r7
  400a6a:	bd80      	pop	{r7, pc}
  400a6c:	0040051d 	.word	0x0040051d
  400a70:	004020b9 	.word	0x004020b9
  400a74:	004003f9 	.word	0x004003f9

00400a78 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a78:	b480      	push	{r7}
  400a7a:	b087      	sub	sp, #28
  400a7c:	af00      	add	r7, sp, #0
  400a7e:	60f8      	str	r0, [r7, #12]
  400a80:	60b9      	str	r1, [r7, #8]
  400a82:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a84:	68fa      	ldr	r2, [r7, #12]
  400a86:	68bb      	ldr	r3, [r7, #8]
  400a88:	019b      	lsls	r3, r3, #6
  400a8a:	4413      	add	r3, r2
  400a8c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a8e:	697b      	ldr	r3, [r7, #20]
  400a90:	2202      	movs	r2, #2
  400a92:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a94:	697b      	ldr	r3, [r7, #20]
  400a96:	f04f 32ff 	mov.w	r2, #4294967295
  400a9a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a9c:	697b      	ldr	r3, [r7, #20]
  400a9e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400aa0:	697b      	ldr	r3, [r7, #20]
  400aa2:	687a      	ldr	r2, [r7, #4]
  400aa4:	605a      	str	r2, [r3, #4]
}
  400aa6:	bf00      	nop
  400aa8:	371c      	adds	r7, #28
  400aaa:	46bd      	mov	sp, r7
  400aac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ab0:	4770      	bx	lr

00400ab2 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400ab2:	b480      	push	{r7}
  400ab4:	b083      	sub	sp, #12
  400ab6:	af00      	add	r7, sp, #0
  400ab8:	6078      	str	r0, [r7, #4]
  400aba:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400abc:	687a      	ldr	r2, [r7, #4]
  400abe:	683b      	ldr	r3, [r7, #0]
  400ac0:	019b      	lsls	r3, r3, #6
  400ac2:	4413      	add	r3, r2
  400ac4:	2205      	movs	r2, #5
  400ac6:	601a      	str	r2, [r3, #0]
}
  400ac8:	bf00      	nop
  400aca:	370c      	adds	r7, #12
  400acc:	46bd      	mov	sp, r7
  400ace:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ad2:	4770      	bx	lr

00400ad4 <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400ad4:	b480      	push	{r7}
  400ad6:	b085      	sub	sp, #20
  400ad8:	af00      	add	r7, sp, #0
  400ada:	60f8      	str	r0, [r7, #12]
  400adc:	60b9      	str	r1, [r7, #8]
  400ade:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400ae0:	68fa      	ldr	r2, [r7, #12]
  400ae2:	68bb      	ldr	r3, [r7, #8]
  400ae4:	019b      	lsls	r3, r3, #6
  400ae6:	4413      	add	r3, r2
  400ae8:	3314      	adds	r3, #20
  400aea:	687a      	ldr	r2, [r7, #4]
  400aec:	601a      	str	r2, [r3, #0]
}
  400aee:	bf00      	nop
  400af0:	3714      	adds	r7, #20
  400af2:	46bd      	mov	sp, r7
  400af4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af8:	4770      	bx	lr

00400afa <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400afa:	b480      	push	{r7}
  400afc:	b085      	sub	sp, #20
  400afe:	af00      	add	r7, sp, #0
  400b00:	60f8      	str	r0, [r7, #12]
  400b02:	60b9      	str	r1, [r7, #8]
  400b04:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b06:	68fa      	ldr	r2, [r7, #12]
  400b08:	68bb      	ldr	r3, [r7, #8]
  400b0a:	019b      	lsls	r3, r3, #6
  400b0c:	4413      	add	r3, r2
  400b0e:	331c      	adds	r3, #28
  400b10:	687a      	ldr	r2, [r7, #4]
  400b12:	601a      	str	r2, [r3, #0]
}
  400b14:	bf00      	nop
  400b16:	3714      	adds	r7, #20
  400b18:	46bd      	mov	sp, r7
  400b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b1e:	4770      	bx	lr

00400b20 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b20:	b480      	push	{r7}
  400b22:	b085      	sub	sp, #20
  400b24:	af00      	add	r7, sp, #0
  400b26:	6078      	str	r0, [r7, #4]
  400b28:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b2a:	687a      	ldr	r2, [r7, #4]
  400b2c:	683b      	ldr	r3, [r7, #0]
  400b2e:	019b      	lsls	r3, r3, #6
  400b30:	4413      	add	r3, r2
  400b32:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400b34:	68fb      	ldr	r3, [r7, #12]
  400b36:	6a1b      	ldr	r3, [r3, #32]
}
  400b38:	4618      	mov	r0, r3
  400b3a:	3714      	adds	r7, #20
  400b3c:	46bd      	mov	sp, r7
  400b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b42:	4770      	bx	lr

00400b44 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b44:	b480      	push	{r7}
  400b46:	b08d      	sub	sp, #52	; 0x34
  400b48:	af00      	add	r7, sp, #0
  400b4a:	60f8      	str	r0, [r7, #12]
  400b4c:	60b9      	str	r1, [r7, #8]
  400b4e:	607a      	str	r2, [r7, #4]
  400b50:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b52:	2302      	movs	r3, #2
  400b54:	613b      	str	r3, [r7, #16]
  400b56:	2308      	movs	r3, #8
  400b58:	617b      	str	r3, [r7, #20]
  400b5a:	2320      	movs	r3, #32
  400b5c:	61bb      	str	r3, [r7, #24]
  400b5e:	2380      	movs	r3, #128	; 0x80
  400b60:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400b64:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b66:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b68:	2300      	movs	r3, #0
  400b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400b6c:	e01a      	b.n	400ba4 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b70:	009b      	lsls	r3, r3, #2
  400b72:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400b76:	4413      	add	r3, r2
  400b78:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400b7c:	68ba      	ldr	r2, [r7, #8]
  400b7e:	fbb2 f3f3 	udiv	r3, r2, r3
  400b82:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400b86:	0c1b      	lsrs	r3, r3, #16
  400b88:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400b8a:	68fa      	ldr	r2, [r7, #12]
  400b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400b8e:	429a      	cmp	r2, r3
  400b90:	d901      	bls.n	400b96 <tc_find_mck_divisor+0x52>
			return 0;
  400b92:	2300      	movs	r3, #0
  400b94:	e023      	b.n	400bde <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400b96:	68fa      	ldr	r2, [r7, #12]
  400b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400b9a:	429a      	cmp	r2, r3
  400b9c:	d206      	bcs.n	400bac <tc_find_mck_divisor+0x68>
			ul_index++) {
  400b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ba0:	3301      	adds	r3, #1
  400ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ba6:	2b04      	cmp	r3, #4
  400ba8:	d9e1      	bls.n	400b6e <tc_find_mck_divisor+0x2a>
  400baa:	e000      	b.n	400bae <tc_find_mck_divisor+0x6a>
			break;
  400bac:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bb0:	2b04      	cmp	r3, #4
  400bb2:	d901      	bls.n	400bb8 <tc_find_mck_divisor+0x74>
		return 0;
  400bb4:	2300      	movs	r3, #0
  400bb6:	e012      	b.n	400bde <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400bb8:	687b      	ldr	r3, [r7, #4]
  400bba:	2b00      	cmp	r3, #0
  400bbc:	d008      	beq.n	400bd0 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bc0:	009b      	lsls	r3, r3, #2
  400bc2:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400bc6:	4413      	add	r3, r2
  400bc8:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400bcc:	687b      	ldr	r3, [r7, #4]
  400bce:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400bd0:	683b      	ldr	r3, [r7, #0]
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d002      	beq.n	400bdc <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400bd6:	683b      	ldr	r3, [r7, #0]
  400bd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400bda:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400bdc:	2301      	movs	r3, #1
}
  400bde:	4618      	mov	r0, r3
  400be0:	3734      	adds	r7, #52	; 0x34
  400be2:	46bd      	mov	sp, r7
  400be4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be8:	4770      	bx	lr

00400bea <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400bea:	b480      	push	{r7}
  400bec:	b089      	sub	sp, #36	; 0x24
  400bee:	af00      	add	r7, sp, #0
  400bf0:	60f8      	str	r0, [r7, #12]
  400bf2:	60b9      	str	r1, [r7, #8]
  400bf4:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400bf6:	68bb      	ldr	r3, [r7, #8]
  400bf8:	011a      	lsls	r2, r3, #4
  400bfa:	687b      	ldr	r3, [r7, #4]
  400bfc:	429a      	cmp	r2, r3
  400bfe:	d802      	bhi.n	400c06 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400c00:	2310      	movs	r3, #16
  400c02:	61fb      	str	r3, [r7, #28]
  400c04:	e001      	b.n	400c0a <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400c06:	2308      	movs	r3, #8
  400c08:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	00da      	lsls	r2, r3, #3
  400c0e:	69fb      	ldr	r3, [r7, #28]
  400c10:	68b9      	ldr	r1, [r7, #8]
  400c12:	fb01 f303 	mul.w	r3, r1, r3
  400c16:	085b      	lsrs	r3, r3, #1
  400c18:	441a      	add	r2, r3
  400c1a:	69fb      	ldr	r3, [r7, #28]
  400c1c:	68b9      	ldr	r1, [r7, #8]
  400c1e:	fb01 f303 	mul.w	r3, r1, r3
  400c22:	fbb2 f3f3 	udiv	r3, r2, r3
  400c26:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400c28:	69bb      	ldr	r3, [r7, #24]
  400c2a:	08db      	lsrs	r3, r3, #3
  400c2c:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400c2e:	69bb      	ldr	r3, [r7, #24]
  400c30:	f003 0307 	and.w	r3, r3, #7
  400c34:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400c36:	697b      	ldr	r3, [r7, #20]
  400c38:	2b00      	cmp	r3, #0
  400c3a:	d003      	beq.n	400c44 <usart_set_async_baudrate+0x5a>
  400c3c:	697b      	ldr	r3, [r7, #20]
  400c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400c42:	d301      	bcc.n	400c48 <usart_set_async_baudrate+0x5e>
		return 1;
  400c44:	2301      	movs	r3, #1
  400c46:	e00f      	b.n	400c68 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400c48:	69fb      	ldr	r3, [r7, #28]
  400c4a:	2b08      	cmp	r3, #8
  400c4c:	d105      	bne.n	400c5a <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	685b      	ldr	r3, [r3, #4]
  400c52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400c56:	68fb      	ldr	r3, [r7, #12]
  400c58:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400c5a:	693b      	ldr	r3, [r7, #16]
  400c5c:	041a      	lsls	r2, r3, #16
  400c5e:	697b      	ldr	r3, [r7, #20]
  400c60:	431a      	orrs	r2, r3
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	621a      	str	r2, [r3, #32]

	return 0;
  400c66:	2300      	movs	r3, #0
}
  400c68:	4618      	mov	r0, r3
  400c6a:	3724      	adds	r7, #36	; 0x24
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr

00400c74 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400c74:	b580      	push	{r7, lr}
  400c76:	b082      	sub	sp, #8
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400c7c:	6878      	ldr	r0, [r7, #4]
  400c7e:	4b0d      	ldr	r3, [pc, #52]	; (400cb4 <usart_reset+0x40>)
  400c80:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400c82:	687b      	ldr	r3, [r7, #4]
  400c84:	2200      	movs	r2, #0
  400c86:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400c88:	687b      	ldr	r3, [r7, #4]
  400c8a:	2200      	movs	r2, #0
  400c8c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400c8e:	687b      	ldr	r3, [r7, #4]
  400c90:	2200      	movs	r2, #0
  400c92:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400c94:	6878      	ldr	r0, [r7, #4]
  400c96:	4b08      	ldr	r3, [pc, #32]	; (400cb8 <usart_reset+0x44>)
  400c98:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400c9a:	6878      	ldr	r0, [r7, #4]
  400c9c:	4b07      	ldr	r3, [pc, #28]	; (400cbc <usart_reset+0x48>)
  400c9e:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400ca0:	6878      	ldr	r0, [r7, #4]
  400ca2:	4b07      	ldr	r3, [pc, #28]	; (400cc0 <usart_reset+0x4c>)
  400ca4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ca6:	6878      	ldr	r0, [r7, #4]
  400ca8:	4b06      	ldr	r3, [pc, #24]	; (400cc4 <usart_reset+0x50>)
  400caa:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400cac:	bf00      	nop
  400cae:	3708      	adds	r7, #8
  400cb0:	46bd      	mov	sp, r7
  400cb2:	bd80      	pop	{r7, pc}
  400cb4:	00400e55 	.word	0x00400e55
  400cb8:	00400d67 	.word	0x00400d67
  400cbc:	00400d9b 	.word	0x00400d9b
  400cc0:	00400db5 	.word	0x00400db5
  400cc4:	00400dd1 	.word	0x00400dd1

00400cc8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400cc8:	b580      	push	{r7, lr}
  400cca:	b084      	sub	sp, #16
  400ccc:	af00      	add	r7, sp, #0
  400cce:	60f8      	str	r0, [r7, #12]
  400cd0:	60b9      	str	r1, [r7, #8]
  400cd2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400cd4:	68f8      	ldr	r0, [r7, #12]
  400cd6:	4b1a      	ldr	r3, [pc, #104]	; (400d40 <usart_init_rs232+0x78>)
  400cd8:	4798      	blx	r3

	ul_reg_val = 0;
  400cda:	4b1a      	ldr	r3, [pc, #104]	; (400d44 <usart_init_rs232+0x7c>)
  400cdc:	2200      	movs	r2, #0
  400cde:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400ce0:	68bb      	ldr	r3, [r7, #8]
  400ce2:	2b00      	cmp	r3, #0
  400ce4:	d009      	beq.n	400cfa <usart_init_rs232+0x32>
  400ce6:	68bb      	ldr	r3, [r7, #8]
  400ce8:	681b      	ldr	r3, [r3, #0]
  400cea:	687a      	ldr	r2, [r7, #4]
  400cec:	4619      	mov	r1, r3
  400cee:	68f8      	ldr	r0, [r7, #12]
  400cf0:	4b15      	ldr	r3, [pc, #84]	; (400d48 <usart_init_rs232+0x80>)
  400cf2:	4798      	blx	r3
  400cf4:	4603      	mov	r3, r0
  400cf6:	2b00      	cmp	r3, #0
  400cf8:	d001      	beq.n	400cfe <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400cfa:	2301      	movs	r3, #1
  400cfc:	e01b      	b.n	400d36 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cfe:	68bb      	ldr	r3, [r7, #8]
  400d00:	685a      	ldr	r2, [r3, #4]
  400d02:	68bb      	ldr	r3, [r7, #8]
  400d04:	689b      	ldr	r3, [r3, #8]
  400d06:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d08:	68bb      	ldr	r3, [r7, #8]
  400d0a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d0c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d0e:	68bb      	ldr	r3, [r7, #8]
  400d10:	68db      	ldr	r3, [r3, #12]
  400d12:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d14:	4b0b      	ldr	r3, [pc, #44]	; (400d44 <usart_init_rs232+0x7c>)
  400d16:	681b      	ldr	r3, [r3, #0]
  400d18:	4313      	orrs	r3, r2
  400d1a:	4a0a      	ldr	r2, [pc, #40]	; (400d44 <usart_init_rs232+0x7c>)
  400d1c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400d1e:	4b09      	ldr	r3, [pc, #36]	; (400d44 <usart_init_rs232+0x7c>)
  400d20:	681b      	ldr	r3, [r3, #0]
  400d22:	4a08      	ldr	r2, [pc, #32]	; (400d44 <usart_init_rs232+0x7c>)
  400d24:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400d26:	68fb      	ldr	r3, [r7, #12]
  400d28:	685a      	ldr	r2, [r3, #4]
  400d2a:	4b06      	ldr	r3, [pc, #24]	; (400d44 <usart_init_rs232+0x7c>)
  400d2c:	681b      	ldr	r3, [r3, #0]
  400d2e:	431a      	orrs	r2, r3
  400d30:	68fb      	ldr	r3, [r7, #12]
  400d32:	605a      	str	r2, [r3, #4]

	return 0;
  400d34:	2300      	movs	r3, #0
}
  400d36:	4618      	mov	r0, r3
  400d38:	3710      	adds	r7, #16
  400d3a:	46bd      	mov	sp, r7
  400d3c:	bd80      	pop	{r7, pc}
  400d3e:	bf00      	nop
  400d40:	00400c75 	.word	0x00400c75
  400d44:	204009dc 	.word	0x204009dc
  400d48:	00400beb 	.word	0x00400beb

00400d4c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400d4c:	b480      	push	{r7}
  400d4e:	b083      	sub	sp, #12
  400d50:	af00      	add	r7, sp, #0
  400d52:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400d54:	687b      	ldr	r3, [r7, #4]
  400d56:	2240      	movs	r2, #64	; 0x40
  400d58:	601a      	str	r2, [r3, #0]
}
  400d5a:	bf00      	nop
  400d5c:	370c      	adds	r7, #12
  400d5e:	46bd      	mov	sp, r7
  400d60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d64:	4770      	bx	lr

00400d66 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400d66:	b480      	push	{r7}
  400d68:	b083      	sub	sp, #12
  400d6a:	af00      	add	r7, sp, #0
  400d6c:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400d6e:	687b      	ldr	r3, [r7, #4]
  400d70:	2288      	movs	r2, #136	; 0x88
  400d72:	601a      	str	r2, [r3, #0]
}
  400d74:	bf00      	nop
  400d76:	370c      	adds	r7, #12
  400d78:	46bd      	mov	sp, r7
  400d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7e:	4770      	bx	lr

00400d80 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400d88:	687b      	ldr	r3, [r7, #4]
  400d8a:	2210      	movs	r2, #16
  400d8c:	601a      	str	r2, [r3, #0]
}
  400d8e:	bf00      	nop
  400d90:	370c      	adds	r7, #12
  400d92:	46bd      	mov	sp, r7
  400d94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d98:	4770      	bx	lr

00400d9a <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400d9a:	b480      	push	{r7}
  400d9c:	b083      	sub	sp, #12
  400d9e:	af00      	add	r7, sp, #0
  400da0:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400da2:	687b      	ldr	r3, [r7, #4]
  400da4:	2224      	movs	r2, #36	; 0x24
  400da6:	601a      	str	r2, [r3, #0]
}
  400da8:	bf00      	nop
  400daa:	370c      	adds	r7, #12
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr

00400db4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400db4:	b480      	push	{r7}
  400db6:	b083      	sub	sp, #12
  400db8:	af00      	add	r7, sp, #0
  400dba:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400dbc:	687b      	ldr	r3, [r7, #4]
  400dbe:	f44f 7280 	mov.w	r2, #256	; 0x100
  400dc2:	601a      	str	r2, [r3, #0]
}
  400dc4:	bf00      	nop
  400dc6:	370c      	adds	r7, #12
  400dc8:	46bd      	mov	sp, r7
  400dca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dce:	4770      	bx	lr

00400dd0 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400dd0:	b480      	push	{r7}
  400dd2:	b083      	sub	sp, #12
  400dd4:	af00      	add	r7, sp, #0
  400dd6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400dd8:	687b      	ldr	r3, [r7, #4]
  400dda:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400dde:	601a      	str	r2, [r3, #0]
}
  400de0:	bf00      	nop
  400de2:	370c      	adds	r7, #12
  400de4:	46bd      	mov	sp, r7
  400de6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dea:	4770      	bx	lr

00400dec <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400dec:	b480      	push	{r7}
  400dee:	b083      	sub	sp, #12
  400df0:	af00      	add	r7, sp, #0
  400df2:	6078      	str	r0, [r7, #4]
  400df4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400df6:	687b      	ldr	r3, [r7, #4]
  400df8:	695b      	ldr	r3, [r3, #20]
  400dfa:	f003 0302 	and.w	r3, r3, #2
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d101      	bne.n	400e06 <usart_write+0x1a>
		return 1;
  400e02:	2301      	movs	r3, #1
  400e04:	e005      	b.n	400e12 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400e06:	683b      	ldr	r3, [r7, #0]
  400e08:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400e0c:	687b      	ldr	r3, [r7, #4]
  400e0e:	61da      	str	r2, [r3, #28]
	return 0;
  400e10:	2300      	movs	r3, #0
}
  400e12:	4618      	mov	r0, r3
  400e14:	370c      	adds	r7, #12
  400e16:	46bd      	mov	sp, r7
  400e18:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e1c:	4770      	bx	lr

00400e1e <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400e1e:	b480      	push	{r7}
  400e20:	b083      	sub	sp, #12
  400e22:	af00      	add	r7, sp, #0
  400e24:	6078      	str	r0, [r7, #4]
  400e26:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	695b      	ldr	r3, [r3, #20]
  400e2c:	f003 0301 	and.w	r3, r3, #1
  400e30:	2b00      	cmp	r3, #0
  400e32:	d101      	bne.n	400e38 <usart_read+0x1a>
		return 1;
  400e34:	2301      	movs	r3, #1
  400e36:	e006      	b.n	400e46 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400e38:	687b      	ldr	r3, [r7, #4]
  400e3a:	699b      	ldr	r3, [r3, #24]
  400e3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400e40:	683b      	ldr	r3, [r7, #0]
  400e42:	601a      	str	r2, [r3, #0]

	return 0;
  400e44:	2300      	movs	r3, #0
}
  400e46:	4618      	mov	r0, r3
  400e48:	370c      	adds	r7, #12
  400e4a:	46bd      	mov	sp, r7
  400e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e50:	4770      	bx	lr
	...

00400e54 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400e54:	b480      	push	{r7}
  400e56:	b083      	sub	sp, #12
  400e58:	af00      	add	r7, sp, #0
  400e5a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400e5c:	687b      	ldr	r3, [r7, #4]
  400e5e:	4a04      	ldr	r2, [pc, #16]	; (400e70 <usart_disable_writeprotect+0x1c>)
  400e60:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400e64:	bf00      	nop
  400e66:	370c      	adds	r7, #12
  400e68:	46bd      	mov	sp, r7
  400e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e6e:	4770      	bx	lr
  400e70:	55534100 	.word	0x55534100

00400e74 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400e74:	b580      	push	{r7, lr}
  400e76:	b082      	sub	sp, #8
  400e78:	af00      	add	r7, sp, #0
  400e7a:	6078      	str	r0, [r7, #4]
  400e7c:	460b      	mov	r3, r1
  400e7e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e80:	687b      	ldr	r3, [r7, #4]
  400e82:	4a36      	ldr	r2, [pc, #216]	; (400f5c <usart_serial_putchar+0xe8>)
  400e84:	4293      	cmp	r3, r2
  400e86:	d10a      	bne.n	400e9e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400e88:	bf00      	nop
  400e8a:	78fb      	ldrb	r3, [r7, #3]
  400e8c:	4619      	mov	r1, r3
  400e8e:	6878      	ldr	r0, [r7, #4]
  400e90:	4b33      	ldr	r3, [pc, #204]	; (400f60 <usart_serial_putchar+0xec>)
  400e92:	4798      	blx	r3
  400e94:	4603      	mov	r3, r0
  400e96:	2b00      	cmp	r3, #0
  400e98:	d1f7      	bne.n	400e8a <usart_serial_putchar+0x16>
		return 1;
  400e9a:	2301      	movs	r3, #1
  400e9c:	e05a      	b.n	400f54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400e9e:	687b      	ldr	r3, [r7, #4]
  400ea0:	4a30      	ldr	r2, [pc, #192]	; (400f64 <usart_serial_putchar+0xf0>)
  400ea2:	4293      	cmp	r3, r2
  400ea4:	d10a      	bne.n	400ebc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ea6:	bf00      	nop
  400ea8:	78fb      	ldrb	r3, [r7, #3]
  400eaa:	4619      	mov	r1, r3
  400eac:	6878      	ldr	r0, [r7, #4]
  400eae:	4b2c      	ldr	r3, [pc, #176]	; (400f60 <usart_serial_putchar+0xec>)
  400eb0:	4798      	blx	r3
  400eb2:	4603      	mov	r3, r0
  400eb4:	2b00      	cmp	r3, #0
  400eb6:	d1f7      	bne.n	400ea8 <usart_serial_putchar+0x34>
		return 1;
  400eb8:	2301      	movs	r3, #1
  400eba:	e04b      	b.n	400f54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	4a2a      	ldr	r2, [pc, #168]	; (400f68 <usart_serial_putchar+0xf4>)
  400ec0:	4293      	cmp	r3, r2
  400ec2:	d10a      	bne.n	400eda <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ec4:	bf00      	nop
  400ec6:	78fb      	ldrb	r3, [r7, #3]
  400ec8:	4619      	mov	r1, r3
  400eca:	6878      	ldr	r0, [r7, #4]
  400ecc:	4b24      	ldr	r3, [pc, #144]	; (400f60 <usart_serial_putchar+0xec>)
  400ece:	4798      	blx	r3
  400ed0:	4603      	mov	r3, r0
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d1f7      	bne.n	400ec6 <usart_serial_putchar+0x52>
		return 1;
  400ed6:	2301      	movs	r3, #1
  400ed8:	e03c      	b.n	400f54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400eda:	687b      	ldr	r3, [r7, #4]
  400edc:	4a23      	ldr	r2, [pc, #140]	; (400f6c <usart_serial_putchar+0xf8>)
  400ede:	4293      	cmp	r3, r2
  400ee0:	d10a      	bne.n	400ef8 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ee2:	bf00      	nop
  400ee4:	78fb      	ldrb	r3, [r7, #3]
  400ee6:	4619      	mov	r1, r3
  400ee8:	6878      	ldr	r0, [r7, #4]
  400eea:	4b1d      	ldr	r3, [pc, #116]	; (400f60 <usart_serial_putchar+0xec>)
  400eec:	4798      	blx	r3
  400eee:	4603      	mov	r3, r0
  400ef0:	2b00      	cmp	r3, #0
  400ef2:	d1f7      	bne.n	400ee4 <usart_serial_putchar+0x70>
		return 1;
  400ef4:	2301      	movs	r3, #1
  400ef6:	e02d      	b.n	400f54 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	4a1d      	ldr	r2, [pc, #116]	; (400f70 <usart_serial_putchar+0xfc>)
  400efc:	4293      	cmp	r3, r2
  400efe:	d10a      	bne.n	400f16 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  400f00:	bf00      	nop
  400f02:	78fb      	ldrb	r3, [r7, #3]
  400f04:	4619      	mov	r1, r3
  400f06:	6878      	ldr	r0, [r7, #4]
  400f08:	4b1a      	ldr	r3, [pc, #104]	; (400f74 <usart_serial_putchar+0x100>)
  400f0a:	4798      	blx	r3
  400f0c:	4603      	mov	r3, r0
  400f0e:	2b00      	cmp	r3, #0
  400f10:	d1f7      	bne.n	400f02 <usart_serial_putchar+0x8e>
		return 1;
  400f12:	2301      	movs	r3, #1
  400f14:	e01e      	b.n	400f54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f16:	687b      	ldr	r3, [r7, #4]
  400f18:	4a17      	ldr	r2, [pc, #92]	; (400f78 <usart_serial_putchar+0x104>)
  400f1a:	4293      	cmp	r3, r2
  400f1c:	d10a      	bne.n	400f34 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  400f1e:	bf00      	nop
  400f20:	78fb      	ldrb	r3, [r7, #3]
  400f22:	4619      	mov	r1, r3
  400f24:	6878      	ldr	r0, [r7, #4]
  400f26:	4b13      	ldr	r3, [pc, #76]	; (400f74 <usart_serial_putchar+0x100>)
  400f28:	4798      	blx	r3
  400f2a:	4603      	mov	r3, r0
  400f2c:	2b00      	cmp	r3, #0
  400f2e:	d1f7      	bne.n	400f20 <usart_serial_putchar+0xac>
		return 1;
  400f30:	2301      	movs	r3, #1
  400f32:	e00f      	b.n	400f54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400f34:	687b      	ldr	r3, [r7, #4]
  400f36:	4a11      	ldr	r2, [pc, #68]	; (400f7c <usart_serial_putchar+0x108>)
  400f38:	4293      	cmp	r3, r2
  400f3a:	d10a      	bne.n	400f52 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400f3c:	bf00      	nop
  400f3e:	78fb      	ldrb	r3, [r7, #3]
  400f40:	4619      	mov	r1, r3
  400f42:	6878      	ldr	r0, [r7, #4]
  400f44:	4b0b      	ldr	r3, [pc, #44]	; (400f74 <usart_serial_putchar+0x100>)
  400f46:	4798      	blx	r3
  400f48:	4603      	mov	r3, r0
  400f4a:	2b00      	cmp	r3, #0
  400f4c:	d1f7      	bne.n	400f3e <usart_serial_putchar+0xca>
		return 1;
  400f4e:	2301      	movs	r3, #1
  400f50:	e000      	b.n	400f54 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f52:	2300      	movs	r3, #0
}
  400f54:	4618      	mov	r0, r3
  400f56:	3708      	adds	r7, #8
  400f58:	46bd      	mov	sp, r7
  400f5a:	bd80      	pop	{r7, pc}
  400f5c:	400e0800 	.word	0x400e0800
  400f60:	00401015 	.word	0x00401015
  400f64:	400e0a00 	.word	0x400e0a00
  400f68:	400e1a00 	.word	0x400e1a00
  400f6c:	400e1c00 	.word	0x400e1c00
  400f70:	40024000 	.word	0x40024000
  400f74:	00400ded 	.word	0x00400ded
  400f78:	40028000 	.word	0x40028000
  400f7c:	4002c000 	.word	0x4002c000

00400f80 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  400f80:	b580      	push	{r7, lr}
  400f82:	b084      	sub	sp, #16
  400f84:	af00      	add	r7, sp, #0
  400f86:	60f8      	str	r0, [r7, #12]
  400f88:	60b9      	str	r1, [r7, #8]
  400f8a:	607a      	str	r2, [r7, #4]
	while (len) {
  400f8c:	e00b      	b.n	400fa6 <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  400f8e:	68bb      	ldr	r3, [r7, #8]
  400f90:	781b      	ldrb	r3, [r3, #0]
  400f92:	4619      	mov	r1, r3
  400f94:	68f8      	ldr	r0, [r7, #12]
  400f96:	4b08      	ldr	r3, [pc, #32]	; (400fb8 <usart_serial_write_packet+0x38>)
  400f98:	4798      	blx	r3
		len--;
  400f9a:	687b      	ldr	r3, [r7, #4]
  400f9c:	3b01      	subs	r3, #1
  400f9e:	607b      	str	r3, [r7, #4]
		data++;
  400fa0:	68bb      	ldr	r3, [r7, #8]
  400fa2:	3301      	adds	r3, #1
  400fa4:	60bb      	str	r3, [r7, #8]
	while (len) {
  400fa6:	687b      	ldr	r3, [r7, #4]
  400fa8:	2b00      	cmp	r3, #0
  400faa:	d1f0      	bne.n	400f8e <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  400fac:	2300      	movs	r3, #0
}
  400fae:	4618      	mov	r0, r3
  400fb0:	3710      	adds	r7, #16
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bd80      	pop	{r7, pc}
  400fb6:	bf00      	nop
  400fb8:	00400e75 	.word	0x00400e75

00400fbc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400fbc:	b480      	push	{r7}
  400fbe:	b085      	sub	sp, #20
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
  400fc4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400fc6:	2300      	movs	r3, #0
  400fc8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	22ac      	movs	r2, #172	; 0xac
  400fce:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400fd0:	683b      	ldr	r3, [r7, #0]
  400fd2:	681a      	ldr	r2, [r3, #0]
  400fd4:	683b      	ldr	r3, [r7, #0]
  400fd6:	685b      	ldr	r3, [r3, #4]
  400fd8:	fbb2 f3f3 	udiv	r3, r2, r3
  400fdc:	091b      	lsrs	r3, r3, #4
  400fde:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400fe0:	68fb      	ldr	r3, [r7, #12]
  400fe2:	2b00      	cmp	r3, #0
  400fe4:	d003      	beq.n	400fee <uart_init+0x32>
  400fe6:	68fb      	ldr	r3, [r7, #12]
  400fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400fec:	d301      	bcc.n	400ff2 <uart_init+0x36>
		return 1;
  400fee:	2301      	movs	r3, #1
  400ff0:	e00a      	b.n	401008 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400ff2:	687b      	ldr	r3, [r7, #4]
  400ff4:	68fa      	ldr	r2, [r7, #12]
  400ff6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400ff8:	683b      	ldr	r3, [r7, #0]
  400ffa:	689a      	ldr	r2, [r3, #8]
  400ffc:	687b      	ldr	r3, [r7, #4]
  400ffe:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401000:	687b      	ldr	r3, [r7, #4]
  401002:	2250      	movs	r2, #80	; 0x50
  401004:	601a      	str	r2, [r3, #0]

	return 0;
  401006:	2300      	movs	r3, #0
}
  401008:	4618      	mov	r0, r3
  40100a:	3714      	adds	r7, #20
  40100c:	46bd      	mov	sp, r7
  40100e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401012:	4770      	bx	lr

00401014 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401014:	b480      	push	{r7}
  401016:	b083      	sub	sp, #12
  401018:	af00      	add	r7, sp, #0
  40101a:	6078      	str	r0, [r7, #4]
  40101c:	460b      	mov	r3, r1
  40101e:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	695b      	ldr	r3, [r3, #20]
  401024:	f003 0302 	and.w	r3, r3, #2
  401028:	2b00      	cmp	r3, #0
  40102a:	d101      	bne.n	401030 <uart_write+0x1c>
		return 1;
  40102c:	2301      	movs	r3, #1
  40102e:	e003      	b.n	401038 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401030:	78fa      	ldrb	r2, [r7, #3]
  401032:	687b      	ldr	r3, [r7, #4]
  401034:	61da      	str	r2, [r3, #28]
	return 0;
  401036:	2300      	movs	r3, #0
}
  401038:	4618      	mov	r0, r3
  40103a:	370c      	adds	r7, #12
  40103c:	46bd      	mov	sp, r7
  40103e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401042:	4770      	bx	lr

00401044 <osc_enable>:
{
  401044:	b580      	push	{r7, lr}
  401046:	b082      	sub	sp, #8
  401048:	af00      	add	r7, sp, #0
  40104a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40104c:	687b      	ldr	r3, [r7, #4]
  40104e:	2b07      	cmp	r3, #7
  401050:	d831      	bhi.n	4010b6 <osc_enable+0x72>
  401052:	a201      	add	r2, pc, #4	; (adr r2, 401058 <osc_enable+0x14>)
  401054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401058:	004010b5 	.word	0x004010b5
  40105c:	00401079 	.word	0x00401079
  401060:	00401081 	.word	0x00401081
  401064:	00401089 	.word	0x00401089
  401068:	00401091 	.word	0x00401091
  40106c:	00401099 	.word	0x00401099
  401070:	004010a1 	.word	0x004010a1
  401074:	004010ab 	.word	0x004010ab
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401078:	2000      	movs	r0, #0
  40107a:	4b11      	ldr	r3, [pc, #68]	; (4010c0 <osc_enable+0x7c>)
  40107c:	4798      	blx	r3
		break;
  40107e:	e01a      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401080:	2001      	movs	r0, #1
  401082:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <osc_enable+0x7c>)
  401084:	4798      	blx	r3
		break;
  401086:	e016      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401088:	2000      	movs	r0, #0
  40108a:	4b0e      	ldr	r3, [pc, #56]	; (4010c4 <osc_enable+0x80>)
  40108c:	4798      	blx	r3
		break;
  40108e:	e012      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401090:	2010      	movs	r0, #16
  401092:	4b0c      	ldr	r3, [pc, #48]	; (4010c4 <osc_enable+0x80>)
  401094:	4798      	blx	r3
		break;
  401096:	e00e      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401098:	2020      	movs	r0, #32
  40109a:	4b0a      	ldr	r3, [pc, #40]	; (4010c4 <osc_enable+0x80>)
  40109c:	4798      	blx	r3
		break;
  40109e:	e00a      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4010a0:	213e      	movs	r1, #62	; 0x3e
  4010a2:	2000      	movs	r0, #0
  4010a4:	4b08      	ldr	r3, [pc, #32]	; (4010c8 <osc_enable+0x84>)
  4010a6:	4798      	blx	r3
		break;
  4010a8:	e005      	b.n	4010b6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4010aa:	213e      	movs	r1, #62	; 0x3e
  4010ac:	2001      	movs	r0, #1
  4010ae:	4b06      	ldr	r3, [pc, #24]	; (4010c8 <osc_enable+0x84>)
  4010b0:	4798      	blx	r3
		break;
  4010b2:	e000      	b.n	4010b6 <osc_enable+0x72>
		break;
  4010b4:	bf00      	nop
}
  4010b6:	bf00      	nop
  4010b8:	3708      	adds	r7, #8
  4010ba:	46bd      	mov	sp, r7
  4010bc:	bd80      	pop	{r7, pc}
  4010be:	bf00      	nop
  4010c0:	00401ef5 	.word	0x00401ef5
  4010c4:	00401f61 	.word	0x00401f61
  4010c8:	00401fd1 	.word	0x00401fd1

004010cc <osc_is_ready>:
{
  4010cc:	b580      	push	{r7, lr}
  4010ce:	b082      	sub	sp, #8
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010d4:	687b      	ldr	r3, [r7, #4]
  4010d6:	2b07      	cmp	r3, #7
  4010d8:	d826      	bhi.n	401128 <osc_is_ready+0x5c>
  4010da:	a201      	add	r2, pc, #4	; (adr r2, 4010e0 <osc_is_ready+0x14>)
  4010dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010e0:	00401101 	.word	0x00401101
  4010e4:	00401105 	.word	0x00401105
  4010e8:	00401105 	.word	0x00401105
  4010ec:	00401117 	.word	0x00401117
  4010f0:	00401117 	.word	0x00401117
  4010f4:	00401117 	.word	0x00401117
  4010f8:	00401117 	.word	0x00401117
  4010fc:	00401117 	.word	0x00401117
		return 1;
  401100:	2301      	movs	r3, #1
  401102:	e012      	b.n	40112a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401104:	4b0b      	ldr	r3, [pc, #44]	; (401134 <osc_is_ready+0x68>)
  401106:	4798      	blx	r3
  401108:	4603      	mov	r3, r0
  40110a:	2b00      	cmp	r3, #0
  40110c:	bf14      	ite	ne
  40110e:	2301      	movne	r3, #1
  401110:	2300      	moveq	r3, #0
  401112:	b2db      	uxtb	r3, r3
  401114:	e009      	b.n	40112a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401116:	4b08      	ldr	r3, [pc, #32]	; (401138 <osc_is_ready+0x6c>)
  401118:	4798      	blx	r3
  40111a:	4603      	mov	r3, r0
  40111c:	2b00      	cmp	r3, #0
  40111e:	bf14      	ite	ne
  401120:	2301      	movne	r3, #1
  401122:	2300      	moveq	r3, #0
  401124:	b2db      	uxtb	r3, r3
  401126:	e000      	b.n	40112a <osc_is_ready+0x5e>
	return 0;
  401128:	2300      	movs	r3, #0
}
  40112a:	4618      	mov	r0, r3
  40112c:	3708      	adds	r7, #8
  40112e:	46bd      	mov	sp, r7
  401130:	bd80      	pop	{r7, pc}
  401132:	bf00      	nop
  401134:	00401f2d 	.word	0x00401f2d
  401138:	00402049 	.word	0x00402049

0040113c <osc_get_rate>:
{
  40113c:	b480      	push	{r7}
  40113e:	b083      	sub	sp, #12
  401140:	af00      	add	r7, sp, #0
  401142:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401144:	687b      	ldr	r3, [r7, #4]
  401146:	2b07      	cmp	r3, #7
  401148:	d825      	bhi.n	401196 <osc_get_rate+0x5a>
  40114a:	a201      	add	r2, pc, #4	; (adr r2, 401150 <osc_get_rate+0x14>)
  40114c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401150:	00401171 	.word	0x00401171
  401154:	00401177 	.word	0x00401177
  401158:	0040117d 	.word	0x0040117d
  40115c:	00401183 	.word	0x00401183
  401160:	00401187 	.word	0x00401187
  401164:	0040118b 	.word	0x0040118b
  401168:	0040118f 	.word	0x0040118f
  40116c:	00401193 	.word	0x00401193
		return OSC_SLCK_32K_RC_HZ;
  401170:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401174:	e010      	b.n	401198 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40117a:	e00d      	b.n	401198 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40117c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401180:	e00a      	b.n	401198 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <osc_get_rate+0x68>)
  401184:	e008      	b.n	401198 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401186:	4b08      	ldr	r3, [pc, #32]	; (4011a8 <osc_get_rate+0x6c>)
  401188:	e006      	b.n	401198 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40118a:	4b08      	ldr	r3, [pc, #32]	; (4011ac <osc_get_rate+0x70>)
  40118c:	e004      	b.n	401198 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40118e:	4b07      	ldr	r3, [pc, #28]	; (4011ac <osc_get_rate+0x70>)
  401190:	e002      	b.n	401198 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401192:	4b06      	ldr	r3, [pc, #24]	; (4011ac <osc_get_rate+0x70>)
  401194:	e000      	b.n	401198 <osc_get_rate+0x5c>
	return 0;
  401196:	2300      	movs	r3, #0
}
  401198:	4618      	mov	r0, r3
  40119a:	370c      	adds	r7, #12
  40119c:	46bd      	mov	sp, r7
  40119e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a2:	4770      	bx	lr
  4011a4:	003d0900 	.word	0x003d0900
  4011a8:	007a1200 	.word	0x007a1200
  4011ac:	00b71b00 	.word	0x00b71b00

004011b0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4011b0:	b580      	push	{r7, lr}
  4011b2:	b082      	sub	sp, #8
  4011b4:	af00      	add	r7, sp, #0
  4011b6:	4603      	mov	r3, r0
  4011b8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4011ba:	bf00      	nop
  4011bc:	79fb      	ldrb	r3, [r7, #7]
  4011be:	4618      	mov	r0, r3
  4011c0:	4b05      	ldr	r3, [pc, #20]	; (4011d8 <osc_wait_ready+0x28>)
  4011c2:	4798      	blx	r3
  4011c4:	4603      	mov	r3, r0
  4011c6:	f083 0301 	eor.w	r3, r3, #1
  4011ca:	b2db      	uxtb	r3, r3
  4011cc:	2b00      	cmp	r3, #0
  4011ce:	d1f5      	bne.n	4011bc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4011d0:	bf00      	nop
  4011d2:	3708      	adds	r7, #8
  4011d4:	46bd      	mov	sp, r7
  4011d6:	bd80      	pop	{r7, pc}
  4011d8:	004010cd 	.word	0x004010cd

004011dc <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4011dc:	b580      	push	{r7, lr}
  4011de:	b086      	sub	sp, #24
  4011e0:	af00      	add	r7, sp, #0
  4011e2:	60f8      	str	r0, [r7, #12]
  4011e4:	607a      	str	r2, [r7, #4]
  4011e6:	603b      	str	r3, [r7, #0]
  4011e8:	460b      	mov	r3, r1
  4011ea:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4011ec:	687b      	ldr	r3, [r7, #4]
  4011ee:	2b00      	cmp	r3, #0
  4011f0:	d107      	bne.n	401202 <pll_config_init+0x26>
  4011f2:	683b      	ldr	r3, [r7, #0]
  4011f4:	2b00      	cmp	r3, #0
  4011f6:	d104      	bne.n	401202 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4011f8:	68fb      	ldr	r3, [r7, #12]
  4011fa:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4011fe:	601a      	str	r2, [r3, #0]
  401200:	e019      	b.n	401236 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401202:	7afb      	ldrb	r3, [r7, #11]
  401204:	4618      	mov	r0, r3
  401206:	4b0e      	ldr	r3, [pc, #56]	; (401240 <pll_config_init+0x64>)
  401208:	4798      	blx	r3
  40120a:	4602      	mov	r2, r0
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	fbb2 f3f3 	udiv	r3, r2, r3
  401212:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401214:	697b      	ldr	r3, [r7, #20]
  401216:	683a      	ldr	r2, [r7, #0]
  401218:	fb02 f303 	mul.w	r3, r2, r3
  40121c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	3b01      	subs	r3, #1
  401222:	041a      	lsls	r2, r3, #16
  401224:	4b07      	ldr	r3, [pc, #28]	; (401244 <pll_config_init+0x68>)
  401226:	4013      	ands	r3, r2
  401228:	687a      	ldr	r2, [r7, #4]
  40122a:	b2d2      	uxtb	r2, r2
  40122c:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40122e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401232:	68fb      	ldr	r3, [r7, #12]
  401234:	601a      	str	r2, [r3, #0]
	}
}
  401236:	bf00      	nop
  401238:	3718      	adds	r7, #24
  40123a:	46bd      	mov	sp, r7
  40123c:	bd80      	pop	{r7, pc}
  40123e:	bf00      	nop
  401240:	0040113d 	.word	0x0040113d
  401244:	07ff0000 	.word	0x07ff0000

00401248 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401248:	b580      	push	{r7, lr}
  40124a:	b082      	sub	sp, #8
  40124c:	af00      	add	r7, sp, #0
  40124e:	6078      	str	r0, [r7, #4]
  401250:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401252:	683b      	ldr	r3, [r7, #0]
  401254:	2b00      	cmp	r3, #0
  401256:	d108      	bne.n	40126a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401258:	4b09      	ldr	r3, [pc, #36]	; (401280 <pll_enable+0x38>)
  40125a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40125c:	4a09      	ldr	r2, [pc, #36]	; (401284 <pll_enable+0x3c>)
  40125e:	687b      	ldr	r3, [r7, #4]
  401260:	681b      	ldr	r3, [r3, #0]
  401262:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401266:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401268:	e005      	b.n	401276 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40126a:	4a06      	ldr	r2, [pc, #24]	; (401284 <pll_enable+0x3c>)
  40126c:	687b      	ldr	r3, [r7, #4]
  40126e:	681b      	ldr	r3, [r3, #0]
  401270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401274:	61d3      	str	r3, [r2, #28]
}
  401276:	bf00      	nop
  401278:	3708      	adds	r7, #8
  40127a:	46bd      	mov	sp, r7
  40127c:	bd80      	pop	{r7, pc}
  40127e:	bf00      	nop
  401280:	00402065 	.word	0x00402065
  401284:	400e0600 	.word	0x400e0600

00401288 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401288:	b580      	push	{r7, lr}
  40128a:	b082      	sub	sp, #8
  40128c:	af00      	add	r7, sp, #0
  40128e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401290:	687b      	ldr	r3, [r7, #4]
  401292:	2b00      	cmp	r3, #0
  401294:	d103      	bne.n	40129e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401296:	4b05      	ldr	r3, [pc, #20]	; (4012ac <pll_is_locked+0x24>)
  401298:	4798      	blx	r3
  40129a:	4603      	mov	r3, r0
  40129c:	e002      	b.n	4012a4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40129e:	4b04      	ldr	r3, [pc, #16]	; (4012b0 <pll_is_locked+0x28>)
  4012a0:	4798      	blx	r3
  4012a2:	4603      	mov	r3, r0
	}
}
  4012a4:	4618      	mov	r0, r3
  4012a6:	3708      	adds	r7, #8
  4012a8:	46bd      	mov	sp, r7
  4012aa:	bd80      	pop	{r7, pc}
  4012ac:	00402081 	.word	0x00402081
  4012b0:	0040209d 	.word	0x0040209d

004012b4 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4012b4:	b580      	push	{r7, lr}
  4012b6:	b082      	sub	sp, #8
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	4603      	mov	r3, r0
  4012bc:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4012be:	79fb      	ldrb	r3, [r7, #7]
  4012c0:	3b03      	subs	r3, #3
  4012c2:	2b04      	cmp	r3, #4
  4012c4:	d808      	bhi.n	4012d8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4012c6:	79fb      	ldrb	r3, [r7, #7]
  4012c8:	4618      	mov	r0, r3
  4012ca:	4b06      	ldr	r3, [pc, #24]	; (4012e4 <pll_enable_source+0x30>)
  4012cc:	4798      	blx	r3
		osc_wait_ready(e_src);
  4012ce:	79fb      	ldrb	r3, [r7, #7]
  4012d0:	4618      	mov	r0, r3
  4012d2:	4b05      	ldr	r3, [pc, #20]	; (4012e8 <pll_enable_source+0x34>)
  4012d4:	4798      	blx	r3
		break;
  4012d6:	e000      	b.n	4012da <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4012d8:	bf00      	nop
	}
}
  4012da:	bf00      	nop
  4012dc:	3708      	adds	r7, #8
  4012de:	46bd      	mov	sp, r7
  4012e0:	bd80      	pop	{r7, pc}
  4012e2:	bf00      	nop
  4012e4:	00401045 	.word	0x00401045
  4012e8:	004011b1 	.word	0x004011b1

004012ec <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4012ec:	b580      	push	{r7, lr}
  4012ee:	b082      	sub	sp, #8
  4012f0:	af00      	add	r7, sp, #0
  4012f2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4012f4:	bf00      	nop
  4012f6:	6878      	ldr	r0, [r7, #4]
  4012f8:	4b04      	ldr	r3, [pc, #16]	; (40130c <pll_wait_for_lock+0x20>)
  4012fa:	4798      	blx	r3
  4012fc:	4603      	mov	r3, r0
  4012fe:	2b00      	cmp	r3, #0
  401300:	d0f9      	beq.n	4012f6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401302:	2300      	movs	r3, #0
}
  401304:	4618      	mov	r0, r3
  401306:	3708      	adds	r7, #8
  401308:	46bd      	mov	sp, r7
  40130a:	bd80      	pop	{r7, pc}
  40130c:	00401289 	.word	0x00401289

00401310 <sysclk_get_main_hz>:
{
  401310:	b580      	push	{r7, lr}
  401312:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401314:	2006      	movs	r0, #6
  401316:	4b05      	ldr	r3, [pc, #20]	; (40132c <sysclk_get_main_hz+0x1c>)
  401318:	4798      	blx	r3
  40131a:	4602      	mov	r2, r0
  40131c:	4613      	mov	r3, r2
  40131e:	009b      	lsls	r3, r3, #2
  401320:	4413      	add	r3, r2
  401322:	009a      	lsls	r2, r3, #2
  401324:	4413      	add	r3, r2
}
  401326:	4618      	mov	r0, r3
  401328:	bd80      	pop	{r7, pc}
  40132a:	bf00      	nop
  40132c:	0040113d 	.word	0x0040113d

00401330 <sysclk_get_cpu_hz>:
{
  401330:	b580      	push	{r7, lr}
  401332:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401334:	4b02      	ldr	r3, [pc, #8]	; (401340 <sysclk_get_cpu_hz+0x10>)
  401336:	4798      	blx	r3
  401338:	4603      	mov	r3, r0
}
  40133a:	4618      	mov	r0, r3
  40133c:	bd80      	pop	{r7, pc}
  40133e:	bf00      	nop
  401340:	00401311 	.word	0x00401311

00401344 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401344:	b590      	push	{r4, r7, lr}
  401346:	b083      	sub	sp, #12
  401348:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40134a:	4813      	ldr	r0, [pc, #76]	; (401398 <sysclk_init+0x54>)
  40134c:	4b13      	ldr	r3, [pc, #76]	; (40139c <sysclk_init+0x58>)
  40134e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401350:	2006      	movs	r0, #6
  401352:	4b13      	ldr	r3, [pc, #76]	; (4013a0 <sysclk_init+0x5c>)
  401354:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401356:	1d38      	adds	r0, r7, #4
  401358:	2319      	movs	r3, #25
  40135a:	2201      	movs	r2, #1
  40135c:	2106      	movs	r1, #6
  40135e:	4c11      	ldr	r4, [pc, #68]	; (4013a4 <sysclk_init+0x60>)
  401360:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401362:	1d3b      	adds	r3, r7, #4
  401364:	2100      	movs	r1, #0
  401366:	4618      	mov	r0, r3
  401368:	4b0f      	ldr	r3, [pc, #60]	; (4013a8 <sysclk_init+0x64>)
  40136a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40136c:	2000      	movs	r0, #0
  40136e:	4b0f      	ldr	r3, [pc, #60]	; (4013ac <sysclk_init+0x68>)
  401370:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401372:	2002      	movs	r0, #2
  401374:	4b0e      	ldr	r3, [pc, #56]	; (4013b0 <sysclk_init+0x6c>)
  401376:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401378:	2000      	movs	r0, #0
  40137a:	4b0e      	ldr	r3, [pc, #56]	; (4013b4 <sysclk_init+0x70>)
  40137c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40137e:	4b0e      	ldr	r3, [pc, #56]	; (4013b8 <sysclk_init+0x74>)
  401380:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401382:	4b0e      	ldr	r3, [pc, #56]	; (4013bc <sysclk_init+0x78>)
  401384:	4798      	blx	r3
  401386:	4603      	mov	r3, r0
  401388:	4618      	mov	r0, r3
  40138a:	4b04      	ldr	r3, [pc, #16]	; (40139c <sysclk_init+0x58>)
  40138c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40138e:	bf00      	nop
  401390:	370c      	adds	r7, #12
  401392:	46bd      	mov	sp, r7
  401394:	bd90      	pop	{r4, r7, pc}
  401396:	bf00      	nop
  401398:	11e1a300 	.word	0x11e1a300
  40139c:	004023e5 	.word	0x004023e5
  4013a0:	004012b5 	.word	0x004012b5
  4013a4:	004011dd 	.word	0x004011dd
  4013a8:	00401249 	.word	0x00401249
  4013ac:	004012ed 	.word	0x004012ed
  4013b0:	00401df5 	.word	0x00401df5
  4013b4:	00401e71 	.word	0x00401e71
  4013b8:	0040227d 	.word	0x0040227d
  4013bc:	00401331 	.word	0x00401331

004013c0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4013c0:	b580      	push	{r7, lr}
  4013c2:	b082      	sub	sp, #8
  4013c4:	af00      	add	r7, sp, #0
  4013c6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4013c8:	6878      	ldr	r0, [r7, #4]
  4013ca:	4b03      	ldr	r3, [pc, #12]	; (4013d8 <sysclk_enable_peripheral_clock+0x18>)
  4013cc:	4798      	blx	r3
}
  4013ce:	bf00      	nop
  4013d0:	3708      	adds	r7, #8
  4013d2:	46bd      	mov	sp, r7
  4013d4:	bd80      	pop	{r7, pc}
  4013d6:	bf00      	nop
  4013d8:	004020b9 	.word	0x004020b9

004013dc <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4013dc:	b580      	push	{r7, lr}
  4013de:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4013e0:	200a      	movs	r0, #10
  4013e2:	4b08      	ldr	r3, [pc, #32]	; (401404 <ioport_init+0x28>)
  4013e4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4013e6:	200b      	movs	r0, #11
  4013e8:	4b06      	ldr	r3, [pc, #24]	; (401404 <ioport_init+0x28>)
  4013ea:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4013ec:	200c      	movs	r0, #12
  4013ee:	4b05      	ldr	r3, [pc, #20]	; (401404 <ioport_init+0x28>)
  4013f0:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4013f2:	2010      	movs	r0, #16
  4013f4:	4b03      	ldr	r3, [pc, #12]	; (401404 <ioport_init+0x28>)
  4013f6:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4013f8:	2011      	movs	r0, #17
  4013fa:	4b02      	ldr	r3, [pc, #8]	; (401404 <ioport_init+0x28>)
  4013fc:	4798      	blx	r3
	arch_ioport_init();
}
  4013fe:	bf00      	nop
  401400:	bd80      	pop	{r7, pc}
  401402:	bf00      	nop
  401404:	004013c1 	.word	0x004013c1

00401408 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  401408:	b480      	push	{r7}
  40140a:	b089      	sub	sp, #36	; 0x24
  40140c:	af00      	add	r7, sp, #0
  40140e:	6078      	str	r0, [r7, #4]
  401410:	687b      	ldr	r3, [r7, #4]
  401412:	61fb      	str	r3, [r7, #28]
  401414:	69fb      	ldr	r3, [r7, #28]
  401416:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401418:	69bb      	ldr	r3, [r7, #24]
  40141a:	095a      	lsrs	r2, r3, #5
  40141c:	69fb      	ldr	r3, [r7, #28]
  40141e:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401420:	697b      	ldr	r3, [r7, #20]
  401422:	f003 031f 	and.w	r3, r3, #31
  401426:	2101      	movs	r1, #1
  401428:	fa01 f303 	lsl.w	r3, r1, r3
  40142c:	613a      	str	r2, [r7, #16]
  40142e:	60fb      	str	r3, [r7, #12]
  401430:	693b      	ldr	r3, [r7, #16]
  401432:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401434:	68ba      	ldr	r2, [r7, #8]
  401436:	4b06      	ldr	r3, [pc, #24]	; (401450 <ioport_disable_pin+0x48>)
  401438:	4413      	add	r3, r2
  40143a:	025b      	lsls	r3, r3, #9
  40143c:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  401442:	bf00      	nop
  401444:	3724      	adds	r7, #36	; 0x24
  401446:	46bd      	mov	sp, r7
  401448:	f85d 7b04 	ldr.w	r7, [sp], #4
  40144c:	4770      	bx	lr
  40144e:	bf00      	nop
  401450:	00200707 	.word	0x00200707

00401454 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401454:	b480      	push	{r7}
  401456:	b08d      	sub	sp, #52	; 0x34
  401458:	af00      	add	r7, sp, #0
  40145a:	6078      	str	r0, [r7, #4]
  40145c:	6039      	str	r1, [r7, #0]
  40145e:	687b      	ldr	r3, [r7, #4]
  401460:	62fb      	str	r3, [r7, #44]	; 0x2c
  401462:	683b      	ldr	r3, [r7, #0]
  401464:	62bb      	str	r3, [r7, #40]	; 0x28
  401466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401468:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40146a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40146c:	095a      	lsrs	r2, r3, #5
  40146e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401470:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401472:	6a3b      	ldr	r3, [r7, #32]
  401474:	f003 031f 	and.w	r3, r3, #31
  401478:	2101      	movs	r1, #1
  40147a:	fa01 f303 	lsl.w	r3, r1, r3
  40147e:	61fa      	str	r2, [r7, #28]
  401480:	61bb      	str	r3, [r7, #24]
  401482:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401484:	617b      	str	r3, [r7, #20]
  401486:	69fb      	ldr	r3, [r7, #28]
  401488:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40148a:	693a      	ldr	r2, [r7, #16]
  40148c:	4b37      	ldr	r3, [pc, #220]	; (40156c <ioport_set_pin_mode+0x118>)
  40148e:	4413      	add	r3, r2
  401490:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  401492:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	f003 0308 	and.w	r3, r3, #8
  40149a:	2b00      	cmp	r3, #0
  40149c:	d003      	beq.n	4014a6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40149e:	68fb      	ldr	r3, [r7, #12]
  4014a0:	69ba      	ldr	r2, [r7, #24]
  4014a2:	665a      	str	r2, [r3, #100]	; 0x64
  4014a4:	e002      	b.n	4014ac <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4014a6:	68fb      	ldr	r3, [r7, #12]
  4014a8:	69ba      	ldr	r2, [r7, #24]
  4014aa:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4014ac:	697b      	ldr	r3, [r7, #20]
  4014ae:	f003 0310 	and.w	r3, r3, #16
  4014b2:	2b00      	cmp	r3, #0
  4014b4:	d004      	beq.n	4014c0 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	69ba      	ldr	r2, [r7, #24]
  4014ba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4014be:	e003      	b.n	4014c8 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4014c0:	68fb      	ldr	r3, [r7, #12]
  4014c2:	69ba      	ldr	r2, [r7, #24]
  4014c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4014c8:	697b      	ldr	r3, [r7, #20]
  4014ca:	f003 0320 	and.w	r3, r3, #32
  4014ce:	2b00      	cmp	r3, #0
  4014d0:	d003      	beq.n	4014da <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4014d2:	68fb      	ldr	r3, [r7, #12]
  4014d4:	69ba      	ldr	r2, [r7, #24]
  4014d6:	651a      	str	r2, [r3, #80]	; 0x50
  4014d8:	e002      	b.n	4014e0 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4014da:	68fb      	ldr	r3, [r7, #12]
  4014dc:	69ba      	ldr	r2, [r7, #24]
  4014de:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4014e0:	697b      	ldr	r3, [r7, #20]
  4014e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4014e6:	2b00      	cmp	r3, #0
  4014e8:	d003      	beq.n	4014f2 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	69ba      	ldr	r2, [r7, #24]
  4014ee:	621a      	str	r2, [r3, #32]
  4014f0:	e002      	b.n	4014f8 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	69ba      	ldr	r2, [r7, #24]
  4014f6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4014f8:	697b      	ldr	r3, [r7, #20]
  4014fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014fe:	2b00      	cmp	r3, #0
  401500:	d004      	beq.n	40150c <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  401502:	68fb      	ldr	r3, [r7, #12]
  401504:	69ba      	ldr	r2, [r7, #24]
  401506:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40150a:	e003      	b.n	401514 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40150c:	68fb      	ldr	r3, [r7, #12]
  40150e:	69ba      	ldr	r2, [r7, #24]
  401510:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401514:	697b      	ldr	r3, [r7, #20]
  401516:	f003 0301 	and.w	r3, r3, #1
  40151a:	2b00      	cmp	r3, #0
  40151c:	d006      	beq.n	40152c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40151e:	68fb      	ldr	r3, [r7, #12]
  401520:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401522:	69bb      	ldr	r3, [r7, #24]
  401524:	431a      	orrs	r2, r3
  401526:	68fb      	ldr	r3, [r7, #12]
  401528:	671a      	str	r2, [r3, #112]	; 0x70
  40152a:	e006      	b.n	40153a <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40152c:	68fb      	ldr	r3, [r7, #12]
  40152e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401530:	69bb      	ldr	r3, [r7, #24]
  401532:	43db      	mvns	r3, r3
  401534:	401a      	ands	r2, r3
  401536:	68fb      	ldr	r3, [r7, #12]
  401538:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40153a:	697b      	ldr	r3, [r7, #20]
  40153c:	f003 0302 	and.w	r3, r3, #2
  401540:	2b00      	cmp	r3, #0
  401542:	d006      	beq.n	401552 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401544:	68fb      	ldr	r3, [r7, #12]
  401546:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401548:	69bb      	ldr	r3, [r7, #24]
  40154a:	431a      	orrs	r2, r3
  40154c:	68fb      	ldr	r3, [r7, #12]
  40154e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401550:	e006      	b.n	401560 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401552:	68fb      	ldr	r3, [r7, #12]
  401554:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401556:	69bb      	ldr	r3, [r7, #24]
  401558:	43db      	mvns	r3, r3
  40155a:	401a      	ands	r2, r3
  40155c:	68fb      	ldr	r3, [r7, #12]
  40155e:	675a      	str	r2, [r3, #116]	; 0x74
  401560:	bf00      	nop
  401562:	3734      	adds	r7, #52	; 0x34
  401564:	46bd      	mov	sp, r7
  401566:	f85d 7b04 	ldr.w	r7, [sp], #4
  40156a:	4770      	bx	lr
  40156c:	00200707 	.word	0x00200707

00401570 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401570:	b480      	push	{r7}
  401572:	b08d      	sub	sp, #52	; 0x34
  401574:	af00      	add	r7, sp, #0
  401576:	6078      	str	r0, [r7, #4]
  401578:	460b      	mov	r3, r1
  40157a:	70fb      	strb	r3, [r7, #3]
  40157c:	687b      	ldr	r3, [r7, #4]
  40157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401580:	78fb      	ldrb	r3, [r7, #3]
  401582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401588:	627b      	str	r3, [r7, #36]	; 0x24
  40158a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40158c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40158e:	6a3b      	ldr	r3, [r7, #32]
  401590:	095b      	lsrs	r3, r3, #5
  401592:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401594:	69fa      	ldr	r2, [r7, #28]
  401596:	4b17      	ldr	r3, [pc, #92]	; (4015f4 <ioport_set_pin_dir+0x84>)
  401598:	4413      	add	r3, r2
  40159a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40159c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40159e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4015a2:	2b01      	cmp	r3, #1
  4015a4:	d109      	bne.n	4015ba <ioport_set_pin_dir+0x4a>
  4015a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015a8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4015aa:	697b      	ldr	r3, [r7, #20]
  4015ac:	f003 031f 	and.w	r3, r3, #31
  4015b0:	2201      	movs	r2, #1
  4015b2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4015b4:	69bb      	ldr	r3, [r7, #24]
  4015b6:	611a      	str	r2, [r3, #16]
  4015b8:	e00c      	b.n	4015d4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4015ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4015be:	2b00      	cmp	r3, #0
  4015c0:	d108      	bne.n	4015d4 <ioport_set_pin_dir+0x64>
  4015c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015c4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4015c6:	693b      	ldr	r3, [r7, #16]
  4015c8:	f003 031f 	and.w	r3, r3, #31
  4015cc:	2201      	movs	r2, #1
  4015ce:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4015d0:	69bb      	ldr	r3, [r7, #24]
  4015d2:	615a      	str	r2, [r3, #20]
  4015d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015d6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4015d8:	68fb      	ldr	r3, [r7, #12]
  4015da:	f003 031f 	and.w	r3, r3, #31
  4015de:	2201      	movs	r2, #1
  4015e0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015e2:	69bb      	ldr	r3, [r7, #24]
  4015e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4015e8:	bf00      	nop
  4015ea:	3734      	adds	r7, #52	; 0x34
  4015ec:	46bd      	mov	sp, r7
  4015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f2:	4770      	bx	lr
  4015f4:	00200707 	.word	0x00200707

004015f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4015f8:	b480      	push	{r7}
  4015fa:	b08b      	sub	sp, #44	; 0x2c
  4015fc:	af00      	add	r7, sp, #0
  4015fe:	6078      	str	r0, [r7, #4]
  401600:	460b      	mov	r3, r1
  401602:	70fb      	strb	r3, [r7, #3]
  401604:	687b      	ldr	r3, [r7, #4]
  401606:	627b      	str	r3, [r7, #36]	; 0x24
  401608:	78fb      	ldrb	r3, [r7, #3]
  40160a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40160e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401610:	61fb      	str	r3, [r7, #28]
  401612:	69fb      	ldr	r3, [r7, #28]
  401614:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401616:	69bb      	ldr	r3, [r7, #24]
  401618:	095b      	lsrs	r3, r3, #5
  40161a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40161c:	697a      	ldr	r2, [r7, #20]
  40161e:	4b10      	ldr	r3, [pc, #64]	; (401660 <ioport_set_pin_level+0x68>)
  401620:	4413      	add	r3, r2
  401622:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401624:	613b      	str	r3, [r7, #16]

	if (level) {
  401626:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40162a:	2b00      	cmp	r3, #0
  40162c:	d009      	beq.n	401642 <ioport_set_pin_level+0x4a>
  40162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401630:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401632:	68fb      	ldr	r3, [r7, #12]
  401634:	f003 031f 	and.w	r3, r3, #31
  401638:	2201      	movs	r2, #1
  40163a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40163c:	693b      	ldr	r3, [r7, #16]
  40163e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401640:	e008      	b.n	401654 <ioport_set_pin_level+0x5c>
  401642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401644:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401646:	68bb      	ldr	r3, [r7, #8]
  401648:	f003 031f 	and.w	r3, r3, #31
  40164c:	2201      	movs	r2, #1
  40164e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401650:	693b      	ldr	r3, [r7, #16]
  401652:	635a      	str	r2, [r3, #52]	; 0x34
  401654:	bf00      	nop
  401656:	372c      	adds	r7, #44	; 0x2c
  401658:	46bd      	mov	sp, r7
  40165a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165e:	4770      	bx	lr
  401660:	00200707 	.word	0x00200707

00401664 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401664:	b480      	push	{r7}
  401666:	b08d      	sub	sp, #52	; 0x34
  401668:	af00      	add	r7, sp, #0
  40166a:	6078      	str	r0, [r7, #4]
  40166c:	460b      	mov	r3, r1
  40166e:	70fb      	strb	r3, [r7, #3]
  401670:	687b      	ldr	r3, [r7, #4]
  401672:	62fb      	str	r3, [r7, #44]	; 0x2c
  401674:	78fb      	ldrb	r3, [r7, #3]
  401676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40167a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40167c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40167e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401680:	095a      	lsrs	r2, r3, #5
  401682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401684:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401686:	6a3b      	ldr	r3, [r7, #32]
  401688:	f003 031f 	and.w	r3, r3, #31
  40168c:	2101      	movs	r1, #1
  40168e:	fa01 f303 	lsl.w	r3, r1, r3
  401692:	61fa      	str	r2, [r7, #28]
  401694:	61bb      	str	r3, [r7, #24]
  401696:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40169a:	75fb      	strb	r3, [r7, #23]
  40169c:	69fb      	ldr	r3, [r7, #28]
  40169e:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4016a0:	693a      	ldr	r2, [r7, #16]
  4016a2:	4b23      	ldr	r3, [pc, #140]	; (401730 <ioport_set_pin_sense_mode+0xcc>)
  4016a4:	4413      	add	r3, r2
  4016a6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4016a8:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4016aa:	7dfb      	ldrb	r3, [r7, #23]
  4016ac:	3b01      	subs	r3, #1
  4016ae:	2b03      	cmp	r3, #3
  4016b0:	d82e      	bhi.n	401710 <ioport_set_pin_sense_mode+0xac>
  4016b2:	a201      	add	r2, pc, #4	; (adr r2, 4016b8 <ioport_set_pin_sense_mode+0x54>)
  4016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016b8:	004016ed 	.word	0x004016ed
  4016bc:	004016ff 	.word	0x004016ff
  4016c0:	004016c9 	.word	0x004016c9
  4016c4:	004016db 	.word	0x004016db
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4016c8:	68fb      	ldr	r3, [r7, #12]
  4016ca:	69ba      	ldr	r2, [r7, #24]
  4016cc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4016d0:	68fb      	ldr	r3, [r7, #12]
  4016d2:	69ba      	ldr	r2, [r7, #24]
  4016d4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016d8:	e01f      	b.n	40171a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4016da:	68fb      	ldr	r3, [r7, #12]
  4016dc:	69ba      	ldr	r2, [r7, #24]
  4016de:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4016e2:	68fb      	ldr	r3, [r7, #12]
  4016e4:	69ba      	ldr	r2, [r7, #24]
  4016e6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4016ea:	e016      	b.n	40171a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4016ec:	68fb      	ldr	r3, [r7, #12]
  4016ee:	69ba      	ldr	r2, [r7, #24]
  4016f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4016f4:	68fb      	ldr	r3, [r7, #12]
  4016f6:	69ba      	ldr	r2, [r7, #24]
  4016f8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016fc:	e00d      	b.n	40171a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4016fe:	68fb      	ldr	r3, [r7, #12]
  401700:	69ba      	ldr	r2, [r7, #24]
  401702:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401706:	68fb      	ldr	r3, [r7, #12]
  401708:	69ba      	ldr	r2, [r7, #24]
  40170a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40170e:	e004      	b.n	40171a <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401710:	68fb      	ldr	r3, [r7, #12]
  401712:	69ba      	ldr	r2, [r7, #24]
  401714:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401718:	e003      	b.n	401722 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	69ba      	ldr	r2, [r7, #24]
  40171e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401722:	bf00      	nop
  401724:	3734      	adds	r7, #52	; 0x34
  401726:	46bd      	mov	sp, r7
  401728:	f85d 7b04 	ldr.w	r7, [sp], #4
  40172c:	4770      	bx	lr
  40172e:	bf00      	nop
  401730:	00200707 	.word	0x00200707

00401734 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401734:	b480      	push	{r7}
  401736:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401738:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40173c:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401740:	4a0c      	ldr	r2, [pc, #48]	; (401774 <tcm_disable+0x40>)
  401742:	4b0c      	ldr	r3, [pc, #48]	; (401774 <tcm_disable+0x40>)
  401744:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401748:	f023 0301 	bic.w	r3, r3, #1
  40174c:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401750:	4a08      	ldr	r2, [pc, #32]	; (401774 <tcm_disable+0x40>)
  401752:	4b08      	ldr	r3, [pc, #32]	; (401774 <tcm_disable+0x40>)
  401754:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401758:	f023 0301 	bic.w	r3, r3, #1
  40175c:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401760:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401764:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401768:	bf00      	nop
  40176a:	46bd      	mov	sp, r7
  40176c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401770:	4770      	bx	lr
  401772:	bf00      	nop
  401774:	e000ed00 	.word	0xe000ed00

00401778 <board_init>:
#endif

void board_init(void)
{
  401778:	b580      	push	{r7, lr}
  40177a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40177c:	4b1c      	ldr	r3, [pc, #112]	; (4017f0 <board_init+0x78>)
  40177e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401782:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401784:	4b1b      	ldr	r3, [pc, #108]	; (4017f4 <board_init+0x7c>)
  401786:	4a1c      	ldr	r2, [pc, #112]	; (4017f8 <board_init+0x80>)
  401788:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40178a:	4b1a      	ldr	r3, [pc, #104]	; (4017f4 <board_init+0x7c>)
  40178c:	4a1b      	ldr	r2, [pc, #108]	; (4017fc <board_init+0x84>)
  40178e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401790:	4b1b      	ldr	r3, [pc, #108]	; (401800 <board_init+0x88>)
  401792:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401794:	4b1b      	ldr	r3, [pc, #108]	; (401804 <board_init+0x8c>)
  401796:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401798:	2101      	movs	r1, #1
  40179a:	2048      	movs	r0, #72	; 0x48
  40179c:	4b1a      	ldr	r3, [pc, #104]	; (401808 <board_init+0x90>)
  40179e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4017a0:	2101      	movs	r1, #1
  4017a2:	2048      	movs	r0, #72	; 0x48
  4017a4:	4b19      	ldr	r3, [pc, #100]	; (40180c <board_init+0x94>)
  4017a6:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4017a8:	2100      	movs	r1, #0
  4017aa:	200b      	movs	r0, #11
  4017ac:	4b16      	ldr	r3, [pc, #88]	; (401808 <board_init+0x90>)
  4017ae:	4798      	blx	r3
  4017b0:	2188      	movs	r1, #136	; 0x88
  4017b2:	200b      	movs	r0, #11
  4017b4:	4b16      	ldr	r3, [pc, #88]	; (401810 <board_init+0x98>)
  4017b6:	4798      	blx	r3
  4017b8:	2102      	movs	r1, #2
  4017ba:	200b      	movs	r0, #11
  4017bc:	4b15      	ldr	r3, [pc, #84]	; (401814 <board_init+0x9c>)
  4017be:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4017c0:	2100      	movs	r1, #0
  4017c2:	2015      	movs	r0, #21
  4017c4:	4b12      	ldr	r3, [pc, #72]	; (401810 <board_init+0x98>)
  4017c6:	4798      	blx	r3
  4017c8:	2015      	movs	r0, #21
  4017ca:	4b13      	ldr	r3, [pc, #76]	; (401818 <board_init+0xa0>)
  4017cc:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4017ce:	4a13      	ldr	r2, [pc, #76]	; (40181c <board_init+0xa4>)
  4017d0:	4b12      	ldr	r3, [pc, #72]	; (40181c <board_init+0xa4>)
  4017d2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4017d6:	f043 0310 	orr.w	r3, r3, #16
  4017da:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4017de:	2103      	movs	r1, #3
  4017e0:	2024      	movs	r0, #36	; 0x24
  4017e2:	4b0b      	ldr	r3, [pc, #44]	; (401810 <board_init+0x98>)
  4017e4:	4798      	blx	r3
  4017e6:	2024      	movs	r0, #36	; 0x24
  4017e8:	4b0b      	ldr	r3, [pc, #44]	; (401818 <board_init+0xa0>)
  4017ea:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4017ec:	bf00      	nop
  4017ee:	bd80      	pop	{r7, pc}
  4017f0:	400e1850 	.word	0x400e1850
  4017f4:	400e0c00 	.word	0x400e0c00
  4017f8:	5a00080c 	.word	0x5a00080c
  4017fc:	5a00070c 	.word	0x5a00070c
  401800:	00401735 	.word	0x00401735
  401804:	004013dd 	.word	0x004013dd
  401808:	00401571 	.word	0x00401571
  40180c:	004015f9 	.word	0x004015f9
  401810:	00401455 	.word	0x00401455
  401814:	00401665 	.word	0x00401665
  401818:	00401409 	.word	0x00401409
  40181c:	40088000 	.word	0x40088000

00401820 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401820:	b480      	push	{r7}
  401822:	b085      	sub	sp, #20
  401824:	af00      	add	r7, sp, #0
  401826:	60f8      	str	r0, [r7, #12]
  401828:	60b9      	str	r1, [r7, #8]
  40182a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40182c:	687b      	ldr	r3, [r7, #4]
  40182e:	2b00      	cmp	r3, #0
  401830:	d003      	beq.n	40183a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401832:	68fb      	ldr	r3, [r7, #12]
  401834:	68ba      	ldr	r2, [r7, #8]
  401836:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401838:	e002      	b.n	401840 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	68ba      	ldr	r2, [r7, #8]
  40183e:	661a      	str	r2, [r3, #96]	; 0x60
}
  401840:	bf00      	nop
  401842:	3714      	adds	r7, #20
  401844:	46bd      	mov	sp, r7
  401846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40184a:	4770      	bx	lr

0040184c <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40184c:	b480      	push	{r7}
  40184e:	b087      	sub	sp, #28
  401850:	af00      	add	r7, sp, #0
  401852:	60f8      	str	r0, [r7, #12]
  401854:	60b9      	str	r1, [r7, #8]
  401856:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401858:	68bb      	ldr	r3, [r7, #8]
  40185a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40185e:	d003      	beq.n	401868 <pio_get+0x1c>
  401860:	68bb      	ldr	r3, [r7, #8]
  401862:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401866:	d103      	bne.n	401870 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401868:	68fb      	ldr	r3, [r7, #12]
  40186a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40186c:	617b      	str	r3, [r7, #20]
  40186e:	e002      	b.n	401876 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401870:	68fb      	ldr	r3, [r7, #12]
  401872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401874:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401876:	697a      	ldr	r2, [r7, #20]
  401878:	687b      	ldr	r3, [r7, #4]
  40187a:	4013      	ands	r3, r2
  40187c:	2b00      	cmp	r3, #0
  40187e:	d101      	bne.n	401884 <pio_get+0x38>
		return 0;
  401880:	2300      	movs	r3, #0
  401882:	e000      	b.n	401886 <pio_get+0x3a>
	} else {
		return 1;
  401884:	2301      	movs	r3, #1
	}
}
  401886:	4618      	mov	r0, r3
  401888:	371c      	adds	r7, #28
  40188a:	46bd      	mov	sp, r7
  40188c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401890:	4770      	bx	lr

00401892 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401892:	b480      	push	{r7}
  401894:	b087      	sub	sp, #28
  401896:	af00      	add	r7, sp, #0
  401898:	60f8      	str	r0, [r7, #12]
  40189a:	60b9      	str	r1, [r7, #8]
  40189c:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40189e:	68fb      	ldr	r3, [r7, #12]
  4018a0:	687a      	ldr	r2, [r7, #4]
  4018a2:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4018a4:	68bb      	ldr	r3, [r7, #8]
  4018a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4018aa:	d04a      	beq.n	401942 <pio_set_peripheral+0xb0>
  4018ac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4018b0:	d808      	bhi.n	4018c4 <pio_set_peripheral+0x32>
  4018b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4018b6:	d016      	beq.n	4018e6 <pio_set_peripheral+0x54>
  4018b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4018bc:	d02c      	beq.n	401918 <pio_set_peripheral+0x86>
  4018be:	2b00      	cmp	r3, #0
  4018c0:	d069      	beq.n	401996 <pio_set_peripheral+0x104>
  4018c2:	e064      	b.n	40198e <pio_set_peripheral+0xfc>
  4018c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4018c8:	d065      	beq.n	401996 <pio_set_peripheral+0x104>
  4018ca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4018ce:	d803      	bhi.n	4018d8 <pio_set_peripheral+0x46>
  4018d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018d4:	d04a      	beq.n	40196c <pio_set_peripheral+0xda>
  4018d6:	e05a      	b.n	40198e <pio_set_peripheral+0xfc>
  4018d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4018dc:	d05b      	beq.n	401996 <pio_set_peripheral+0x104>
  4018de:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4018e2:	d058      	beq.n	401996 <pio_set_peripheral+0x104>
  4018e4:	e053      	b.n	40198e <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018e6:	68fb      	ldr	r3, [r7, #12]
  4018e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018ec:	68fb      	ldr	r3, [r7, #12]
  4018ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018f0:	687b      	ldr	r3, [r7, #4]
  4018f2:	43d9      	mvns	r1, r3
  4018f4:	697b      	ldr	r3, [r7, #20]
  4018f6:	400b      	ands	r3, r1
  4018f8:	401a      	ands	r2, r3
  4018fa:	68fb      	ldr	r3, [r7, #12]
  4018fc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018fe:	68fb      	ldr	r3, [r7, #12]
  401900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401902:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401904:	68fb      	ldr	r3, [r7, #12]
  401906:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401908:	687b      	ldr	r3, [r7, #4]
  40190a:	43d9      	mvns	r1, r3
  40190c:	697b      	ldr	r3, [r7, #20]
  40190e:	400b      	ands	r3, r1
  401910:	401a      	ands	r2, r3
  401912:	68fb      	ldr	r3, [r7, #12]
  401914:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401916:	e03a      	b.n	40198e <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401918:	68fb      	ldr	r3, [r7, #12]
  40191a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40191c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40191e:	687a      	ldr	r2, [r7, #4]
  401920:	697b      	ldr	r3, [r7, #20]
  401922:	431a      	orrs	r2, r3
  401924:	68fb      	ldr	r3, [r7, #12]
  401926:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401928:	68fb      	ldr	r3, [r7, #12]
  40192a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40192c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40192e:	68fb      	ldr	r3, [r7, #12]
  401930:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401932:	687b      	ldr	r3, [r7, #4]
  401934:	43d9      	mvns	r1, r3
  401936:	697b      	ldr	r3, [r7, #20]
  401938:	400b      	ands	r3, r1
  40193a:	401a      	ands	r2, r3
  40193c:	68fb      	ldr	r3, [r7, #12]
  40193e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401940:	e025      	b.n	40198e <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401942:	68fb      	ldr	r3, [r7, #12]
  401944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401946:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401948:	68fb      	ldr	r3, [r7, #12]
  40194a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40194c:	687b      	ldr	r3, [r7, #4]
  40194e:	43d9      	mvns	r1, r3
  401950:	697b      	ldr	r3, [r7, #20]
  401952:	400b      	ands	r3, r1
  401954:	401a      	ands	r2, r3
  401956:	68fb      	ldr	r3, [r7, #12]
  401958:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40195a:	68fb      	ldr	r3, [r7, #12]
  40195c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40195e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401960:	687a      	ldr	r2, [r7, #4]
  401962:	697b      	ldr	r3, [r7, #20]
  401964:	431a      	orrs	r2, r3
  401966:	68fb      	ldr	r3, [r7, #12]
  401968:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40196a:	e010      	b.n	40198e <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40196c:	68fb      	ldr	r3, [r7, #12]
  40196e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401970:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401972:	687a      	ldr	r2, [r7, #4]
  401974:	697b      	ldr	r3, [r7, #20]
  401976:	431a      	orrs	r2, r3
  401978:	68fb      	ldr	r3, [r7, #12]
  40197a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40197c:	68fb      	ldr	r3, [r7, #12]
  40197e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401980:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401982:	687a      	ldr	r2, [r7, #4]
  401984:	697b      	ldr	r3, [r7, #20]
  401986:	431a      	orrs	r2, r3
  401988:	68fb      	ldr	r3, [r7, #12]
  40198a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40198c:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40198e:	68fb      	ldr	r3, [r7, #12]
  401990:	687a      	ldr	r2, [r7, #4]
  401992:	605a      	str	r2, [r3, #4]
  401994:	e000      	b.n	401998 <pio_set_peripheral+0x106>
		return;
  401996:	bf00      	nop
}
  401998:	371c      	adds	r7, #28
  40199a:	46bd      	mov	sp, r7
  40199c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a0:	4770      	bx	lr
	...

004019a4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4019a4:	b580      	push	{r7, lr}
  4019a6:	b084      	sub	sp, #16
  4019a8:	af00      	add	r7, sp, #0
  4019aa:	60f8      	str	r0, [r7, #12]
  4019ac:	60b9      	str	r1, [r7, #8]
  4019ae:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4019b0:	68b9      	ldr	r1, [r7, #8]
  4019b2:	68f8      	ldr	r0, [r7, #12]
  4019b4:	4b19      	ldr	r3, [pc, #100]	; (401a1c <pio_set_input+0x78>)
  4019b6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4019b8:	687b      	ldr	r3, [r7, #4]
  4019ba:	f003 0301 	and.w	r3, r3, #1
  4019be:	461a      	mov	r2, r3
  4019c0:	68b9      	ldr	r1, [r7, #8]
  4019c2:	68f8      	ldr	r0, [r7, #12]
  4019c4:	4b16      	ldr	r3, [pc, #88]	; (401a20 <pio_set_input+0x7c>)
  4019c6:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4019c8:	687b      	ldr	r3, [r7, #4]
  4019ca:	f003 030a 	and.w	r3, r3, #10
  4019ce:	2b00      	cmp	r3, #0
  4019d0:	d003      	beq.n	4019da <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4019d2:	68fb      	ldr	r3, [r7, #12]
  4019d4:	68ba      	ldr	r2, [r7, #8]
  4019d6:	621a      	str	r2, [r3, #32]
  4019d8:	e002      	b.n	4019e0 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4019da:	68fb      	ldr	r3, [r7, #12]
  4019dc:	68ba      	ldr	r2, [r7, #8]
  4019de:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4019e0:	687b      	ldr	r3, [r7, #4]
  4019e2:	f003 0302 	and.w	r3, r3, #2
  4019e6:	2b00      	cmp	r3, #0
  4019e8:	d004      	beq.n	4019f4 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4019ea:	68fb      	ldr	r3, [r7, #12]
  4019ec:	68ba      	ldr	r2, [r7, #8]
  4019ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4019f2:	e008      	b.n	401a06 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4019f4:	687b      	ldr	r3, [r7, #4]
  4019f6:	f003 0308 	and.w	r3, r3, #8
  4019fa:	2b00      	cmp	r3, #0
  4019fc:	d003      	beq.n	401a06 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4019fe:	68fb      	ldr	r3, [r7, #12]
  401a00:	68ba      	ldr	r2, [r7, #8]
  401a02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401a06:	68fb      	ldr	r3, [r7, #12]
  401a08:	68ba      	ldr	r2, [r7, #8]
  401a0a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401a0c:	68fb      	ldr	r3, [r7, #12]
  401a0e:	68ba      	ldr	r2, [r7, #8]
  401a10:	601a      	str	r2, [r3, #0]
}
  401a12:	bf00      	nop
  401a14:	3710      	adds	r7, #16
  401a16:	46bd      	mov	sp, r7
  401a18:	bd80      	pop	{r7, pc}
  401a1a:	bf00      	nop
  401a1c:	00401bdd 	.word	0x00401bdd
  401a20:	00401821 	.word	0x00401821

00401a24 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401a24:	b580      	push	{r7, lr}
  401a26:	b084      	sub	sp, #16
  401a28:	af00      	add	r7, sp, #0
  401a2a:	60f8      	str	r0, [r7, #12]
  401a2c:	60b9      	str	r1, [r7, #8]
  401a2e:	607a      	str	r2, [r7, #4]
  401a30:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401a32:	68b9      	ldr	r1, [r7, #8]
  401a34:	68f8      	ldr	r0, [r7, #12]
  401a36:	4b12      	ldr	r3, [pc, #72]	; (401a80 <pio_set_output+0x5c>)
  401a38:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401a3a:	69ba      	ldr	r2, [r7, #24]
  401a3c:	68b9      	ldr	r1, [r7, #8]
  401a3e:	68f8      	ldr	r0, [r7, #12]
  401a40:	4b10      	ldr	r3, [pc, #64]	; (401a84 <pio_set_output+0x60>)
  401a42:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401a44:	683b      	ldr	r3, [r7, #0]
  401a46:	2b00      	cmp	r3, #0
  401a48:	d003      	beq.n	401a52 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401a4a:	68fb      	ldr	r3, [r7, #12]
  401a4c:	68ba      	ldr	r2, [r7, #8]
  401a4e:	651a      	str	r2, [r3, #80]	; 0x50
  401a50:	e002      	b.n	401a58 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401a52:	68fb      	ldr	r3, [r7, #12]
  401a54:	68ba      	ldr	r2, [r7, #8]
  401a56:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401a58:	687b      	ldr	r3, [r7, #4]
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d003      	beq.n	401a66 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401a5e:	68fb      	ldr	r3, [r7, #12]
  401a60:	68ba      	ldr	r2, [r7, #8]
  401a62:	631a      	str	r2, [r3, #48]	; 0x30
  401a64:	e002      	b.n	401a6c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401a66:	68fb      	ldr	r3, [r7, #12]
  401a68:	68ba      	ldr	r2, [r7, #8]
  401a6a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401a6c:	68fb      	ldr	r3, [r7, #12]
  401a6e:	68ba      	ldr	r2, [r7, #8]
  401a70:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401a72:	68fb      	ldr	r3, [r7, #12]
  401a74:	68ba      	ldr	r2, [r7, #8]
  401a76:	601a      	str	r2, [r3, #0]
}
  401a78:	bf00      	nop
  401a7a:	3710      	adds	r7, #16
  401a7c:	46bd      	mov	sp, r7
  401a7e:	bd80      	pop	{r7, pc}
  401a80:	00401bdd 	.word	0x00401bdd
  401a84:	00401821 	.word	0x00401821

00401a88 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401a88:	b590      	push	{r4, r7, lr}
  401a8a:	b087      	sub	sp, #28
  401a8c:	af02      	add	r7, sp, #8
  401a8e:	60f8      	str	r0, [r7, #12]
  401a90:	60b9      	str	r1, [r7, #8]
  401a92:	607a      	str	r2, [r7, #4]
  401a94:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401a96:	68bb      	ldr	r3, [r7, #8]
  401a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a9c:	d016      	beq.n	401acc <pio_configure+0x44>
  401a9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401aa2:	d809      	bhi.n	401ab8 <pio_configure+0x30>
  401aa4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401aa8:	d010      	beq.n	401acc <pio_configure+0x44>
  401aaa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401aae:	d00d      	beq.n	401acc <pio_configure+0x44>
  401ab0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401ab4:	d00a      	beq.n	401acc <pio_configure+0x44>
  401ab6:	e03d      	b.n	401b34 <pio_configure+0xac>
  401ab8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401abc:	d01a      	beq.n	401af4 <pio_configure+0x6c>
  401abe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ac2:	d017      	beq.n	401af4 <pio_configure+0x6c>
  401ac4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401ac8:	d00e      	beq.n	401ae8 <pio_configure+0x60>
  401aca:	e033      	b.n	401b34 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401acc:	687a      	ldr	r2, [r7, #4]
  401ace:	68b9      	ldr	r1, [r7, #8]
  401ad0:	68f8      	ldr	r0, [r7, #12]
  401ad2:	4b1c      	ldr	r3, [pc, #112]	; (401b44 <pio_configure+0xbc>)
  401ad4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401ad6:	683b      	ldr	r3, [r7, #0]
  401ad8:	f003 0301 	and.w	r3, r3, #1
  401adc:	461a      	mov	r2, r3
  401ade:	6879      	ldr	r1, [r7, #4]
  401ae0:	68f8      	ldr	r0, [r7, #12]
  401ae2:	4b19      	ldr	r3, [pc, #100]	; (401b48 <pio_configure+0xc0>)
  401ae4:	4798      	blx	r3
		break;
  401ae6:	e027      	b.n	401b38 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401ae8:	683a      	ldr	r2, [r7, #0]
  401aea:	6879      	ldr	r1, [r7, #4]
  401aec:	68f8      	ldr	r0, [r7, #12]
  401aee:	4b17      	ldr	r3, [pc, #92]	; (401b4c <pio_configure+0xc4>)
  401af0:	4798      	blx	r3
		break;
  401af2:	e021      	b.n	401b38 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401af4:	68bb      	ldr	r3, [r7, #8]
  401af6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401afa:	bf0c      	ite	eq
  401afc:	2301      	moveq	r3, #1
  401afe:	2300      	movne	r3, #0
  401b00:	b2db      	uxtb	r3, r3
  401b02:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401b04:	683b      	ldr	r3, [r7, #0]
  401b06:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401b0a:	2b00      	cmp	r3, #0
  401b0c:	bf14      	ite	ne
  401b0e:	2301      	movne	r3, #1
  401b10:	2300      	moveq	r3, #0
  401b12:	b2db      	uxtb	r3, r3
  401b14:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401b16:	683b      	ldr	r3, [r7, #0]
  401b18:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401b1c:	2b00      	cmp	r3, #0
  401b1e:	bf14      	ite	ne
  401b20:	2301      	movne	r3, #1
  401b22:	2300      	moveq	r3, #0
  401b24:	b2db      	uxtb	r3, r3
  401b26:	9300      	str	r3, [sp, #0]
  401b28:	460b      	mov	r3, r1
  401b2a:	6879      	ldr	r1, [r7, #4]
  401b2c:	68f8      	ldr	r0, [r7, #12]
  401b2e:	4c08      	ldr	r4, [pc, #32]	; (401b50 <pio_configure+0xc8>)
  401b30:	47a0      	blx	r4
		break;
  401b32:	e001      	b.n	401b38 <pio_configure+0xb0>

	default:
		return 0;
  401b34:	2300      	movs	r3, #0
  401b36:	e000      	b.n	401b3a <pio_configure+0xb2>
	}

	return 1;
  401b38:	2301      	movs	r3, #1
}
  401b3a:	4618      	mov	r0, r3
  401b3c:	3714      	adds	r7, #20
  401b3e:	46bd      	mov	sp, r7
  401b40:	bd90      	pop	{r4, r7, pc}
  401b42:	bf00      	nop
  401b44:	00401893 	.word	0x00401893
  401b48:	00401821 	.word	0x00401821
  401b4c:	004019a5 	.word	0x004019a5
  401b50:	00401a25 	.word	0x00401a25

00401b54 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401b54:	b480      	push	{r7}
  401b56:	b085      	sub	sp, #20
  401b58:	af00      	add	r7, sp, #0
  401b5a:	60f8      	str	r0, [r7, #12]
  401b5c:	60b9      	str	r1, [r7, #8]
  401b5e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401b60:	687b      	ldr	r3, [r7, #4]
  401b62:	f003 0310 	and.w	r3, r3, #16
  401b66:	2b00      	cmp	r3, #0
  401b68:	d020      	beq.n	401bac <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401b6a:	68fb      	ldr	r3, [r7, #12]
  401b6c:	68ba      	ldr	r2, [r7, #8]
  401b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401b72:	687b      	ldr	r3, [r7, #4]
  401b74:	f003 0320 	and.w	r3, r3, #32
  401b78:	2b00      	cmp	r3, #0
  401b7a:	d004      	beq.n	401b86 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401b7c:	68fb      	ldr	r3, [r7, #12]
  401b7e:	68ba      	ldr	r2, [r7, #8]
  401b80:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401b84:	e003      	b.n	401b8e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	68ba      	ldr	r2, [r7, #8]
  401b8a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401b8e:	687b      	ldr	r3, [r7, #4]
  401b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401b94:	2b00      	cmp	r3, #0
  401b96:	d004      	beq.n	401ba2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401b98:	68fb      	ldr	r3, [r7, #12]
  401b9a:	68ba      	ldr	r2, [r7, #8]
  401b9c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401ba0:	e008      	b.n	401bb4 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  401ba2:	68fb      	ldr	r3, [r7, #12]
  401ba4:	68ba      	ldr	r2, [r7, #8]
  401ba6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401baa:	e003      	b.n	401bb4 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401bac:	68fb      	ldr	r3, [r7, #12]
  401bae:	68ba      	ldr	r2, [r7, #8]
  401bb0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401bb4:	bf00      	nop
  401bb6:	3714      	adds	r7, #20
  401bb8:	46bd      	mov	sp, r7
  401bba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bbe:	4770      	bx	lr

00401bc0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401bc0:	b480      	push	{r7}
  401bc2:	b083      	sub	sp, #12
  401bc4:	af00      	add	r7, sp, #0
  401bc6:	6078      	str	r0, [r7, #4]
  401bc8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401bca:	687b      	ldr	r3, [r7, #4]
  401bcc:	683a      	ldr	r2, [r7, #0]
  401bce:	641a      	str	r2, [r3, #64]	; 0x40
}
  401bd0:	bf00      	nop
  401bd2:	370c      	adds	r7, #12
  401bd4:	46bd      	mov	sp, r7
  401bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bda:	4770      	bx	lr

00401bdc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401bdc:	b480      	push	{r7}
  401bde:	b083      	sub	sp, #12
  401be0:	af00      	add	r7, sp, #0
  401be2:	6078      	str	r0, [r7, #4]
  401be4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401be6:	687b      	ldr	r3, [r7, #4]
  401be8:	683a      	ldr	r2, [r7, #0]
  401bea:	645a      	str	r2, [r3, #68]	; 0x44
}
  401bec:	bf00      	nop
  401bee:	370c      	adds	r7, #12
  401bf0:	46bd      	mov	sp, r7
  401bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bf6:	4770      	bx	lr

00401bf8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401bf8:	b480      	push	{r7}
  401bfa:	b083      	sub	sp, #12
  401bfc:	af00      	add	r7, sp, #0
  401bfe:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401c00:	687b      	ldr	r3, [r7, #4]
  401c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401c04:	4618      	mov	r0, r3
  401c06:	370c      	adds	r7, #12
  401c08:	46bd      	mov	sp, r7
  401c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0e:	4770      	bx	lr

00401c10 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401c10:	b480      	push	{r7}
  401c12:	b083      	sub	sp, #12
  401c14:	af00      	add	r7, sp, #0
  401c16:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401c18:	687b      	ldr	r3, [r7, #4]
  401c1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401c1c:	4618      	mov	r0, r3
  401c1e:	370c      	adds	r7, #12
  401c20:	46bd      	mov	sp, r7
  401c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c26:	4770      	bx	lr

00401c28 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401c28:	b580      	push	{r7, lr}
  401c2a:	b084      	sub	sp, #16
  401c2c:	af00      	add	r7, sp, #0
  401c2e:	6078      	str	r0, [r7, #4]
  401c30:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401c32:	6878      	ldr	r0, [r7, #4]
  401c34:	4b26      	ldr	r3, [pc, #152]	; (401cd0 <pio_handler_process+0xa8>)
  401c36:	4798      	blx	r3
  401c38:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401c3a:	6878      	ldr	r0, [r7, #4]
  401c3c:	4b25      	ldr	r3, [pc, #148]	; (401cd4 <pio_handler_process+0xac>)
  401c3e:	4798      	blx	r3
  401c40:	4602      	mov	r2, r0
  401c42:	68fb      	ldr	r3, [r7, #12]
  401c44:	4013      	ands	r3, r2
  401c46:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401c48:	68fb      	ldr	r3, [r7, #12]
  401c4a:	2b00      	cmp	r3, #0
  401c4c:	d03c      	beq.n	401cc8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401c4e:	2300      	movs	r3, #0
  401c50:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401c52:	e034      	b.n	401cbe <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401c54:	4a20      	ldr	r2, [pc, #128]	; (401cd8 <pio_handler_process+0xb0>)
  401c56:	68bb      	ldr	r3, [r7, #8]
  401c58:	011b      	lsls	r3, r3, #4
  401c5a:	4413      	add	r3, r2
  401c5c:	681a      	ldr	r2, [r3, #0]
  401c5e:	683b      	ldr	r3, [r7, #0]
  401c60:	429a      	cmp	r2, r3
  401c62:	d126      	bne.n	401cb2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401c64:	4a1c      	ldr	r2, [pc, #112]	; (401cd8 <pio_handler_process+0xb0>)
  401c66:	68bb      	ldr	r3, [r7, #8]
  401c68:	011b      	lsls	r3, r3, #4
  401c6a:	4413      	add	r3, r2
  401c6c:	3304      	adds	r3, #4
  401c6e:	681a      	ldr	r2, [r3, #0]
  401c70:	68fb      	ldr	r3, [r7, #12]
  401c72:	4013      	ands	r3, r2
  401c74:	2b00      	cmp	r3, #0
  401c76:	d01c      	beq.n	401cb2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401c78:	4a17      	ldr	r2, [pc, #92]	; (401cd8 <pio_handler_process+0xb0>)
  401c7a:	68bb      	ldr	r3, [r7, #8]
  401c7c:	011b      	lsls	r3, r3, #4
  401c7e:	4413      	add	r3, r2
  401c80:	330c      	adds	r3, #12
  401c82:	681b      	ldr	r3, [r3, #0]
  401c84:	4914      	ldr	r1, [pc, #80]	; (401cd8 <pio_handler_process+0xb0>)
  401c86:	68ba      	ldr	r2, [r7, #8]
  401c88:	0112      	lsls	r2, r2, #4
  401c8a:	440a      	add	r2, r1
  401c8c:	6810      	ldr	r0, [r2, #0]
  401c8e:	4912      	ldr	r1, [pc, #72]	; (401cd8 <pio_handler_process+0xb0>)
  401c90:	68ba      	ldr	r2, [r7, #8]
  401c92:	0112      	lsls	r2, r2, #4
  401c94:	440a      	add	r2, r1
  401c96:	3204      	adds	r2, #4
  401c98:	6812      	ldr	r2, [r2, #0]
  401c9a:	4611      	mov	r1, r2
  401c9c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401c9e:	4a0e      	ldr	r2, [pc, #56]	; (401cd8 <pio_handler_process+0xb0>)
  401ca0:	68bb      	ldr	r3, [r7, #8]
  401ca2:	011b      	lsls	r3, r3, #4
  401ca4:	4413      	add	r3, r2
  401ca6:	3304      	adds	r3, #4
  401ca8:	681b      	ldr	r3, [r3, #0]
  401caa:	43db      	mvns	r3, r3
  401cac:	68fa      	ldr	r2, [r7, #12]
  401cae:	4013      	ands	r3, r2
  401cb0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401cb2:	68bb      	ldr	r3, [r7, #8]
  401cb4:	3301      	adds	r3, #1
  401cb6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401cb8:	68bb      	ldr	r3, [r7, #8]
  401cba:	2b06      	cmp	r3, #6
  401cbc:	d803      	bhi.n	401cc6 <pio_handler_process+0x9e>
		while (status != 0) {
  401cbe:	68fb      	ldr	r3, [r7, #12]
  401cc0:	2b00      	cmp	r3, #0
  401cc2:	d1c7      	bne.n	401c54 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401cc4:	e000      	b.n	401cc8 <pio_handler_process+0xa0>
				break;
  401cc6:	bf00      	nop
}
  401cc8:	bf00      	nop
  401cca:	3710      	adds	r7, #16
  401ccc:	46bd      	mov	sp, r7
  401cce:	bd80      	pop	{r7, pc}
  401cd0:	00401bf9 	.word	0x00401bf9
  401cd4:	00401c11 	.word	0x00401c11
  401cd8:	204009e0 	.word	0x204009e0

00401cdc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401cdc:	b580      	push	{r7, lr}
  401cde:	b086      	sub	sp, #24
  401ce0:	af00      	add	r7, sp, #0
  401ce2:	60f8      	str	r0, [r7, #12]
  401ce4:	60b9      	str	r1, [r7, #8]
  401ce6:	607a      	str	r2, [r7, #4]
  401ce8:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401cea:	4b21      	ldr	r3, [pc, #132]	; (401d70 <pio_handler_set+0x94>)
  401cec:	681b      	ldr	r3, [r3, #0]
  401cee:	2b06      	cmp	r3, #6
  401cf0:	d901      	bls.n	401cf6 <pio_handler_set+0x1a>
		return 1;
  401cf2:	2301      	movs	r3, #1
  401cf4:	e038      	b.n	401d68 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401cf6:	2300      	movs	r3, #0
  401cf8:	75fb      	strb	r3, [r7, #23]
  401cfa:	e011      	b.n	401d20 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  401cfc:	7dfb      	ldrb	r3, [r7, #23]
  401cfe:	011b      	lsls	r3, r3, #4
  401d00:	4a1c      	ldr	r2, [pc, #112]	; (401d74 <pio_handler_set+0x98>)
  401d02:	4413      	add	r3, r2
  401d04:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401d06:	693b      	ldr	r3, [r7, #16]
  401d08:	681a      	ldr	r2, [r3, #0]
  401d0a:	68bb      	ldr	r3, [r7, #8]
  401d0c:	429a      	cmp	r2, r3
  401d0e:	d104      	bne.n	401d1a <pio_handler_set+0x3e>
  401d10:	693b      	ldr	r3, [r7, #16]
  401d12:	685a      	ldr	r2, [r3, #4]
  401d14:	687b      	ldr	r3, [r7, #4]
  401d16:	429a      	cmp	r2, r3
  401d18:	d008      	beq.n	401d2c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401d1a:	7dfb      	ldrb	r3, [r7, #23]
  401d1c:	3301      	adds	r3, #1
  401d1e:	75fb      	strb	r3, [r7, #23]
  401d20:	7dfa      	ldrb	r2, [r7, #23]
  401d22:	4b13      	ldr	r3, [pc, #76]	; (401d70 <pio_handler_set+0x94>)
  401d24:	681b      	ldr	r3, [r3, #0]
  401d26:	429a      	cmp	r2, r3
  401d28:	d9e8      	bls.n	401cfc <pio_handler_set+0x20>
  401d2a:	e000      	b.n	401d2e <pio_handler_set+0x52>
			break;
  401d2c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401d2e:	693b      	ldr	r3, [r7, #16]
  401d30:	68ba      	ldr	r2, [r7, #8]
  401d32:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401d34:	693b      	ldr	r3, [r7, #16]
  401d36:	687a      	ldr	r2, [r7, #4]
  401d38:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401d3a:	693b      	ldr	r3, [r7, #16]
  401d3c:	683a      	ldr	r2, [r7, #0]
  401d3e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401d40:	693b      	ldr	r3, [r7, #16]
  401d42:	6a3a      	ldr	r2, [r7, #32]
  401d44:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401d46:	7dfa      	ldrb	r2, [r7, #23]
  401d48:	4b09      	ldr	r3, [pc, #36]	; (401d70 <pio_handler_set+0x94>)
  401d4a:	681b      	ldr	r3, [r3, #0]
  401d4c:	3301      	adds	r3, #1
  401d4e:	429a      	cmp	r2, r3
  401d50:	d104      	bne.n	401d5c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401d52:	4b07      	ldr	r3, [pc, #28]	; (401d70 <pio_handler_set+0x94>)
  401d54:	681b      	ldr	r3, [r3, #0]
  401d56:	3301      	adds	r3, #1
  401d58:	4a05      	ldr	r2, [pc, #20]	; (401d70 <pio_handler_set+0x94>)
  401d5a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401d5c:	683a      	ldr	r2, [r7, #0]
  401d5e:	6879      	ldr	r1, [r7, #4]
  401d60:	68f8      	ldr	r0, [r7, #12]
  401d62:	4b05      	ldr	r3, [pc, #20]	; (401d78 <pio_handler_set+0x9c>)
  401d64:	4798      	blx	r3

	return 0;
  401d66:	2300      	movs	r3, #0
}
  401d68:	4618      	mov	r0, r3
  401d6a:	3718      	adds	r7, #24
  401d6c:	46bd      	mov	sp, r7
  401d6e:	bd80      	pop	{r7, pc}
  401d70:	20400a50 	.word	0x20400a50
  401d74:	204009e0 	.word	0x204009e0
  401d78:	00401b55 	.word	0x00401b55

00401d7c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d7c:	b580      	push	{r7, lr}
  401d7e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401d80:	210a      	movs	r1, #10
  401d82:	4802      	ldr	r0, [pc, #8]	; (401d8c <PIOA_Handler+0x10>)
  401d84:	4b02      	ldr	r3, [pc, #8]	; (401d90 <PIOA_Handler+0x14>)
  401d86:	4798      	blx	r3
}
  401d88:	bf00      	nop
  401d8a:	bd80      	pop	{r7, pc}
  401d8c:	400e0e00 	.word	0x400e0e00
  401d90:	00401c29 	.word	0x00401c29

00401d94 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d94:	b580      	push	{r7, lr}
  401d96:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401d98:	210b      	movs	r1, #11
  401d9a:	4802      	ldr	r0, [pc, #8]	; (401da4 <PIOB_Handler+0x10>)
  401d9c:	4b02      	ldr	r3, [pc, #8]	; (401da8 <PIOB_Handler+0x14>)
  401d9e:	4798      	blx	r3
}
  401da0:	bf00      	nop
  401da2:	bd80      	pop	{r7, pc}
  401da4:	400e1000 	.word	0x400e1000
  401da8:	00401c29 	.word	0x00401c29

00401dac <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401dac:	b580      	push	{r7, lr}
  401dae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401db0:	210c      	movs	r1, #12
  401db2:	4802      	ldr	r0, [pc, #8]	; (401dbc <PIOC_Handler+0x10>)
  401db4:	4b02      	ldr	r3, [pc, #8]	; (401dc0 <PIOC_Handler+0x14>)
  401db6:	4798      	blx	r3
}
  401db8:	bf00      	nop
  401dba:	bd80      	pop	{r7, pc}
  401dbc:	400e1200 	.word	0x400e1200
  401dc0:	00401c29 	.word	0x00401c29

00401dc4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401dc4:	b580      	push	{r7, lr}
  401dc6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401dc8:	2110      	movs	r1, #16
  401dca:	4802      	ldr	r0, [pc, #8]	; (401dd4 <PIOD_Handler+0x10>)
  401dcc:	4b02      	ldr	r3, [pc, #8]	; (401dd8 <PIOD_Handler+0x14>)
  401dce:	4798      	blx	r3
}
  401dd0:	bf00      	nop
  401dd2:	bd80      	pop	{r7, pc}
  401dd4:	400e1400 	.word	0x400e1400
  401dd8:	00401c29 	.word	0x00401c29

00401ddc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401ddc:	b580      	push	{r7, lr}
  401dde:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401de0:	2111      	movs	r1, #17
  401de2:	4802      	ldr	r0, [pc, #8]	; (401dec <PIOE_Handler+0x10>)
  401de4:	4b02      	ldr	r3, [pc, #8]	; (401df0 <PIOE_Handler+0x14>)
  401de6:	4798      	blx	r3
}
  401de8:	bf00      	nop
  401dea:	bd80      	pop	{r7, pc}
  401dec:	400e1600 	.word	0x400e1600
  401df0:	00401c29 	.word	0x00401c29

00401df4 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401df4:	b480      	push	{r7}
  401df6:	b083      	sub	sp, #12
  401df8:	af00      	add	r7, sp, #0
  401dfa:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401dfc:	687b      	ldr	r3, [r7, #4]
  401dfe:	3b01      	subs	r3, #1
  401e00:	2b03      	cmp	r3, #3
  401e02:	d81a      	bhi.n	401e3a <pmc_mck_set_division+0x46>
  401e04:	a201      	add	r2, pc, #4	; (adr r2, 401e0c <pmc_mck_set_division+0x18>)
  401e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401e0a:	bf00      	nop
  401e0c:	00401e1d 	.word	0x00401e1d
  401e10:	00401e23 	.word	0x00401e23
  401e14:	00401e2b 	.word	0x00401e2b
  401e18:	00401e33 	.word	0x00401e33
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401e1c:	2300      	movs	r3, #0
  401e1e:	607b      	str	r3, [r7, #4]
			break;
  401e20:	e00e      	b.n	401e40 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401e22:	f44f 7380 	mov.w	r3, #256	; 0x100
  401e26:	607b      	str	r3, [r7, #4]
			break;
  401e28:	e00a      	b.n	401e40 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401e2a:	f44f 7340 	mov.w	r3, #768	; 0x300
  401e2e:	607b      	str	r3, [r7, #4]
			break;
  401e30:	e006      	b.n	401e40 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401e32:	f44f 7300 	mov.w	r3, #512	; 0x200
  401e36:	607b      	str	r3, [r7, #4]
			break;
  401e38:	e002      	b.n	401e40 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401e3a:	2300      	movs	r3, #0
  401e3c:	607b      	str	r3, [r7, #4]
			break;
  401e3e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401e40:	490a      	ldr	r1, [pc, #40]	; (401e6c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401e42:	4b0a      	ldr	r3, [pc, #40]	; (401e6c <pmc_mck_set_division+0x78>)
  401e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401e4a:	687b      	ldr	r3, [r7, #4]
  401e4c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401e4e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401e50:	bf00      	nop
  401e52:	4b06      	ldr	r3, [pc, #24]	; (401e6c <pmc_mck_set_division+0x78>)
  401e54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e56:	f003 0308 	and.w	r3, r3, #8
  401e5a:	2b00      	cmp	r3, #0
  401e5c:	d0f9      	beq.n	401e52 <pmc_mck_set_division+0x5e>
}
  401e5e:	bf00      	nop
  401e60:	370c      	adds	r7, #12
  401e62:	46bd      	mov	sp, r7
  401e64:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e68:	4770      	bx	lr
  401e6a:	bf00      	nop
  401e6c:	400e0600 	.word	0x400e0600

00401e70 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401e70:	b480      	push	{r7}
  401e72:	b085      	sub	sp, #20
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401e78:	491d      	ldr	r1, [pc, #116]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401e7a:	4b1d      	ldr	r3, [pc, #116]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401e82:	687b      	ldr	r3, [r7, #4]
  401e84:	4313      	orrs	r3, r2
  401e86:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401e8c:	60fb      	str	r3, [r7, #12]
  401e8e:	e007      	b.n	401ea0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401e90:	68fb      	ldr	r3, [r7, #12]
  401e92:	2b00      	cmp	r3, #0
  401e94:	d101      	bne.n	401e9a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401e96:	2301      	movs	r3, #1
  401e98:	e023      	b.n	401ee2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401e9a:	68fb      	ldr	r3, [r7, #12]
  401e9c:	3b01      	subs	r3, #1
  401e9e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ea0:	4b13      	ldr	r3, [pc, #76]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ea4:	f003 0308 	and.w	r3, r3, #8
  401ea8:	2b00      	cmp	r3, #0
  401eaa:	d0f1      	beq.n	401e90 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401eac:	4a10      	ldr	r2, [pc, #64]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401eae:	4b10      	ldr	r3, [pc, #64]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401eb2:	f023 0303 	bic.w	r3, r3, #3
  401eb6:	f043 0302 	orr.w	r3, r3, #2
  401eba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401ec0:	60fb      	str	r3, [r7, #12]
  401ec2:	e007      	b.n	401ed4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ec4:	68fb      	ldr	r3, [r7, #12]
  401ec6:	2b00      	cmp	r3, #0
  401ec8:	d101      	bne.n	401ece <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401eca:	2301      	movs	r3, #1
  401ecc:	e009      	b.n	401ee2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401ece:	68fb      	ldr	r3, [r7, #12]
  401ed0:	3b01      	subs	r3, #1
  401ed2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ed4:	4b06      	ldr	r3, [pc, #24]	; (401ef0 <pmc_switch_mck_to_pllack+0x80>)
  401ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ed8:	f003 0308 	and.w	r3, r3, #8
  401edc:	2b00      	cmp	r3, #0
  401ede:	d0f1      	beq.n	401ec4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401ee0:	2300      	movs	r3, #0
}
  401ee2:	4618      	mov	r0, r3
  401ee4:	3714      	adds	r7, #20
  401ee6:	46bd      	mov	sp, r7
  401ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eec:	4770      	bx	lr
  401eee:	bf00      	nop
  401ef0:	400e0600 	.word	0x400e0600

00401ef4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401ef4:	b480      	push	{r7}
  401ef6:	b083      	sub	sp, #12
  401ef8:	af00      	add	r7, sp, #0
  401efa:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401efc:	687b      	ldr	r3, [r7, #4]
  401efe:	2b01      	cmp	r3, #1
  401f00:	d105      	bne.n	401f0e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401f02:	4907      	ldr	r1, [pc, #28]	; (401f20 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401f04:	4b06      	ldr	r3, [pc, #24]	; (401f20 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401f06:	689a      	ldr	r2, [r3, #8]
  401f08:	4b06      	ldr	r3, [pc, #24]	; (401f24 <pmc_switch_sclk_to_32kxtal+0x30>)
  401f0a:	4313      	orrs	r3, r2
  401f0c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401f0e:	4b04      	ldr	r3, [pc, #16]	; (401f20 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401f10:	4a05      	ldr	r2, [pc, #20]	; (401f28 <pmc_switch_sclk_to_32kxtal+0x34>)
  401f12:	601a      	str	r2, [r3, #0]
}
  401f14:	bf00      	nop
  401f16:	370c      	adds	r7, #12
  401f18:	46bd      	mov	sp, r7
  401f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f1e:	4770      	bx	lr
  401f20:	400e1810 	.word	0x400e1810
  401f24:	a5100000 	.word	0xa5100000
  401f28:	a5000008 	.word	0xa5000008

00401f2c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401f2c:	b480      	push	{r7}
  401f2e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401f30:	4b09      	ldr	r3, [pc, #36]	; (401f58 <pmc_osc_is_ready_32kxtal+0x2c>)
  401f32:	695b      	ldr	r3, [r3, #20]
  401f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401f38:	2b00      	cmp	r3, #0
  401f3a:	d007      	beq.n	401f4c <pmc_osc_is_ready_32kxtal+0x20>
  401f3c:	4b07      	ldr	r3, [pc, #28]	; (401f5c <pmc_osc_is_ready_32kxtal+0x30>)
  401f3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401f44:	2b00      	cmp	r3, #0
  401f46:	d001      	beq.n	401f4c <pmc_osc_is_ready_32kxtal+0x20>
  401f48:	2301      	movs	r3, #1
  401f4a:	e000      	b.n	401f4e <pmc_osc_is_ready_32kxtal+0x22>
  401f4c:	2300      	movs	r3, #0
}
  401f4e:	4618      	mov	r0, r3
  401f50:	46bd      	mov	sp, r7
  401f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f56:	4770      	bx	lr
  401f58:	400e1810 	.word	0x400e1810
  401f5c:	400e0600 	.word	0x400e0600

00401f60 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401f60:	b480      	push	{r7}
  401f62:	b083      	sub	sp, #12
  401f64:	af00      	add	r7, sp, #0
  401f66:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401f68:	4915      	ldr	r1, [pc, #84]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f6a:	4b15      	ldr	r3, [pc, #84]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f6c:	6a1a      	ldr	r2, [r3, #32]
  401f6e:	4b15      	ldr	r3, [pc, #84]	; (401fc4 <pmc_switch_mainck_to_fastrc+0x64>)
  401f70:	4313      	orrs	r3, r2
  401f72:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401f74:	bf00      	nop
  401f76:	4b12      	ldr	r3, [pc, #72]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401f7e:	2b00      	cmp	r3, #0
  401f80:	d0f9      	beq.n	401f76 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401f82:	490f      	ldr	r1, [pc, #60]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f84:	4b0e      	ldr	r3, [pc, #56]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f86:	6a1a      	ldr	r2, [r3, #32]
  401f88:	4b0f      	ldr	r3, [pc, #60]	; (401fc8 <pmc_switch_mainck_to_fastrc+0x68>)
  401f8a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401f8c:	687a      	ldr	r2, [r7, #4]
  401f8e:	4313      	orrs	r3, r2
  401f90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401f94:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401f96:	bf00      	nop
  401f98:	4b09      	ldr	r3, [pc, #36]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401f9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401fa0:	2b00      	cmp	r3, #0
  401fa2:	d0f9      	beq.n	401f98 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401fa4:	4906      	ldr	r1, [pc, #24]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401fa6:	4b06      	ldr	r3, [pc, #24]	; (401fc0 <pmc_switch_mainck_to_fastrc+0x60>)
  401fa8:	6a1a      	ldr	r2, [r3, #32]
  401faa:	4b08      	ldr	r3, [pc, #32]	; (401fcc <pmc_switch_mainck_to_fastrc+0x6c>)
  401fac:	4013      	ands	r3, r2
  401fae:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401fb2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401fb4:	bf00      	nop
  401fb6:	370c      	adds	r7, #12
  401fb8:	46bd      	mov	sp, r7
  401fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbe:	4770      	bx	lr
  401fc0:	400e0600 	.word	0x400e0600
  401fc4:	00370008 	.word	0x00370008
  401fc8:	ffc8ff8f 	.word	0xffc8ff8f
  401fcc:	fec8ffff 	.word	0xfec8ffff

00401fd0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401fd0:	b480      	push	{r7}
  401fd2:	b083      	sub	sp, #12
  401fd4:	af00      	add	r7, sp, #0
  401fd6:	6078      	str	r0, [r7, #4]
  401fd8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401fda:	687b      	ldr	r3, [r7, #4]
  401fdc:	2b00      	cmp	r3, #0
  401fde:	d008      	beq.n	401ff2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401fe0:	4913      	ldr	r1, [pc, #76]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  401fe2:	4b13      	ldr	r3, [pc, #76]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  401fe4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401fe6:	4a13      	ldr	r2, [pc, #76]	; (402034 <pmc_switch_mainck_to_xtal+0x64>)
  401fe8:	401a      	ands	r2, r3
  401fea:	4b13      	ldr	r3, [pc, #76]	; (402038 <pmc_switch_mainck_to_xtal+0x68>)
  401fec:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401fee:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401ff0:	e018      	b.n	402024 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ff2:	490f      	ldr	r1, [pc, #60]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  401ff4:	4b0e      	ldr	r3, [pc, #56]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  401ff6:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ff8:	4b10      	ldr	r3, [pc, #64]	; (40203c <pmc_switch_mainck_to_xtal+0x6c>)
  401ffa:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401ffc:	683a      	ldr	r2, [r7, #0]
  401ffe:	0212      	lsls	r2, r2, #8
  402000:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402002:	431a      	orrs	r2, r3
  402004:	4b0e      	ldr	r3, [pc, #56]	; (402040 <pmc_switch_mainck_to_xtal+0x70>)
  402006:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402008:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40200a:	bf00      	nop
  40200c:	4b08      	ldr	r3, [pc, #32]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  40200e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402010:	f003 0301 	and.w	r3, r3, #1
  402014:	2b00      	cmp	r3, #0
  402016:	d0f9      	beq.n	40200c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402018:	4905      	ldr	r1, [pc, #20]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  40201a:	4b05      	ldr	r3, [pc, #20]	; (402030 <pmc_switch_mainck_to_xtal+0x60>)
  40201c:	6a1a      	ldr	r2, [r3, #32]
  40201e:	4b09      	ldr	r3, [pc, #36]	; (402044 <pmc_switch_mainck_to_xtal+0x74>)
  402020:	4313      	orrs	r3, r2
  402022:	620b      	str	r3, [r1, #32]
}
  402024:	bf00      	nop
  402026:	370c      	adds	r7, #12
  402028:	46bd      	mov	sp, r7
  40202a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40202e:	4770      	bx	lr
  402030:	400e0600 	.word	0x400e0600
  402034:	fec8fffc 	.word	0xfec8fffc
  402038:	01370002 	.word	0x01370002
  40203c:	ffc8fffc 	.word	0xffc8fffc
  402040:	00370001 	.word	0x00370001
  402044:	01370000 	.word	0x01370000

00402048 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402048:	b480      	push	{r7}
  40204a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40204c:	4b04      	ldr	r3, [pc, #16]	; (402060 <pmc_osc_is_ready_mainck+0x18>)
  40204e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402054:	4618      	mov	r0, r3
  402056:	46bd      	mov	sp, r7
  402058:	f85d 7b04 	ldr.w	r7, [sp], #4
  40205c:	4770      	bx	lr
  40205e:	bf00      	nop
  402060:	400e0600 	.word	0x400e0600

00402064 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402064:	b480      	push	{r7}
  402066:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402068:	4b04      	ldr	r3, [pc, #16]	; (40207c <pmc_disable_pllack+0x18>)
  40206a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40206e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402070:	bf00      	nop
  402072:	46bd      	mov	sp, r7
  402074:	f85d 7b04 	ldr.w	r7, [sp], #4
  402078:	4770      	bx	lr
  40207a:	bf00      	nop
  40207c:	400e0600 	.word	0x400e0600

00402080 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402080:	b480      	push	{r7}
  402082:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402084:	4b04      	ldr	r3, [pc, #16]	; (402098 <pmc_is_locked_pllack+0x18>)
  402086:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402088:	f003 0302 	and.w	r3, r3, #2
}
  40208c:	4618      	mov	r0, r3
  40208e:	46bd      	mov	sp, r7
  402090:	f85d 7b04 	ldr.w	r7, [sp], #4
  402094:	4770      	bx	lr
  402096:	bf00      	nop
  402098:	400e0600 	.word	0x400e0600

0040209c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40209c:	b480      	push	{r7}
  40209e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4020a0:	4b04      	ldr	r3, [pc, #16]	; (4020b4 <pmc_is_locked_upll+0x18>)
  4020a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4020a8:	4618      	mov	r0, r3
  4020aa:	46bd      	mov	sp, r7
  4020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020b0:	4770      	bx	lr
  4020b2:	bf00      	nop
  4020b4:	400e0600 	.word	0x400e0600

004020b8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4020b8:	b480      	push	{r7}
  4020ba:	b083      	sub	sp, #12
  4020bc:	af00      	add	r7, sp, #0
  4020be:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4020c0:	687b      	ldr	r3, [r7, #4]
  4020c2:	2b3f      	cmp	r3, #63	; 0x3f
  4020c4:	d901      	bls.n	4020ca <pmc_enable_periph_clk+0x12>
		return 1;
  4020c6:	2301      	movs	r3, #1
  4020c8:	e02f      	b.n	40212a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4020ca:	687b      	ldr	r3, [r7, #4]
  4020cc:	2b1f      	cmp	r3, #31
  4020ce:	d813      	bhi.n	4020f8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4020d0:	4b19      	ldr	r3, [pc, #100]	; (402138 <pmc_enable_periph_clk+0x80>)
  4020d2:	699a      	ldr	r2, [r3, #24]
  4020d4:	2101      	movs	r1, #1
  4020d6:	687b      	ldr	r3, [r7, #4]
  4020d8:	fa01 f303 	lsl.w	r3, r1, r3
  4020dc:	401a      	ands	r2, r3
  4020de:	2101      	movs	r1, #1
  4020e0:	687b      	ldr	r3, [r7, #4]
  4020e2:	fa01 f303 	lsl.w	r3, r1, r3
  4020e6:	429a      	cmp	r2, r3
  4020e8:	d01e      	beq.n	402128 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4020ea:	4a13      	ldr	r2, [pc, #76]	; (402138 <pmc_enable_periph_clk+0x80>)
  4020ec:	2101      	movs	r1, #1
  4020ee:	687b      	ldr	r3, [r7, #4]
  4020f0:	fa01 f303 	lsl.w	r3, r1, r3
  4020f4:	6113      	str	r3, [r2, #16]
  4020f6:	e017      	b.n	402128 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4020f8:	687b      	ldr	r3, [r7, #4]
  4020fa:	3b20      	subs	r3, #32
  4020fc:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4020fe:	4b0e      	ldr	r3, [pc, #56]	; (402138 <pmc_enable_periph_clk+0x80>)
  402100:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402104:	2101      	movs	r1, #1
  402106:	687b      	ldr	r3, [r7, #4]
  402108:	fa01 f303 	lsl.w	r3, r1, r3
  40210c:	401a      	ands	r2, r3
  40210e:	2101      	movs	r1, #1
  402110:	687b      	ldr	r3, [r7, #4]
  402112:	fa01 f303 	lsl.w	r3, r1, r3
  402116:	429a      	cmp	r2, r3
  402118:	d006      	beq.n	402128 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40211a:	4a07      	ldr	r2, [pc, #28]	; (402138 <pmc_enable_periph_clk+0x80>)
  40211c:	2101      	movs	r1, #1
  40211e:	687b      	ldr	r3, [r7, #4]
  402120:	fa01 f303 	lsl.w	r3, r1, r3
  402124:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402128:	2300      	movs	r3, #0
}
  40212a:	4618      	mov	r0, r3
  40212c:	370c      	adds	r7, #12
  40212e:	46bd      	mov	sp, r7
  402130:	f85d 7b04 	ldr.w	r7, [sp], #4
  402134:	4770      	bx	lr
  402136:	bf00      	nop
  402138:	400e0600 	.word	0x400e0600

0040213c <cpu_irq_save>:
{
  40213c:	b480      	push	{r7}
  40213e:	b083      	sub	sp, #12
  402140:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402142:	f3ef 8310 	mrs	r3, PRIMASK
  402146:	607b      	str	r3, [r7, #4]
  return(result);
  402148:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40214a:	2b00      	cmp	r3, #0
  40214c:	bf0c      	ite	eq
  40214e:	2301      	moveq	r3, #1
  402150:	2300      	movne	r3, #0
  402152:	b2db      	uxtb	r3, r3
  402154:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402156:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402158:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40215c:	4b04      	ldr	r3, [pc, #16]	; (402170 <cpu_irq_save+0x34>)
  40215e:	2200      	movs	r2, #0
  402160:	701a      	strb	r2, [r3, #0]
	return flags;
  402162:	683b      	ldr	r3, [r7, #0]
}
  402164:	4618      	mov	r0, r3
  402166:	370c      	adds	r7, #12
  402168:	46bd      	mov	sp, r7
  40216a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40216e:	4770      	bx	lr
  402170:	2040000a 	.word	0x2040000a

00402174 <cpu_irq_is_enabled_flags>:
{
  402174:	b480      	push	{r7}
  402176:	b083      	sub	sp, #12
  402178:	af00      	add	r7, sp, #0
  40217a:	6078      	str	r0, [r7, #4]
	return (flags);
  40217c:	687b      	ldr	r3, [r7, #4]
  40217e:	2b00      	cmp	r3, #0
  402180:	bf14      	ite	ne
  402182:	2301      	movne	r3, #1
  402184:	2300      	moveq	r3, #0
  402186:	b2db      	uxtb	r3, r3
}
  402188:	4618      	mov	r0, r3
  40218a:	370c      	adds	r7, #12
  40218c:	46bd      	mov	sp, r7
  40218e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402192:	4770      	bx	lr

00402194 <cpu_irq_restore>:
{
  402194:	b580      	push	{r7, lr}
  402196:	b082      	sub	sp, #8
  402198:	af00      	add	r7, sp, #0
  40219a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40219c:	6878      	ldr	r0, [r7, #4]
  40219e:	4b07      	ldr	r3, [pc, #28]	; (4021bc <cpu_irq_restore+0x28>)
  4021a0:	4798      	blx	r3
  4021a2:	4603      	mov	r3, r0
  4021a4:	2b00      	cmp	r3, #0
  4021a6:	d005      	beq.n	4021b4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4021a8:	4b05      	ldr	r3, [pc, #20]	; (4021c0 <cpu_irq_restore+0x2c>)
  4021aa:	2201      	movs	r2, #1
  4021ac:	701a      	strb	r2, [r3, #0]
  4021ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4021b2:	b662      	cpsie	i
}
  4021b4:	bf00      	nop
  4021b6:	3708      	adds	r7, #8
  4021b8:	46bd      	mov	sp, r7
  4021ba:	bd80      	pop	{r7, pc}
  4021bc:	00402175 	.word	0x00402175
  4021c0:	2040000a 	.word	0x2040000a

004021c4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4021c4:	b580      	push	{r7, lr}
  4021c6:	b084      	sub	sp, #16
  4021c8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4021ca:	4b1e      	ldr	r3, [pc, #120]	; (402244 <Reset_Handler+0x80>)
  4021cc:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4021ce:	4b1e      	ldr	r3, [pc, #120]	; (402248 <Reset_Handler+0x84>)
  4021d0:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4021d2:	68fa      	ldr	r2, [r7, #12]
  4021d4:	68bb      	ldr	r3, [r7, #8]
  4021d6:	429a      	cmp	r2, r3
  4021d8:	d00c      	beq.n	4021f4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4021da:	e007      	b.n	4021ec <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4021dc:	68bb      	ldr	r3, [r7, #8]
  4021de:	1d1a      	adds	r2, r3, #4
  4021e0:	60ba      	str	r2, [r7, #8]
  4021e2:	68fa      	ldr	r2, [r7, #12]
  4021e4:	1d11      	adds	r1, r2, #4
  4021e6:	60f9      	str	r1, [r7, #12]
  4021e8:	6812      	ldr	r2, [r2, #0]
  4021ea:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4021ec:	68bb      	ldr	r3, [r7, #8]
  4021ee:	4a17      	ldr	r2, [pc, #92]	; (40224c <Reset_Handler+0x88>)
  4021f0:	4293      	cmp	r3, r2
  4021f2:	d3f3      	bcc.n	4021dc <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4021f4:	4b16      	ldr	r3, [pc, #88]	; (402250 <Reset_Handler+0x8c>)
  4021f6:	60bb      	str	r3, [r7, #8]
  4021f8:	e004      	b.n	402204 <Reset_Handler+0x40>
                *pDest++ = 0;
  4021fa:	68bb      	ldr	r3, [r7, #8]
  4021fc:	1d1a      	adds	r2, r3, #4
  4021fe:	60ba      	str	r2, [r7, #8]
  402200:	2200      	movs	r2, #0
  402202:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402204:	68bb      	ldr	r3, [r7, #8]
  402206:	4a13      	ldr	r2, [pc, #76]	; (402254 <Reset_Handler+0x90>)
  402208:	4293      	cmp	r3, r2
  40220a:	d3f6      	bcc.n	4021fa <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40220c:	4b12      	ldr	r3, [pc, #72]	; (402258 <Reset_Handler+0x94>)
  40220e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402210:	4a12      	ldr	r2, [pc, #72]	; (40225c <Reset_Handler+0x98>)
  402212:	68fb      	ldr	r3, [r7, #12]
  402214:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402218:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40221a:	4b11      	ldr	r3, [pc, #68]	; (402260 <Reset_Handler+0x9c>)
  40221c:	4798      	blx	r3
  40221e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402220:	4a10      	ldr	r2, [pc, #64]	; (402264 <Reset_Handler+0xa0>)
  402222:	4b10      	ldr	r3, [pc, #64]	; (402264 <Reset_Handler+0xa0>)
  402224:	681b      	ldr	r3, [r3, #0]
  402226:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40222a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40222c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402230:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402234:	6878      	ldr	r0, [r7, #4]
  402236:	4b0c      	ldr	r3, [pc, #48]	; (402268 <Reset_Handler+0xa4>)
  402238:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40223a:	4b0c      	ldr	r3, [pc, #48]	; (40226c <Reset_Handler+0xa8>)
  40223c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40223e:	4b0c      	ldr	r3, [pc, #48]	; (402270 <Reset_Handler+0xac>)
  402240:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402242:	e7fe      	b.n	402242 <Reset_Handler+0x7e>
  402244:	00409b84 	.word	0x00409b84
  402248:	20400000 	.word	0x20400000
  40224c:	204009c0 	.word	0x204009c0
  402250:	204009c0 	.word	0x204009c0
  402254:	20400bf0 	.word	0x20400bf0
  402258:	00400000 	.word	0x00400000
  40225c:	e000ed00 	.word	0xe000ed00
  402260:	0040213d 	.word	0x0040213d
  402264:	e000ed88 	.word	0xe000ed88
  402268:	00402195 	.word	0x00402195
  40226c:	0040372d 	.word	0x0040372d
  402270:	00403151 	.word	0x00403151

00402274 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402274:	b480      	push	{r7}
  402276:	af00      	add	r7, sp, #0
        while (1) {
  402278:	e7fe      	b.n	402278 <Dummy_Handler+0x4>
	...

0040227c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  40227c:	b480      	push	{r7}
  40227e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402280:	4b52      	ldr	r3, [pc, #328]	; (4023cc <SystemCoreClockUpdate+0x150>)
  402282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402284:	f003 0303 	and.w	r3, r3, #3
  402288:	2b01      	cmp	r3, #1
  40228a:	d014      	beq.n	4022b6 <SystemCoreClockUpdate+0x3a>
  40228c:	2b01      	cmp	r3, #1
  40228e:	d302      	bcc.n	402296 <SystemCoreClockUpdate+0x1a>
  402290:	2b02      	cmp	r3, #2
  402292:	d038      	beq.n	402306 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402294:	e07a      	b.n	40238c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402296:	4b4e      	ldr	r3, [pc, #312]	; (4023d0 <SystemCoreClockUpdate+0x154>)
  402298:	695b      	ldr	r3, [r3, #20]
  40229a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40229e:	2b00      	cmp	r3, #0
  4022a0:	d004      	beq.n	4022ac <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4022a2:	4b4c      	ldr	r3, [pc, #304]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4022a8:	601a      	str	r2, [r3, #0]
    break;
  4022aa:	e06f      	b.n	40238c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4022ac:	4b49      	ldr	r3, [pc, #292]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022ae:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4022b2:	601a      	str	r2, [r3, #0]
    break;
  4022b4:	e06a      	b.n	40238c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4022b6:	4b45      	ldr	r3, [pc, #276]	; (4023cc <SystemCoreClockUpdate+0x150>)
  4022b8:	6a1b      	ldr	r3, [r3, #32]
  4022ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4022be:	2b00      	cmp	r3, #0
  4022c0:	d003      	beq.n	4022ca <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4022c2:	4b44      	ldr	r3, [pc, #272]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022c4:	4a44      	ldr	r2, [pc, #272]	; (4023d8 <SystemCoreClockUpdate+0x15c>)
  4022c6:	601a      	str	r2, [r3, #0]
    break;
  4022c8:	e060      	b.n	40238c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022ca:	4b42      	ldr	r3, [pc, #264]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022cc:	4a43      	ldr	r2, [pc, #268]	; (4023dc <SystemCoreClockUpdate+0x160>)
  4022ce:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4022d0:	4b3e      	ldr	r3, [pc, #248]	; (4023cc <SystemCoreClockUpdate+0x150>)
  4022d2:	6a1b      	ldr	r3, [r3, #32]
  4022d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022d8:	2b10      	cmp	r3, #16
  4022da:	d004      	beq.n	4022e6 <SystemCoreClockUpdate+0x6a>
  4022dc:	2b20      	cmp	r3, #32
  4022de:	d008      	beq.n	4022f2 <SystemCoreClockUpdate+0x76>
  4022e0:	2b00      	cmp	r3, #0
  4022e2:	d00e      	beq.n	402302 <SystemCoreClockUpdate+0x86>
          break;
  4022e4:	e00e      	b.n	402304 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  4022e6:	4b3b      	ldr	r3, [pc, #236]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022e8:	681b      	ldr	r3, [r3, #0]
  4022ea:	005b      	lsls	r3, r3, #1
  4022ec:	4a39      	ldr	r2, [pc, #228]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022ee:	6013      	str	r3, [r2, #0]
          break;
  4022f0:	e008      	b.n	402304 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  4022f2:	4b38      	ldr	r3, [pc, #224]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022f4:	681a      	ldr	r2, [r3, #0]
  4022f6:	4613      	mov	r3, r2
  4022f8:	005b      	lsls	r3, r3, #1
  4022fa:	4413      	add	r3, r2
  4022fc:	4a35      	ldr	r2, [pc, #212]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4022fe:	6013      	str	r3, [r2, #0]
          break;
  402300:	e000      	b.n	402304 <SystemCoreClockUpdate+0x88>
          break;
  402302:	bf00      	nop
    break;
  402304:	e042      	b.n	40238c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402306:	4b31      	ldr	r3, [pc, #196]	; (4023cc <SystemCoreClockUpdate+0x150>)
  402308:	6a1b      	ldr	r3, [r3, #32]
  40230a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40230e:	2b00      	cmp	r3, #0
  402310:	d003      	beq.n	40231a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402312:	4b30      	ldr	r3, [pc, #192]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402314:	4a30      	ldr	r2, [pc, #192]	; (4023d8 <SystemCoreClockUpdate+0x15c>)
  402316:	601a      	str	r2, [r3, #0]
  402318:	e01c      	b.n	402354 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40231a:	4b2e      	ldr	r3, [pc, #184]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  40231c:	4a2f      	ldr	r2, [pc, #188]	; (4023dc <SystemCoreClockUpdate+0x160>)
  40231e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402320:	4b2a      	ldr	r3, [pc, #168]	; (4023cc <SystemCoreClockUpdate+0x150>)
  402322:	6a1b      	ldr	r3, [r3, #32]
  402324:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402328:	2b10      	cmp	r3, #16
  40232a:	d004      	beq.n	402336 <SystemCoreClockUpdate+0xba>
  40232c:	2b20      	cmp	r3, #32
  40232e:	d008      	beq.n	402342 <SystemCoreClockUpdate+0xc6>
  402330:	2b00      	cmp	r3, #0
  402332:	d00e      	beq.n	402352 <SystemCoreClockUpdate+0xd6>
          break;
  402334:	e00e      	b.n	402354 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402336:	4b27      	ldr	r3, [pc, #156]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402338:	681b      	ldr	r3, [r3, #0]
  40233a:	005b      	lsls	r3, r3, #1
  40233c:	4a25      	ldr	r2, [pc, #148]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  40233e:	6013      	str	r3, [r2, #0]
          break;
  402340:	e008      	b.n	402354 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402342:	4b24      	ldr	r3, [pc, #144]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402344:	681a      	ldr	r2, [r3, #0]
  402346:	4613      	mov	r3, r2
  402348:	005b      	lsls	r3, r3, #1
  40234a:	4413      	add	r3, r2
  40234c:	4a21      	ldr	r2, [pc, #132]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  40234e:	6013      	str	r3, [r2, #0]
          break;
  402350:	e000      	b.n	402354 <SystemCoreClockUpdate+0xd8>
          break;
  402352:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402354:	4b1d      	ldr	r3, [pc, #116]	; (4023cc <SystemCoreClockUpdate+0x150>)
  402356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402358:	f003 0303 	and.w	r3, r3, #3
  40235c:	2b02      	cmp	r3, #2
  40235e:	d114      	bne.n	40238a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402360:	4b1a      	ldr	r3, [pc, #104]	; (4023cc <SystemCoreClockUpdate+0x150>)
  402362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402364:	0c1b      	lsrs	r3, r3, #16
  402366:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40236a:	3301      	adds	r3, #1
  40236c:	4a19      	ldr	r2, [pc, #100]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  40236e:	6812      	ldr	r2, [r2, #0]
  402370:	fb02 f303 	mul.w	r3, r2, r3
  402374:	4a17      	ldr	r2, [pc, #92]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402376:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402378:	4b14      	ldr	r3, [pc, #80]	; (4023cc <SystemCoreClockUpdate+0x150>)
  40237a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40237c:	b2db      	uxtb	r3, r3
  40237e:	4a15      	ldr	r2, [pc, #84]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402380:	6812      	ldr	r2, [r2, #0]
  402382:	fbb2 f3f3 	udiv	r3, r2, r3
  402386:	4a13      	ldr	r2, [pc, #76]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  402388:	6013      	str	r3, [r2, #0]
    break;
  40238a:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40238c:	4b0f      	ldr	r3, [pc, #60]	; (4023cc <SystemCoreClockUpdate+0x150>)
  40238e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402390:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402394:	2b70      	cmp	r3, #112	; 0x70
  402396:	d108      	bne.n	4023aa <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402398:	4b0e      	ldr	r3, [pc, #56]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  40239a:	681b      	ldr	r3, [r3, #0]
  40239c:	4a10      	ldr	r2, [pc, #64]	; (4023e0 <SystemCoreClockUpdate+0x164>)
  40239e:	fba2 2303 	umull	r2, r3, r2, r3
  4023a2:	085b      	lsrs	r3, r3, #1
  4023a4:	4a0b      	ldr	r2, [pc, #44]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4023a6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4023a8:	e00a      	b.n	4023c0 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023aa:	4b08      	ldr	r3, [pc, #32]	; (4023cc <SystemCoreClockUpdate+0x150>)
  4023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023ae:	091b      	lsrs	r3, r3, #4
  4023b0:	f003 0307 	and.w	r3, r3, #7
  4023b4:	4a07      	ldr	r2, [pc, #28]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4023b6:	6812      	ldr	r2, [r2, #0]
  4023b8:	fa22 f303 	lsr.w	r3, r2, r3
  4023bc:	4a05      	ldr	r2, [pc, #20]	; (4023d4 <SystemCoreClockUpdate+0x158>)
  4023be:	6013      	str	r3, [r2, #0]
}
  4023c0:	bf00      	nop
  4023c2:	46bd      	mov	sp, r7
  4023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023c8:	4770      	bx	lr
  4023ca:	bf00      	nop
  4023cc:	400e0600 	.word	0x400e0600
  4023d0:	400e1810 	.word	0x400e1810
  4023d4:	2040000c 	.word	0x2040000c
  4023d8:	00b71b00 	.word	0x00b71b00
  4023dc:	003d0900 	.word	0x003d0900
  4023e0:	aaaaaaab 	.word	0xaaaaaaab

004023e4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4023e4:	b480      	push	{r7}
  4023e6:	b083      	sub	sp, #12
  4023e8:	af00      	add	r7, sp, #0
  4023ea:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4023ec:	687b      	ldr	r3, [r7, #4]
  4023ee:	4a1d      	ldr	r2, [pc, #116]	; (402464 <system_init_flash+0x80>)
  4023f0:	4293      	cmp	r3, r2
  4023f2:	d804      	bhi.n	4023fe <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4023f4:	4b1c      	ldr	r3, [pc, #112]	; (402468 <system_init_flash+0x84>)
  4023f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4023fa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4023fc:	e02b      	b.n	402456 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4023fe:	687b      	ldr	r3, [r7, #4]
  402400:	4a1a      	ldr	r2, [pc, #104]	; (40246c <system_init_flash+0x88>)
  402402:	4293      	cmp	r3, r2
  402404:	d803      	bhi.n	40240e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402406:	4b18      	ldr	r3, [pc, #96]	; (402468 <system_init_flash+0x84>)
  402408:	4a19      	ldr	r2, [pc, #100]	; (402470 <system_init_flash+0x8c>)
  40240a:	601a      	str	r2, [r3, #0]
}
  40240c:	e023      	b.n	402456 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40240e:	687b      	ldr	r3, [r7, #4]
  402410:	4a18      	ldr	r2, [pc, #96]	; (402474 <system_init_flash+0x90>)
  402412:	4293      	cmp	r3, r2
  402414:	d803      	bhi.n	40241e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402416:	4b14      	ldr	r3, [pc, #80]	; (402468 <system_init_flash+0x84>)
  402418:	4a17      	ldr	r2, [pc, #92]	; (402478 <system_init_flash+0x94>)
  40241a:	601a      	str	r2, [r3, #0]
}
  40241c:	e01b      	b.n	402456 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40241e:	687b      	ldr	r3, [r7, #4]
  402420:	4a16      	ldr	r2, [pc, #88]	; (40247c <system_init_flash+0x98>)
  402422:	4293      	cmp	r3, r2
  402424:	d803      	bhi.n	40242e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402426:	4b10      	ldr	r3, [pc, #64]	; (402468 <system_init_flash+0x84>)
  402428:	4a15      	ldr	r2, [pc, #84]	; (402480 <system_init_flash+0x9c>)
  40242a:	601a      	str	r2, [r3, #0]
}
  40242c:	e013      	b.n	402456 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40242e:	687b      	ldr	r3, [r7, #4]
  402430:	4a14      	ldr	r2, [pc, #80]	; (402484 <system_init_flash+0xa0>)
  402432:	4293      	cmp	r3, r2
  402434:	d804      	bhi.n	402440 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402436:	4b0c      	ldr	r3, [pc, #48]	; (402468 <system_init_flash+0x84>)
  402438:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40243c:	601a      	str	r2, [r3, #0]
}
  40243e:	e00a      	b.n	402456 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402440:	687b      	ldr	r3, [r7, #4]
  402442:	4a11      	ldr	r2, [pc, #68]	; (402488 <system_init_flash+0xa4>)
  402444:	4293      	cmp	r3, r2
  402446:	d803      	bhi.n	402450 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402448:	4b07      	ldr	r3, [pc, #28]	; (402468 <system_init_flash+0x84>)
  40244a:	4a10      	ldr	r2, [pc, #64]	; (40248c <system_init_flash+0xa8>)
  40244c:	601a      	str	r2, [r3, #0]
}
  40244e:	e002      	b.n	402456 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402450:	4b05      	ldr	r3, [pc, #20]	; (402468 <system_init_flash+0x84>)
  402452:	4a0f      	ldr	r2, [pc, #60]	; (402490 <system_init_flash+0xac>)
  402454:	601a      	str	r2, [r3, #0]
}
  402456:	bf00      	nop
  402458:	370c      	adds	r7, #12
  40245a:	46bd      	mov	sp, r7
  40245c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402460:	4770      	bx	lr
  402462:	bf00      	nop
  402464:	015ef3bf 	.word	0x015ef3bf
  402468:	400e0c00 	.word	0x400e0c00
  40246c:	02bde77f 	.word	0x02bde77f
  402470:	04000100 	.word	0x04000100
  402474:	041cdb3f 	.word	0x041cdb3f
  402478:	04000200 	.word	0x04000200
  40247c:	057bceff 	.word	0x057bceff
  402480:	04000300 	.word	0x04000300
  402484:	06dac2bf 	.word	0x06dac2bf
  402488:	0839b67f 	.word	0x0839b67f
  40248c:	04000500 	.word	0x04000500
  402490:	04000600 	.word	0x04000600

00402494 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402494:	b480      	push	{r7}
  402496:	b085      	sub	sp, #20
  402498:	af00      	add	r7, sp, #0
  40249a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40249c:	4b10      	ldr	r3, [pc, #64]	; (4024e0 <_sbrk+0x4c>)
  40249e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4024a0:	4b10      	ldr	r3, [pc, #64]	; (4024e4 <_sbrk+0x50>)
  4024a2:	681b      	ldr	r3, [r3, #0]
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	d102      	bne.n	4024ae <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4024a8:	4b0e      	ldr	r3, [pc, #56]	; (4024e4 <_sbrk+0x50>)
  4024aa:	4a0f      	ldr	r2, [pc, #60]	; (4024e8 <_sbrk+0x54>)
  4024ac:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4024ae:	4b0d      	ldr	r3, [pc, #52]	; (4024e4 <_sbrk+0x50>)
  4024b0:	681b      	ldr	r3, [r3, #0]
  4024b2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4024b4:	68ba      	ldr	r2, [r7, #8]
  4024b6:	687b      	ldr	r3, [r7, #4]
  4024b8:	441a      	add	r2, r3
  4024ba:	68fb      	ldr	r3, [r7, #12]
  4024bc:	429a      	cmp	r2, r3
  4024be:	dd02      	ble.n	4024c6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4024c0:	f04f 33ff 	mov.w	r3, #4294967295
  4024c4:	e006      	b.n	4024d4 <_sbrk+0x40>
	}

	heap += incr;
  4024c6:	4b07      	ldr	r3, [pc, #28]	; (4024e4 <_sbrk+0x50>)
  4024c8:	681a      	ldr	r2, [r3, #0]
  4024ca:	687b      	ldr	r3, [r7, #4]
  4024cc:	4413      	add	r3, r2
  4024ce:	4a05      	ldr	r2, [pc, #20]	; (4024e4 <_sbrk+0x50>)
  4024d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4024d2:	68bb      	ldr	r3, [r7, #8]
}
  4024d4:	4618      	mov	r0, r3
  4024d6:	3714      	adds	r7, #20
  4024d8:	46bd      	mov	sp, r7
  4024da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024de:	4770      	bx	lr
  4024e0:	2045fffc 	.word	0x2045fffc
  4024e4:	20400a54 	.word	0x20400a54
  4024e8:	20402df0 	.word	0x20402df0

004024ec <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4024ec:	b480      	push	{r7}
  4024ee:	b083      	sub	sp, #12
  4024f0:	af00      	add	r7, sp, #0
  4024f2:	6078      	str	r0, [r7, #4]
	return -1;
  4024f4:	f04f 33ff 	mov.w	r3, #4294967295
}
  4024f8:	4618      	mov	r0, r3
  4024fa:	370c      	adds	r7, #12
  4024fc:	46bd      	mov	sp, r7
  4024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402502:	4770      	bx	lr

00402504 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402504:	b480      	push	{r7}
  402506:	b083      	sub	sp, #12
  402508:	af00      	add	r7, sp, #0
  40250a:	6078      	str	r0, [r7, #4]
  40250c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40250e:	683b      	ldr	r3, [r7, #0]
  402510:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402514:	605a      	str	r2, [r3, #4]

	return 0;
  402516:	2300      	movs	r3, #0
}
  402518:	4618      	mov	r0, r3
  40251a:	370c      	adds	r7, #12
  40251c:	46bd      	mov	sp, r7
  40251e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402522:	4770      	bx	lr

00402524 <_isatty>:

extern int _isatty(int file)
{
  402524:	b480      	push	{r7}
  402526:	b083      	sub	sp, #12
  402528:	af00      	add	r7, sp, #0
  40252a:	6078      	str	r0, [r7, #4]
	return 1;
  40252c:	2301      	movs	r3, #1
}
  40252e:	4618      	mov	r0, r3
  402530:	370c      	adds	r7, #12
  402532:	46bd      	mov	sp, r7
  402534:	f85d 7b04 	ldr.w	r7, [sp], #4
  402538:	4770      	bx	lr

0040253a <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40253a:	b480      	push	{r7}
  40253c:	b085      	sub	sp, #20
  40253e:	af00      	add	r7, sp, #0
  402540:	60f8      	str	r0, [r7, #12]
  402542:	60b9      	str	r1, [r7, #8]
  402544:	607a      	str	r2, [r7, #4]
	return 0;
  402546:	2300      	movs	r3, #0
}
  402548:	4618      	mov	r0, r3
  40254a:	3714      	adds	r7, #20
  40254c:	46bd      	mov	sp, r7
  40254e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402552:	4770      	bx	lr

00402554 <NVIC_EnableIRQ>:
{
  402554:	b480      	push	{r7}
  402556:	b083      	sub	sp, #12
  402558:	af00      	add	r7, sp, #0
  40255a:	4603      	mov	r3, r0
  40255c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40255e:	4909      	ldr	r1, [pc, #36]	; (402584 <NVIC_EnableIRQ+0x30>)
  402560:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402564:	095b      	lsrs	r3, r3, #5
  402566:	79fa      	ldrb	r2, [r7, #7]
  402568:	f002 021f 	and.w	r2, r2, #31
  40256c:	2001      	movs	r0, #1
  40256e:	fa00 f202 	lsl.w	r2, r0, r2
  402572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402576:	bf00      	nop
  402578:	370c      	adds	r7, #12
  40257a:	46bd      	mov	sp, r7
  40257c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402580:	4770      	bx	lr
  402582:	bf00      	nop
  402584:	e000e100 	.word	0xe000e100

00402588 <NVIC_SetPriority>:
{
  402588:	b480      	push	{r7}
  40258a:	b083      	sub	sp, #12
  40258c:	af00      	add	r7, sp, #0
  40258e:	4603      	mov	r3, r0
  402590:	6039      	str	r1, [r7, #0]
  402592:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402594:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402598:	2b00      	cmp	r3, #0
  40259a:	da0b      	bge.n	4025b4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40259c:	490d      	ldr	r1, [pc, #52]	; (4025d4 <NVIC_SetPriority+0x4c>)
  40259e:	79fb      	ldrb	r3, [r7, #7]
  4025a0:	f003 030f 	and.w	r3, r3, #15
  4025a4:	3b04      	subs	r3, #4
  4025a6:	683a      	ldr	r2, [r7, #0]
  4025a8:	b2d2      	uxtb	r2, r2
  4025aa:	0152      	lsls	r2, r2, #5
  4025ac:	b2d2      	uxtb	r2, r2
  4025ae:	440b      	add	r3, r1
  4025b0:	761a      	strb	r2, [r3, #24]
}
  4025b2:	e009      	b.n	4025c8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4025b4:	4908      	ldr	r1, [pc, #32]	; (4025d8 <NVIC_SetPriority+0x50>)
  4025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4025ba:	683a      	ldr	r2, [r7, #0]
  4025bc:	b2d2      	uxtb	r2, r2
  4025be:	0152      	lsls	r2, r2, #5
  4025c0:	b2d2      	uxtb	r2, r2
  4025c2:	440b      	add	r3, r1
  4025c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4025c8:	bf00      	nop
  4025ca:	370c      	adds	r7, #12
  4025cc:	46bd      	mov	sp, r7
  4025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025d2:	4770      	bx	lr
  4025d4:	e000ed00 	.word	0xe000ed00
  4025d8:	e000e100 	.word	0xe000e100

004025dc <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  4025dc:	b580      	push	{r7, lr}
  4025de:	b082      	sub	sp, #8
  4025e0:	af00      	add	r7, sp, #0
  4025e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  4025e4:	687b      	ldr	r3, [r7, #4]
  4025e6:	3b01      	subs	r3, #1
  4025e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4025ec:	d301      	bcc.n	4025f2 <SysTick_Config+0x16>
  4025ee:	2301      	movs	r3, #1
  4025f0:	e00f      	b.n	402612 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4025f2:	4a0a      	ldr	r2, [pc, #40]	; (40261c <SysTick_Config+0x40>)
  4025f4:	687b      	ldr	r3, [r7, #4]
  4025f6:	3b01      	subs	r3, #1
  4025f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  4025fa:	2107      	movs	r1, #7
  4025fc:	f04f 30ff 	mov.w	r0, #4294967295
  402600:	4b07      	ldr	r3, [pc, #28]	; (402620 <SysTick_Config+0x44>)
  402602:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  402604:	4b05      	ldr	r3, [pc, #20]	; (40261c <SysTick_Config+0x40>)
  402606:	2200      	movs	r2, #0
  402608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40260a:	4b04      	ldr	r3, [pc, #16]	; (40261c <SysTick_Config+0x40>)
  40260c:	2207      	movs	r2, #7
  40260e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  402610:	2300      	movs	r3, #0
}
  402612:	4618      	mov	r0, r3
  402614:	3708      	adds	r7, #8
  402616:	46bd      	mov	sp, r7
  402618:	bd80      	pop	{r7, pc}
  40261a:	bf00      	nop
  40261c:	e000e010 	.word	0xe000e010
  402620:	00402589 	.word	0x00402589

00402624 <afec_ch_sanity_check>:
{
  402624:	b480      	push	{r7}
  402626:	b083      	sub	sp, #12
  402628:	af00      	add	r7, sp, #0
  40262a:	6078      	str	r0, [r7, #4]
  40262c:	460b      	mov	r3, r1
  40262e:	807b      	strh	r3, [r7, #2]
}
  402630:	bf00      	nop
  402632:	370c      	adds	r7, #12
  402634:	46bd      	mov	sp, r7
  402636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40263a:	4770      	bx	lr

0040263c <afec_set_trigger>:
{
  40263c:	b480      	push	{r7}
  40263e:	b085      	sub	sp, #20
  402640:	af00      	add	r7, sp, #0
  402642:	6078      	str	r0, [r7, #4]
  402644:	460b      	mov	r3, r1
  402646:	70fb      	strb	r3, [r7, #3]
	reg = afec->AFEC_MR;
  402648:	687b      	ldr	r3, [r7, #4]
  40264a:	685b      	ldr	r3, [r3, #4]
  40264c:	60fb      	str	r3, [r7, #12]
	if (trigger == AFEC_TRIG_FREERUN) {
  40264e:	78fb      	ldrb	r3, [r7, #3]
  402650:	2bff      	cmp	r3, #255	; 0xff
  402652:	d104      	bne.n	40265e <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  402654:	68fb      	ldr	r3, [r7, #12]
  402656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40265a:	60fb      	str	r3, [r7, #12]
  40265c:	e007      	b.n	40266e <afec_set_trigger+0x32>
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40265e:	68fb      	ldr	r3, [r7, #12]
  402660:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  402664:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  402666:	78fb      	ldrb	r3, [r7, #3]
  402668:	68fa      	ldr	r2, [r7, #12]
  40266a:	4313      	orrs	r3, r2
  40266c:	60fb      	str	r3, [r7, #12]
	afec->AFEC_MR = reg;
  40266e:	687b      	ldr	r3, [r7, #4]
  402670:	68fa      	ldr	r2, [r7, #12]
  402672:	605a      	str	r2, [r3, #4]
}
  402674:	bf00      	nop
  402676:	3714      	adds	r7, #20
  402678:	46bd      	mov	sp, r7
  40267a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267e:	4770      	bx	lr

00402680 <afec_start_software_conversion>:
{
  402680:	b480      	push	{r7}
  402682:	b083      	sub	sp, #12
  402684:	af00      	add	r7, sp, #0
  402686:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  402688:	687b      	ldr	r3, [r7, #4]
  40268a:	2202      	movs	r2, #2
  40268c:	601a      	str	r2, [r3, #0]
}
  40268e:	bf00      	nop
  402690:	370c      	adds	r7, #12
  402692:	46bd      	mov	sp, r7
  402694:	f85d 7b04 	ldr.w	r7, [sp], #4
  402698:	4770      	bx	lr
	...

0040269c <afec_channel_enable>:
{
  40269c:	b580      	push	{r7, lr}
  40269e:	b082      	sub	sp, #8
  4026a0:	af00      	add	r7, sp, #0
  4026a2:	6078      	str	r0, [r7, #4]
  4026a4:	460b      	mov	r3, r1
  4026a6:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  4026a8:	887b      	ldrh	r3, [r7, #2]
  4026aa:	f640 72ff 	movw	r2, #4095	; 0xfff
  4026ae:	4293      	cmp	r3, r2
  4026b0:	d004      	beq.n	4026bc <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  4026b2:	887b      	ldrh	r3, [r7, #2]
  4026b4:	4619      	mov	r1, r3
  4026b6:	6878      	ldr	r0, [r7, #4]
  4026b8:	4b0a      	ldr	r3, [pc, #40]	; (4026e4 <afec_channel_enable+0x48>)
  4026ba:	4798      	blx	r3
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  4026bc:	887b      	ldrh	r3, [r7, #2]
  4026be:	f640 72ff 	movw	r2, #4095	; 0xfff
  4026c2:	4293      	cmp	r3, r2
  4026c4:	d005      	beq.n	4026d2 <afec_channel_enable+0x36>
  4026c6:	887b      	ldrh	r3, [r7, #2]
  4026c8:	2201      	movs	r2, #1
  4026ca:	fa02 f303 	lsl.w	r3, r2, r3
  4026ce:	461a      	mov	r2, r3
  4026d0:	e001      	b.n	4026d6 <afec_channel_enable+0x3a>
  4026d2:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4026d6:	687b      	ldr	r3, [r7, #4]
  4026d8:	615a      	str	r2, [r3, #20]
}
  4026da:	bf00      	nop
  4026dc:	3708      	adds	r7, #8
  4026de:	46bd      	mov	sp, r7
  4026e0:	bd80      	pop	{r7, pc}
  4026e2:	bf00      	nop
  4026e4:	00402625 	.word	0x00402625

004026e8 <afec_channel_get_value>:
{
  4026e8:	b580      	push	{r7, lr}
  4026ea:	b082      	sub	sp, #8
  4026ec:	af00      	add	r7, sp, #0
  4026ee:	6078      	str	r0, [r7, #4]
  4026f0:	460b      	mov	r3, r1
  4026f2:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  4026f4:	887b      	ldrh	r3, [r7, #2]
  4026f6:	4619      	mov	r1, r3
  4026f8:	6878      	ldr	r0, [r7, #4]
  4026fa:	4b05      	ldr	r3, [pc, #20]	; (402710 <afec_channel_get_value+0x28>)
  4026fc:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  4026fe:	887a      	ldrh	r2, [r7, #2]
  402700:	687b      	ldr	r3, [r7, #4]
  402702:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402704:	687b      	ldr	r3, [r7, #4]
  402706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  402708:	4618      	mov	r0, r3
  40270a:	3708      	adds	r7, #8
  40270c:	46bd      	mov	sp, r7
  40270e:	bd80      	pop	{r7, pc}
  402710:	00402625 	.word	0x00402625

00402714 <afec_channel_set_analog_offset>:
{
  402714:	b580      	push	{r7, lr}
  402716:	b082      	sub	sp, #8
  402718:	af00      	add	r7, sp, #0
  40271a:	6078      	str	r0, [r7, #4]
  40271c:	460b      	mov	r3, r1
  40271e:	807b      	strh	r3, [r7, #2]
  402720:	4613      	mov	r3, r2
  402722:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  402724:	887b      	ldrh	r3, [r7, #2]
  402726:	4619      	mov	r1, r3
  402728:	6878      	ldr	r0, [r7, #4]
  40272a:	4b07      	ldr	r3, [pc, #28]	; (402748 <afec_channel_set_analog_offset+0x34>)
  40272c:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40272e:	887a      	ldrh	r2, [r7, #2]
  402730:	687b      	ldr	r3, [r7, #4]
  402732:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402734:	883b      	ldrh	r3, [r7, #0]
  402736:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40273a:	687b      	ldr	r3, [r7, #4]
  40273c:	66da      	str	r2, [r3, #108]	; 0x6c
}
  40273e:	bf00      	nop
  402740:	3708      	adds	r7, #8
  402742:	46bd      	mov	sp, r7
  402744:	bd80      	pop	{r7, pc}
  402746:	bf00      	nop
  402748:	00402625 	.word	0x00402625

0040274c <osc_get_rate>:
{
  40274c:	b480      	push	{r7}
  40274e:	b083      	sub	sp, #12
  402750:	af00      	add	r7, sp, #0
  402752:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402754:	687b      	ldr	r3, [r7, #4]
  402756:	2b07      	cmp	r3, #7
  402758:	d825      	bhi.n	4027a6 <osc_get_rate+0x5a>
  40275a:	a201      	add	r2, pc, #4	; (adr r2, 402760 <osc_get_rate+0x14>)
  40275c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402760:	00402781 	.word	0x00402781
  402764:	00402787 	.word	0x00402787
  402768:	0040278d 	.word	0x0040278d
  40276c:	00402793 	.word	0x00402793
  402770:	00402797 	.word	0x00402797
  402774:	0040279b 	.word	0x0040279b
  402778:	0040279f 	.word	0x0040279f
  40277c:	004027a3 	.word	0x004027a3
		return OSC_SLCK_32K_RC_HZ;
  402780:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402784:	e010      	b.n	4027a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40278a:	e00d      	b.n	4027a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40278c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402790:	e00a      	b.n	4027a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402792:	4b08      	ldr	r3, [pc, #32]	; (4027b4 <osc_get_rate+0x68>)
  402794:	e008      	b.n	4027a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402796:	4b08      	ldr	r3, [pc, #32]	; (4027b8 <osc_get_rate+0x6c>)
  402798:	e006      	b.n	4027a8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40279a:	4b08      	ldr	r3, [pc, #32]	; (4027bc <osc_get_rate+0x70>)
  40279c:	e004      	b.n	4027a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40279e:	4b07      	ldr	r3, [pc, #28]	; (4027bc <osc_get_rate+0x70>)
  4027a0:	e002      	b.n	4027a8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4027a2:	4b06      	ldr	r3, [pc, #24]	; (4027bc <osc_get_rate+0x70>)
  4027a4:	e000      	b.n	4027a8 <osc_get_rate+0x5c>
	return 0;
  4027a6:	2300      	movs	r3, #0
}
  4027a8:	4618      	mov	r0, r3
  4027aa:	370c      	adds	r7, #12
  4027ac:	46bd      	mov	sp, r7
  4027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027b2:	4770      	bx	lr
  4027b4:	003d0900 	.word	0x003d0900
  4027b8:	007a1200 	.word	0x007a1200
  4027bc:	00b71b00 	.word	0x00b71b00

004027c0 <sysclk_get_main_hz>:
{
  4027c0:	b580      	push	{r7, lr}
  4027c2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4027c4:	2006      	movs	r0, #6
  4027c6:	4b05      	ldr	r3, [pc, #20]	; (4027dc <sysclk_get_main_hz+0x1c>)
  4027c8:	4798      	blx	r3
  4027ca:	4602      	mov	r2, r0
  4027cc:	4613      	mov	r3, r2
  4027ce:	009b      	lsls	r3, r3, #2
  4027d0:	4413      	add	r3, r2
  4027d2:	009a      	lsls	r2, r3, #2
  4027d4:	4413      	add	r3, r2
}
  4027d6:	4618      	mov	r0, r3
  4027d8:	bd80      	pop	{r7, pc}
  4027da:	bf00      	nop
  4027dc:	0040274d 	.word	0x0040274d

004027e0 <sysclk_get_cpu_hz>:
{
  4027e0:	b580      	push	{r7, lr}
  4027e2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4027e4:	4b02      	ldr	r3, [pc, #8]	; (4027f0 <sysclk_get_cpu_hz+0x10>)
  4027e6:	4798      	blx	r3
  4027e8:	4603      	mov	r3, r0
}
  4027ea:	4618      	mov	r0, r3
  4027ec:	bd80      	pop	{r7, pc}
  4027ee:	bf00      	nop
  4027f0:	004027c1 	.word	0x004027c1

004027f4 <sysclk_get_peripheral_hz>:
{
  4027f4:	b580      	push	{r7, lr}
  4027f6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4027f8:	4b02      	ldr	r3, [pc, #8]	; (402804 <sysclk_get_peripheral_hz+0x10>)
  4027fa:	4798      	blx	r3
  4027fc:	4603      	mov	r3, r0
  4027fe:	085b      	lsrs	r3, r3, #1
}
  402800:	4618      	mov	r0, r3
  402802:	bd80      	pop	{r7, pc}
  402804:	004027c1 	.word	0x004027c1

00402808 <sysclk_enable_peripheral_clock>:
{
  402808:	b580      	push	{r7, lr}
  40280a:	b082      	sub	sp, #8
  40280c:	af00      	add	r7, sp, #0
  40280e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402810:	6878      	ldr	r0, [r7, #4]
  402812:	4b03      	ldr	r3, [pc, #12]	; (402820 <sysclk_enable_peripheral_clock+0x18>)
  402814:	4798      	blx	r3
}
  402816:	bf00      	nop
  402818:	3708      	adds	r7, #8
  40281a:	46bd      	mov	sp, r7
  40281c:	bd80      	pop	{r7, pc}
  40281e:	bf00      	nop
  402820:	004020b9 	.word	0x004020b9

00402824 <ioport_init>:
{
  402824:	b580      	push	{r7, lr}
  402826:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  402828:	200a      	movs	r0, #10
  40282a:	4b08      	ldr	r3, [pc, #32]	; (40284c <ioport_init+0x28>)
  40282c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40282e:	200b      	movs	r0, #11
  402830:	4b06      	ldr	r3, [pc, #24]	; (40284c <ioport_init+0x28>)
  402832:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  402834:	200c      	movs	r0, #12
  402836:	4b05      	ldr	r3, [pc, #20]	; (40284c <ioport_init+0x28>)
  402838:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40283a:	2010      	movs	r0, #16
  40283c:	4b03      	ldr	r3, [pc, #12]	; (40284c <ioport_init+0x28>)
  40283e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  402840:	2011      	movs	r0, #17
  402842:	4b02      	ldr	r3, [pc, #8]	; (40284c <ioport_init+0x28>)
  402844:	4798      	blx	r3
}
  402846:	bf00      	nop
  402848:	bd80      	pop	{r7, pc}
  40284a:	bf00      	nop
  40284c:	00402809 	.word	0x00402809

00402850 <usart_serial_init>:
{
  402850:	b580      	push	{r7, lr}
  402852:	b08c      	sub	sp, #48	; 0x30
  402854:	af00      	add	r7, sp, #0
  402856:	6078      	str	r0, [r7, #4]
  402858:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40285a:	4b4f      	ldr	r3, [pc, #316]	; (402998 <usart_serial_init+0x148>)
  40285c:	4798      	blx	r3
  40285e:	4603      	mov	r3, r0
  402860:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402862:	683b      	ldr	r3, [r7, #0]
  402864:	681b      	ldr	r3, [r3, #0]
  402866:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402868:	683b      	ldr	r3, [r7, #0]
  40286a:	689b      	ldr	r3, [r3, #8]
  40286c:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  40286e:	683b      	ldr	r3, [r7, #0]
  402870:	681b      	ldr	r3, [r3, #0]
  402872:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402874:	683b      	ldr	r3, [r7, #0]
  402876:	685b      	ldr	r3, [r3, #4]
  402878:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40287a:	683b      	ldr	r3, [r7, #0]
  40287c:	689b      	ldr	r3, [r3, #8]
  40287e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402880:	683b      	ldr	r3, [r7, #0]
  402882:	68db      	ldr	r3, [r3, #12]
  402884:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402886:	2300      	movs	r3, #0
  402888:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  40288a:	687b      	ldr	r3, [r7, #4]
  40288c:	4a43      	ldr	r2, [pc, #268]	; (40299c <usart_serial_init+0x14c>)
  40288e:	4293      	cmp	r3, r2
  402890:	d108      	bne.n	4028a4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402892:	2007      	movs	r0, #7
  402894:	4b42      	ldr	r3, [pc, #264]	; (4029a0 <usart_serial_init+0x150>)
  402896:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402898:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40289c:	4619      	mov	r1, r3
  40289e:	6878      	ldr	r0, [r7, #4]
  4028a0:	4b40      	ldr	r3, [pc, #256]	; (4029a4 <usart_serial_init+0x154>)
  4028a2:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  4028a4:	687b      	ldr	r3, [r7, #4]
  4028a6:	4a40      	ldr	r2, [pc, #256]	; (4029a8 <usart_serial_init+0x158>)
  4028a8:	4293      	cmp	r3, r2
  4028aa:	d108      	bne.n	4028be <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4028ac:	2008      	movs	r0, #8
  4028ae:	4b3c      	ldr	r3, [pc, #240]	; (4029a0 <usart_serial_init+0x150>)
  4028b0:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4028b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4028b6:	4619      	mov	r1, r3
  4028b8:	6878      	ldr	r0, [r7, #4]
  4028ba:	4b3a      	ldr	r3, [pc, #232]	; (4029a4 <usart_serial_init+0x154>)
  4028bc:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  4028be:	687b      	ldr	r3, [r7, #4]
  4028c0:	4a3a      	ldr	r2, [pc, #232]	; (4029ac <usart_serial_init+0x15c>)
  4028c2:	4293      	cmp	r3, r2
  4028c4:	d108      	bne.n	4028d8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4028c6:	202c      	movs	r0, #44	; 0x2c
  4028c8:	4b35      	ldr	r3, [pc, #212]	; (4029a0 <usart_serial_init+0x150>)
  4028ca:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4028cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4028d0:	4619      	mov	r1, r3
  4028d2:	6878      	ldr	r0, [r7, #4]
  4028d4:	4b33      	ldr	r3, [pc, #204]	; (4029a4 <usart_serial_init+0x154>)
  4028d6:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  4028d8:	687b      	ldr	r3, [r7, #4]
  4028da:	4a35      	ldr	r2, [pc, #212]	; (4029b0 <usart_serial_init+0x160>)
  4028dc:	4293      	cmp	r3, r2
  4028de:	d108      	bne.n	4028f2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4028e0:	202d      	movs	r0, #45	; 0x2d
  4028e2:	4b2f      	ldr	r3, [pc, #188]	; (4029a0 <usart_serial_init+0x150>)
  4028e4:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4028e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4028ea:	4619      	mov	r1, r3
  4028ec:	6878      	ldr	r0, [r7, #4]
  4028ee:	4b2d      	ldr	r3, [pc, #180]	; (4029a4 <usart_serial_init+0x154>)
  4028f0:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  4028f2:	687b      	ldr	r3, [r7, #4]
  4028f4:	4a2f      	ldr	r2, [pc, #188]	; (4029b4 <usart_serial_init+0x164>)
  4028f6:	4293      	cmp	r3, r2
  4028f8:	d108      	bne.n	40290c <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  4028fa:	202e      	movs	r0, #46	; 0x2e
  4028fc:	4b28      	ldr	r3, [pc, #160]	; (4029a0 <usart_serial_init+0x150>)
  4028fe:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402900:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402904:	4619      	mov	r1, r3
  402906:	6878      	ldr	r0, [r7, #4]
  402908:	4b26      	ldr	r3, [pc, #152]	; (4029a4 <usart_serial_init+0x154>)
  40290a:	4798      	blx	r3
	if (USART0 == p_usart) {
  40290c:	687b      	ldr	r3, [r7, #4]
  40290e:	4a2a      	ldr	r2, [pc, #168]	; (4029b8 <usart_serial_init+0x168>)
  402910:	4293      	cmp	r3, r2
  402912:	d111      	bne.n	402938 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  402914:	200d      	movs	r0, #13
  402916:	4b22      	ldr	r3, [pc, #136]	; (4029a0 <usart_serial_init+0x150>)
  402918:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40291a:	4b1f      	ldr	r3, [pc, #124]	; (402998 <usart_serial_init+0x148>)
  40291c:	4798      	blx	r3
  40291e:	4602      	mov	r2, r0
  402920:	f107 030c 	add.w	r3, r7, #12
  402924:	4619      	mov	r1, r3
  402926:	6878      	ldr	r0, [r7, #4]
  402928:	4b24      	ldr	r3, [pc, #144]	; (4029bc <usart_serial_init+0x16c>)
  40292a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40292c:	6878      	ldr	r0, [r7, #4]
  40292e:	4b24      	ldr	r3, [pc, #144]	; (4029c0 <usart_serial_init+0x170>)
  402930:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402932:	6878      	ldr	r0, [r7, #4]
  402934:	4b23      	ldr	r3, [pc, #140]	; (4029c4 <usart_serial_init+0x174>)
  402936:	4798      	blx	r3
	if (USART1 == p_usart) {
  402938:	687b      	ldr	r3, [r7, #4]
  40293a:	4a23      	ldr	r2, [pc, #140]	; (4029c8 <usart_serial_init+0x178>)
  40293c:	4293      	cmp	r3, r2
  40293e:	d111      	bne.n	402964 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  402940:	200e      	movs	r0, #14
  402942:	4b17      	ldr	r3, [pc, #92]	; (4029a0 <usart_serial_init+0x150>)
  402944:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402946:	4b14      	ldr	r3, [pc, #80]	; (402998 <usart_serial_init+0x148>)
  402948:	4798      	blx	r3
  40294a:	4602      	mov	r2, r0
  40294c:	f107 030c 	add.w	r3, r7, #12
  402950:	4619      	mov	r1, r3
  402952:	6878      	ldr	r0, [r7, #4]
  402954:	4b19      	ldr	r3, [pc, #100]	; (4029bc <usart_serial_init+0x16c>)
  402956:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402958:	6878      	ldr	r0, [r7, #4]
  40295a:	4b19      	ldr	r3, [pc, #100]	; (4029c0 <usart_serial_init+0x170>)
  40295c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40295e:	6878      	ldr	r0, [r7, #4]
  402960:	4b18      	ldr	r3, [pc, #96]	; (4029c4 <usart_serial_init+0x174>)
  402962:	4798      	blx	r3
	if (USART2 == p_usart) {
  402964:	687b      	ldr	r3, [r7, #4]
  402966:	4a19      	ldr	r2, [pc, #100]	; (4029cc <usart_serial_init+0x17c>)
  402968:	4293      	cmp	r3, r2
  40296a:	d111      	bne.n	402990 <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  40296c:	200f      	movs	r0, #15
  40296e:	4b0c      	ldr	r3, [pc, #48]	; (4029a0 <usart_serial_init+0x150>)
  402970:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402972:	4b09      	ldr	r3, [pc, #36]	; (402998 <usart_serial_init+0x148>)
  402974:	4798      	blx	r3
  402976:	4602      	mov	r2, r0
  402978:	f107 030c 	add.w	r3, r7, #12
  40297c:	4619      	mov	r1, r3
  40297e:	6878      	ldr	r0, [r7, #4]
  402980:	4b0e      	ldr	r3, [pc, #56]	; (4029bc <usart_serial_init+0x16c>)
  402982:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402984:	6878      	ldr	r0, [r7, #4]
  402986:	4b0e      	ldr	r3, [pc, #56]	; (4029c0 <usart_serial_init+0x170>)
  402988:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40298a:	6878      	ldr	r0, [r7, #4]
  40298c:	4b0d      	ldr	r3, [pc, #52]	; (4029c4 <usart_serial_init+0x174>)
  40298e:	4798      	blx	r3
}
  402990:	bf00      	nop
  402992:	3730      	adds	r7, #48	; 0x30
  402994:	46bd      	mov	sp, r7
  402996:	bd80      	pop	{r7, pc}
  402998:	004027f5 	.word	0x004027f5
  40299c:	400e0800 	.word	0x400e0800
  4029a0:	00402809 	.word	0x00402809
  4029a4:	00400fbd 	.word	0x00400fbd
  4029a8:	400e0a00 	.word	0x400e0a00
  4029ac:	400e1a00 	.word	0x400e1a00
  4029b0:	400e1c00 	.word	0x400e1c00
  4029b4:	400e1e00 	.word	0x400e1e00
  4029b8:	40024000 	.word	0x40024000
  4029bc:	00400cc9 	.word	0x00400cc9
  4029c0:	00400d4d 	.word	0x00400d4d
  4029c4:	00400d81 	.word	0x00400d81
  4029c8:	40028000 	.word	0x40028000
  4029cc:	4002c000 	.word	0x4002c000

004029d0 <TC0_Handler>:
/** Invalid value */
#define VAL_INVALID     0xFFFFFFFF
/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  4029d0:	b580      	push	{r7, lr}
  4029d2:	b082      	sub	sp, #8
  4029d4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4029d6:	2100      	movs	r1, #0
  4029d8:	4806      	ldr	r0, [pc, #24]	; (4029f4 <TC0_Handler+0x24>)
  4029da:	4b07      	ldr	r3, [pc, #28]	; (4029f8 <TC0_Handler+0x28>)
  4029dc:	4798      	blx	r3
  4029de:	4603      	mov	r3, r0
  4029e0:	607b      	str	r3, [r7, #4]
	printf("kakaka \n");
  4029e2:	4806      	ldr	r0, [pc, #24]	; (4029fc <TC0_Handler+0x2c>)
  4029e4:	4b06      	ldr	r3, [pc, #24]	; (402a00 <TC0_Handler+0x30>)
  4029e6:	4798      	blx	r3

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4029e8:	687b      	ldr	r3, [r7, #4]

}
  4029ea:	bf00      	nop
  4029ec:	3708      	adds	r7, #8
  4029ee:	46bd      	mov	sp, r7
  4029f0:	bd80      	pop	{r7, pc}
  4029f2:	bf00      	nop
  4029f4:	4000c000 	.word	0x4000c000
  4029f8:	00400b21 	.word	0x00400b21
  4029fc:	00409748 	.word	0x00409748
  402a00:	0040377d 	.word	0x0040377d

00402a04 <AFEC_Temp_callback>:

/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
  402a04:	b580      	push	{r7, lr}
  402a06:	af00      	add	r7, sp, #0
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  402a08:	2100      	movs	r1, #0
  402a0a:	4807      	ldr	r0, [pc, #28]	; (402a28 <AFEC_Temp_callback+0x24>)
  402a0c:	4b07      	ldr	r3, [pc, #28]	; (402a2c <AFEC_Temp_callback+0x28>)
  402a0e:	4798      	blx	r3
  402a10:	4602      	mov	r2, r0
  402a12:	4b07      	ldr	r3, [pc, #28]	; (402a30 <AFEC_Temp_callback+0x2c>)
  402a14:	601a      	str	r2, [r3, #0]
	printf("Entrou \n");
  402a16:	4807      	ldr	r0, [pc, #28]	; (402a34 <AFEC_Temp_callback+0x30>)
  402a18:	4b07      	ldr	r3, [pc, #28]	; (402a38 <AFEC_Temp_callback+0x34>)
  402a1a:	4798      	blx	r3
	is_conversion_done = true;
  402a1c:	4b07      	ldr	r3, [pc, #28]	; (402a3c <AFEC_Temp_callback+0x38>)
  402a1e:	2201      	movs	r2, #1
  402a20:	701a      	strb	r2, [r3, #0]
}
  402a22:	bf00      	nop
  402a24:	bd80      	pop	{r7, pc}
  402a26:	bf00      	nop
  402a28:	4003c000 	.word	0x4003c000
  402a2c:	004026e9 	.word	0x004026e9
  402a30:	20400a6c 	.word	0x20400a6c
  402a34:	00409754 	.word	0x00409754
  402a38:	0040377d 	.word	0x0040377d
  402a3c:	20400a68 	.word	0x20400a68

00402a40 <make_buffer>:

void make_buffer(uint32_t ADC_value){
  402a40:	b480      	push	{r7}
  402a42:	b083      	sub	sp, #12
  402a44:	af00      	add	r7, sp, #0
  402a46:	6078      	str	r0, [r7, #4]

	
	if(not_full){
  402a48:	4b1d      	ldr	r3, [pc, #116]	; (402ac0 <make_buffer+0x80>)
  402a4a:	f993 3000 	ldrsb.w	r3, [r3]
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d018      	beq.n	402a84 <make_buffer+0x44>
		bufferA[buffer_line] = ADC_value;
  402a52:	4b1c      	ldr	r3, [pc, #112]	; (402ac4 <make_buffer+0x84>)
  402a54:	681b      	ldr	r3, [r3, #0]
  402a56:	491c      	ldr	r1, [pc, #112]	; (402ac8 <make_buffer+0x88>)
  402a58:	687a      	ldr	r2, [r7, #4]
  402a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		printf("BufferA : %d \r\n", bufferA);
		buffer_line++;
  402a5e:	4b19      	ldr	r3, [pc, #100]	; (402ac4 <make_buffer+0x84>)
  402a60:	681b      	ldr	r3, [r3, #0]
  402a62:	3301      	adds	r3, #1
  402a64:	4a17      	ldr	r2, [pc, #92]	; (402ac4 <make_buffer+0x84>)
  402a66:	6013      	str	r3, [r2, #0]
		if (buffer_line == 15){
  402a68:	4b16      	ldr	r3, [pc, #88]	; (402ac4 <make_buffer+0x84>)
  402a6a:	681b      	ldr	r3, [r3, #0]
  402a6c:	2b0f      	cmp	r3, #15
  402a6e:	d121      	bne.n	402ab4 <make_buffer+0x74>
			not_full = 0;
  402a70:	4b13      	ldr	r3, [pc, #76]	; (402ac0 <make_buffer+0x80>)
  402a72:	2200      	movs	r2, #0
  402a74:	701a      	strb	r2, [r3, #0]
			buffer_line = 0;
  402a76:	4b13      	ldr	r3, [pc, #76]	; (402ac4 <make_buffer+0x84>)
  402a78:	2200      	movs	r2, #0
  402a7a:	601a      	str	r2, [r3, #0]
			full_B = 0;
  402a7c:	4b13      	ldr	r3, [pc, #76]	; (402acc <make_buffer+0x8c>)
  402a7e:	2200      	movs	r2, #0
  402a80:	701a      	strb	r2, [r3, #0]
			full_B = 1;
		}
		
	}
	
}
  402a82:	e017      	b.n	402ab4 <make_buffer+0x74>
		bufferB[buffer_line2] = ADC_value;
  402a84:	4b12      	ldr	r3, [pc, #72]	; (402ad0 <make_buffer+0x90>)
  402a86:	681b      	ldr	r3, [r3, #0]
  402a88:	4912      	ldr	r1, [pc, #72]	; (402ad4 <make_buffer+0x94>)
  402a8a:	687a      	ldr	r2, [r7, #4]
  402a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		buffer_line2++;
  402a90:	4b0f      	ldr	r3, [pc, #60]	; (402ad0 <make_buffer+0x90>)
  402a92:	681b      	ldr	r3, [r3, #0]
  402a94:	3301      	adds	r3, #1
  402a96:	4a0e      	ldr	r2, [pc, #56]	; (402ad0 <make_buffer+0x90>)
  402a98:	6013      	str	r3, [r2, #0]
		if (buffer_line2 ==15){
  402a9a:	4b0d      	ldr	r3, [pc, #52]	; (402ad0 <make_buffer+0x90>)
  402a9c:	681b      	ldr	r3, [r3, #0]
  402a9e:	2b0f      	cmp	r3, #15
  402aa0:	d108      	bne.n	402ab4 <make_buffer+0x74>
			not_full = 1;
  402aa2:	4b07      	ldr	r3, [pc, #28]	; (402ac0 <make_buffer+0x80>)
  402aa4:	2201      	movs	r2, #1
  402aa6:	701a      	strb	r2, [r3, #0]
			buffer_line2 = 0;
  402aa8:	4b09      	ldr	r3, [pc, #36]	; (402ad0 <make_buffer+0x90>)
  402aaa:	2200      	movs	r2, #0
  402aac:	601a      	str	r2, [r3, #0]
			full_B = 1;
  402aae:	4b07      	ldr	r3, [pc, #28]	; (402acc <make_buffer+0x8c>)
  402ab0:	2201      	movs	r2, #1
  402ab2:	701a      	strb	r2, [r3, #0]
}
  402ab4:	bf00      	nop
  402ab6:	370c      	adds	r7, #12
  402ab8:	46bd      	mov	sp, r7
  402aba:	f85d 7b04 	ldr.w	r7, [sp], #4
  402abe:	4770      	bx	lr
  402ac0:	20400010 	.word	0x20400010
  402ac4:	20400a70 	.word	0x20400a70
  402ac8:	20400b88 	.word	0x20400b88
  402acc:	20400a78 	.word	0x20400a78
  402ad0:	20400a74 	.word	0x20400a74
  402ad4:	20400b44 	.word	0x20400b44

00402ad8 <config_ADC_TEMP>:

static void config_ADC_TEMP(void){
  402ad8:	b590      	push	{r4, r7, lr}
  402ada:	b08b      	sub	sp, #44	; 0x2c
  402adc:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  402ade:	4821      	ldr	r0, [pc, #132]	; (402b64 <config_ADC_TEMP+0x8c>)
  402ae0:	4b21      	ldr	r3, [pc, #132]	; (402b68 <config_ADC_TEMP+0x90>)
  402ae2:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  402ae4:	f107 0310 	add.w	r3, r7, #16
  402ae8:	4618      	mov	r0, r3
  402aea:	4b20      	ldr	r3, [pc, #128]	; (402b6c <config_ADC_TEMP+0x94>)
  402aec:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  402aee:	f107 0310 	add.w	r3, r7, #16
  402af2:	4619      	mov	r1, r3
  402af4:	481b      	ldr	r0, [pc, #108]	; (402b64 <config_ADC_TEMP+0x8c>)
  402af6:	4b1e      	ldr	r3, [pc, #120]	; (402b70 <config_ADC_TEMP+0x98>)
  402af8:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_0);
  402afa:	2103      	movs	r1, #3
  402afc:	4819      	ldr	r0, [pc, #100]	; (402b64 <config_ADC_TEMP+0x8c>)
  402afe:	4b1d      	ldr	r3, [pc, #116]	; (402b74 <config_ADC_TEMP+0x9c>)
  402b00:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  402b02:	4a18      	ldr	r2, [pc, #96]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b04:	4b17      	ldr	r3, [pc, #92]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b06:	685b      	ldr	r3, [r3, #4]
  402b08:	f043 0303 	orr.w	r3, r3, #3
  402b0c:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 1); 
  402b0e:	2301      	movs	r3, #1
  402b10:	4a19      	ldr	r2, [pc, #100]	; (402b78 <config_ADC_TEMP+0xa0>)
  402b12:	2100      	movs	r1, #0
  402b14:	4813      	ldr	r0, [pc, #76]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b16:	4c19      	ldr	r4, [pc, #100]	; (402b7c <config_ADC_TEMP+0xa4>)
  402b18:	47a0      	blx	r4
   
	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  402b1a:	f107 030c 	add.w	r3, r7, #12
  402b1e:	4618      	mov	r0, r3
  402b20:	4b17      	ldr	r3, [pc, #92]	; (402b80 <config_ADC_TEMP+0xa8>)
  402b22:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402b24:	2300      	movs	r3, #0
  402b26:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  402b28:	f107 030c 	add.w	r3, r7, #12
  402b2c:	461a      	mov	r2, r3
  402b2e:	2100      	movs	r1, #0
  402b30:	480c      	ldr	r0, [pc, #48]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b32:	4b14      	ldr	r3, [pc, #80]	; (402b84 <config_ADC_TEMP+0xac>)
  402b34:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0x200);
  402b36:	f44f 7200 	mov.w	r2, #512	; 0x200
  402b3a:	2100      	movs	r1, #0
  402b3c:	4809      	ldr	r0, [pc, #36]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b3e:	4b12      	ldr	r3, [pc, #72]	; (402b88 <config_ADC_TEMP+0xb0>)
  402b40:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402b42:	1d3b      	adds	r3, r7, #4
  402b44:	4618      	mov	r0, r3
  402b46:	4b11      	ldr	r3, [pc, #68]	; (402b8c <config_ADC_TEMP+0xb4>)
  402b48:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  402b4a:	1d3b      	adds	r3, r7, #4
  402b4c:	4619      	mov	r1, r3
  402b4e:	4805      	ldr	r0, [pc, #20]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b50:	4b0f      	ldr	r3, [pc, #60]	; (402b90 <config_ADC_TEMP+0xb8>)
  402b52:	4798      	blx	r3

	/* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  402b54:	2100      	movs	r1, #0
  402b56:	4803      	ldr	r0, [pc, #12]	; (402b64 <config_ADC_TEMP+0x8c>)
  402b58:	4b0e      	ldr	r3, [pc, #56]	; (402b94 <config_ADC_TEMP+0xbc>)
  402b5a:	4798      	blx	r3
}
  402b5c:	bf00      	nop
  402b5e:	372c      	adds	r7, #44	; 0x2c
  402b60:	46bd      	mov	sp, r7
  402b62:	bd90      	pop	{r4, r7, pc}
  402b64:	4003c000 	.word	0x4003c000
  402b68:	00400a49 	.word	0x00400a49
  402b6c:	004006d9 	.word	0x004006d9
  402b70:	00400789 	.word	0x00400789
  402b74:	0040263d 	.word	0x0040263d
  402b78:	00402a05 	.word	0x00402a05
  402b7c:	00400821 	.word	0x00400821
  402b80:	00400739 	.word	0x00400739
  402b84:	004005fd 	.word	0x004005fd
  402b88:	00402715 	.word	0x00402715
  402b8c:	00400759 	.word	0x00400759
  402b90:	00400691 	.word	0x00400691
  402b94:	0040269d 	.word	0x0040269d

00402b98 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  402b98:	b590      	push	{r4, r7, lr}
  402b9a:	b08b      	sub	sp, #44	; 0x2c
  402b9c:	af02      	add	r7, sp, #8
  402b9e:	60f8      	str	r0, [r7, #12]
  402ba0:	60b9      	str	r1, [r7, #8]
  402ba2:	607a      	str	r2, [r7, #4]
  402ba4:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402ba6:	4b1c      	ldr	r3, [pc, #112]	; (402c18 <TC_init+0x80>)
  402ba8:	4798      	blx	r3
  402baa:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  402bac:	2301      	movs	r3, #1
  402bae:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  402bb0:	68bb      	ldr	r3, [r7, #8]
  402bb2:	4618      	mov	r0, r3
  402bb4:	4b19      	ldr	r3, [pc, #100]	; (402c1c <TC_init+0x84>)
  402bb6:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402bb8:	6838      	ldr	r0, [r7, #0]
  402bba:	f107 0110 	add.w	r1, r7, #16
  402bbe:	f107 0214 	add.w	r2, r7, #20
  402bc2:	69fb      	ldr	r3, [r7, #28]
  402bc4:	9300      	str	r3, [sp, #0]
  402bc6:	460b      	mov	r3, r1
  402bc8:	69f9      	ldr	r1, [r7, #28]
  402bca:	4c15      	ldr	r4, [pc, #84]	; (402c20 <TC_init+0x88>)
  402bcc:	47a0      	blx	r4
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  402bce:	6879      	ldr	r1, [r7, #4]
  402bd0:	693b      	ldr	r3, [r7, #16]
  402bd2:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  402bd6:	461a      	mov	r2, r3
  402bd8:	68f8      	ldr	r0, [r7, #12]
  402bda:	4b12      	ldr	r3, [pc, #72]	; (402c24 <TC_init+0x8c>)
  402bdc:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_ra(TC, TC_CHANNEL, 2*65532/3);
  402bde:	687b      	ldr	r3, [r7, #4]
  402be0:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
  402be4:	4619      	mov	r1, r3
  402be6:	68f8      	ldr	r0, [r7, #12]
  402be8:	4b0f      	ldr	r3, [pc, #60]	; (402c28 <TC_init+0x90>)
  402bea:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 3*65532/3);
  402bec:	687b      	ldr	r3, [r7, #4]
  402bee:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  402bf2:	4619      	mov	r1, r3
  402bf4:	68f8      	ldr	r0, [r7, #12]
  402bf6:	4b0d      	ldr	r3, [pc, #52]	; (402c2c <TC_init+0x94>)
  402bf8:	4798      	blx	r3

	//tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  402bfa:	68bb      	ldr	r3, [r7, #8]
  402bfc:	b25b      	sxtb	r3, r3
  402bfe:	4618      	mov	r0, r3
  402c00:	4b0b      	ldr	r3, [pc, #44]	; (402c30 <TC_init+0x98>)
  402c02:	4798      	blx	r3
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  402c04:	687b      	ldr	r3, [r7, #4]
  402c06:	4619      	mov	r1, r3
  402c08:	68f8      	ldr	r0, [r7, #12]
  402c0a:	4b0a      	ldr	r3, [pc, #40]	; (402c34 <TC_init+0x9c>)
  402c0c:	4798      	blx	r3
}
  402c0e:	bf00      	nop
  402c10:	3724      	adds	r7, #36	; 0x24
  402c12:	46bd      	mov	sp, r7
  402c14:	bd90      	pop	{r4, r7, pc}
  402c16:	bf00      	nop
  402c18:	004027e1 	.word	0x004027e1
  402c1c:	004020b9 	.word	0x004020b9
  402c20:	00400b45 	.word	0x00400b45
  402c24:	00400a79 	.word	0x00400a79
  402c28:	00400ad5 	.word	0x00400ad5
  402c2c:	00400afb 	.word	0x00400afb
  402c30:	00402555 	.word	0x00402555
  402c34:	00400ab3 	.word	0x00400ab3

00402c38 <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  402c38:	b480      	push	{r7}
  402c3a:	af00      	add	r7, sp, #0
	g_systimer++;
  402c3c:	4b04      	ldr	r3, [pc, #16]	; (402c50 <SysTick_Handler+0x18>)
  402c3e:	681b      	ldr	r3, [r3, #0]
  402c40:	3301      	adds	r3, #1
  402c42:	4a03      	ldr	r2, [pc, #12]	; (402c50 <SysTick_Handler+0x18>)
  402c44:	6013      	str	r3, [r2, #0]
		

		dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
		
	}*/
}
  402c46:	bf00      	nop
  402c48:	46bd      	mov	sp, r7
  402c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c4e:	4770      	bx	lr
  402c50:	20400a58 	.word	0x20400a58

00402c54 <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  402c54:	b580      	push	{r7, lr}
  402c56:	b082      	sub	sp, #8
  402c58:	af00      	add	r7, sp, #0
  402c5a:	6078      	str	r0, [r7, #4]
  402c5c:	6039      	str	r1, [r7, #0]
	usart_serial_write_packet(usart, str, strlen(str));
  402c5e:	6838      	ldr	r0, [r7, #0]
  402c60:	4b05      	ldr	r3, [pc, #20]	; (402c78 <usart_put_string+0x24>)
  402c62:	4798      	blx	r3
  402c64:	4603      	mov	r3, r0
  402c66:	461a      	mov	r2, r3
  402c68:	6839      	ldr	r1, [r7, #0]
  402c6a:	6878      	ldr	r0, [r7, #4]
  402c6c:	4b03      	ldr	r3, [pc, #12]	; (402c7c <usart_put_string+0x28>)
  402c6e:	4798      	blx	r3
}
  402c70:	bf00      	nop
  402c72:	3708      	adds	r7, #8
  402c74:	46bd      	mov	sp, r7
  402c76:	bd80      	pop	{r7, pc}
  402c78:	00403941 	.word	0x00403941
  402c7c:	00400f81 	.word	0x00400f81

00402c80 <usart_get_string>:

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  402c80:	b580      	push	{r7, lr}
  402c82:	b088      	sub	sp, #32
  402c84:	af00      	add	r7, sp, #0
  402c86:	60f8      	str	r0, [r7, #12]
  402c88:	60b9      	str	r1, [r7, #8]
  402c8a:	607a      	str	r2, [r7, #4]
  402c8c:	603b      	str	r3, [r7, #0]
	long timestart = g_systimer;
  402c8e:	4b17      	ldr	r3, [pc, #92]	; (402cec <usart_get_string+0x6c>)
  402c90:	681b      	ldr	r3, [r3, #0]
  402c92:	61bb      	str	r3, [r7, #24]
	uint32_t rx;
	uint32_t counter = 0;
  402c94:	2300      	movs	r3, #0
  402c96:	61fb      	str	r3, [r7, #28]
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  402c98:	e010      	b.n	402cbc <usart_get_string+0x3c>
		if(usart_read(usart, &rx) == 0) {
  402c9a:	f107 0314 	add.w	r3, r7, #20
  402c9e:	4619      	mov	r1, r3
  402ca0:	68f8      	ldr	r0, [r7, #12]
  402ca2:	4b13      	ldr	r3, [pc, #76]	; (402cf0 <usart_get_string+0x70>)
  402ca4:	4798      	blx	r3
  402ca6:	4603      	mov	r3, r0
  402ca8:	2b00      	cmp	r3, #0
  402caa:	d107      	bne.n	402cbc <usart_get_string+0x3c>
			//timestart = g_systimer; // reset timeout
			buffer[counter++] = rx;
  402cac:	69fb      	ldr	r3, [r7, #28]
  402cae:	1c5a      	adds	r2, r3, #1
  402cb0:	61fa      	str	r2, [r7, #28]
  402cb2:	68ba      	ldr	r2, [r7, #8]
  402cb4:	4413      	add	r3, r2
  402cb6:	697a      	ldr	r2, [r7, #20]
  402cb8:	b2d2      	uxtb	r2, r2
  402cba:	701a      	strb	r2, [r3, #0]
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  402cbc:	4b0b      	ldr	r3, [pc, #44]	; (402cec <usart_get_string+0x6c>)
  402cbe:	681a      	ldr	r2, [r3, #0]
  402cc0:	69bb      	ldr	r3, [r7, #24]
  402cc2:	1ad2      	subs	r2, r2, r3
  402cc4:	683b      	ldr	r3, [r7, #0]
  402cc6:	429a      	cmp	r2, r3
  402cc8:	d205      	bcs.n	402cd6 <usart_get_string+0x56>
  402cca:	687b      	ldr	r3, [r7, #4]
  402ccc:	3b01      	subs	r3, #1
  402cce:	461a      	mov	r2, r3
  402cd0:	69fb      	ldr	r3, [r7, #28]
  402cd2:	429a      	cmp	r2, r3
  402cd4:	d8e1      	bhi.n	402c9a <usart_get_string+0x1a>
		}
	}
	buffer[counter] = 0x00;
  402cd6:	68ba      	ldr	r2, [r7, #8]
  402cd8:	69fb      	ldr	r3, [r7, #28]
  402cda:	4413      	add	r3, r2
  402cdc:	2200      	movs	r2, #0
  402cde:	701a      	strb	r2, [r3, #0]
	return counter;
  402ce0:	69fb      	ldr	r3, [r7, #28]
}
  402ce2:	4618      	mov	r0, r3
  402ce4:	3720      	adds	r7, #32
  402ce6:	46bd      	mov	sp, r7
  402ce8:	bd80      	pop	{r7, pc}
  402cea:	bf00      	nop
  402cec:	20400a58 	.word	0x20400a58
  402cf0:	00400e1f 	.word	0x00400e1f

00402cf4 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  402cf4:	b590      	push	{r4, r7, lr}
  402cf6:	b085      	sub	sp, #20
  402cf8:	af00      	add	r7, sp, #0
  402cfa:	60f8      	str	r0, [r7, #12]
  402cfc:	60b9      	str	r1, [r7, #8]
  402cfe:	607a      	str	r2, [r7, #4]
  402d00:	603b      	str	r3, [r7, #0]
	usart_put_string(usart, buffer_tx);
  402d02:	6839      	ldr	r1, [r7, #0]
  402d04:	68f8      	ldr	r0, [r7, #12]
  402d06:	4b06      	ldr	r3, [pc, #24]	; (402d20 <usart_send_command+0x2c>)
  402d08:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  402d0a:	6a3b      	ldr	r3, [r7, #32]
  402d0c:	687a      	ldr	r2, [r7, #4]
  402d0e:	68b9      	ldr	r1, [r7, #8]
  402d10:	68f8      	ldr	r0, [r7, #12]
  402d12:	4c04      	ldr	r4, [pc, #16]	; (402d24 <usart_send_command+0x30>)
  402d14:	47a0      	blx	r4
}
  402d16:	bf00      	nop
  402d18:	3714      	adds	r7, #20
  402d1a:	46bd      	mov	sp, r7
  402d1c:	bd90      	pop	{r4, r7, pc}
  402d1e:	bf00      	nop
  402d20:	00402c55 	.word	0x00402c55
  402d24:	00402c81 	.word	0x00402c81

00402d28 <usart_log>:

void usart_log(char* name, char* log) {
  402d28:	b580      	push	{r7, lr}
  402d2a:	b082      	sub	sp, #8
  402d2c:	af00      	add	r7, sp, #0
  402d2e:	6078      	str	r0, [r7, #4]
  402d30:	6039      	str	r1, [r7, #0]
	usart_put_string(USART1, "[");
  402d32:	490c      	ldr	r1, [pc, #48]	; (402d64 <usart_log+0x3c>)
  402d34:	480c      	ldr	r0, [pc, #48]	; (402d68 <usart_log+0x40>)
  402d36:	4b0d      	ldr	r3, [pc, #52]	; (402d6c <usart_log+0x44>)
  402d38:	4798      	blx	r3
	usart_put_string(USART1, name);
  402d3a:	6879      	ldr	r1, [r7, #4]
  402d3c:	480a      	ldr	r0, [pc, #40]	; (402d68 <usart_log+0x40>)
  402d3e:	4b0b      	ldr	r3, [pc, #44]	; (402d6c <usart_log+0x44>)
  402d40:	4798      	blx	r3
	usart_put_string(USART1, "] ");
  402d42:	490b      	ldr	r1, [pc, #44]	; (402d70 <usart_log+0x48>)
  402d44:	4808      	ldr	r0, [pc, #32]	; (402d68 <usart_log+0x40>)
  402d46:	4b09      	ldr	r3, [pc, #36]	; (402d6c <usart_log+0x44>)
  402d48:	4798      	blx	r3
	usart_put_string(USART1, log);
  402d4a:	6839      	ldr	r1, [r7, #0]
  402d4c:	4806      	ldr	r0, [pc, #24]	; (402d68 <usart_log+0x40>)
  402d4e:	4b07      	ldr	r3, [pc, #28]	; (402d6c <usart_log+0x44>)
  402d50:	4798      	blx	r3
	usart_put_string(USART1, "\r\n");
  402d52:	4908      	ldr	r1, [pc, #32]	; (402d74 <usart_log+0x4c>)
  402d54:	4804      	ldr	r0, [pc, #16]	; (402d68 <usart_log+0x40>)
  402d56:	4b05      	ldr	r3, [pc, #20]	; (402d6c <usart_log+0x44>)
  402d58:	4798      	blx	r3
}
  402d5a:	bf00      	nop
  402d5c:	3708      	adds	r7, #8
  402d5e:	46bd      	mov	sp, r7
  402d60:	bd80      	pop	{r7, pc}
  402d62:	bf00      	nop
  402d64:	00409760 	.word	0x00409760
  402d68:	40028000 	.word	0x40028000
  402d6c:	00402c55 	.word	0x00402c55
  402d70:	00409764 	.word	0x00409764
  402d74:	00409768 	.word	0x00409768

00402d78 <config_console>:

void config_console(void) {
  402d78:	b580      	push	{r7, lr}
  402d7a:	b084      	sub	sp, #16
  402d7c:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 115200;
  402d7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402d82:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  402d84:	23c0      	movs	r3, #192	; 0xc0
  402d86:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402d88:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402d8c:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  402d8e:	2300      	movs	r3, #0
  402d90:	60fb      	str	r3, [r7, #12]
	usart_serial_init(USART1, &config);
  402d92:	463b      	mov	r3, r7
  402d94:	4619      	mov	r1, r3
  402d96:	4806      	ldr	r0, [pc, #24]	; (402db0 <config_console+0x38>)
  402d98:	4b06      	ldr	r3, [pc, #24]	; (402db4 <config_console+0x3c>)
  402d9a:	4798      	blx	r3
	usart_enable_tx(USART1);
  402d9c:	4804      	ldr	r0, [pc, #16]	; (402db0 <config_console+0x38>)
  402d9e:	4b06      	ldr	r3, [pc, #24]	; (402db8 <config_console+0x40>)
  402da0:	4798      	blx	r3
	usart_enable_rx(USART1);
  402da2:	4803      	ldr	r0, [pc, #12]	; (402db0 <config_console+0x38>)
  402da4:	4b05      	ldr	r3, [pc, #20]	; (402dbc <config_console+0x44>)
  402da6:	4798      	blx	r3
}
  402da8:	bf00      	nop
  402daa:	3710      	adds	r7, #16
  402dac:	46bd      	mov	sp, r7
  402dae:	bd80      	pop	{r7, pc}
  402db0:	40028000 	.word	0x40028000
  402db4:	00402851 	.word	0x00402851
  402db8:	00400d4d 	.word	0x00400d4d
  402dbc:	00400d81 	.word	0x00400d81

00402dc0 <hm10_config_client>:

void hm10_config_client(void) {
  402dc0:	b590      	push	{r4, r7, lr}
  402dc2:	b085      	sub	sp, #20
  402dc4:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 9600;
  402dc6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  402dca:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  402dcc:	23c0      	movs	r3, #192	; 0xc0
  402dce:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402dd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402dd4:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  402dd6:	2300      	movs	r3, #0
  402dd8:	60fb      	str	r3, [r7, #12]
	usart_serial_init(UART3, &config);
  402dda:	463b      	mov	r3, r7
  402ddc:	4619      	mov	r1, r3
  402dde:	480e      	ldr	r0, [pc, #56]	; (402e18 <hm10_config_client+0x58>)
  402de0:	4b0e      	ldr	r3, [pc, #56]	; (402e1c <hm10_config_client+0x5c>)
  402de2:	4798      	blx	r3
	usart_enable_tx(UART3);
  402de4:	480c      	ldr	r0, [pc, #48]	; (402e18 <hm10_config_client+0x58>)
  402de6:	4b0e      	ldr	r3, [pc, #56]	; (402e20 <hm10_config_client+0x60>)
  402de8:	4798      	blx	r3
	usart_enable_rx(UART3);
  402dea:	480b      	ldr	r0, [pc, #44]	; (402e18 <hm10_config_client+0x58>)
  402dec:	4b0d      	ldr	r3, [pc, #52]	; (402e24 <hm10_config_client+0x64>)
  402dee:	4798      	blx	r3
	
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
  402df0:	2300      	movs	r3, #0
  402df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402df6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402dfa:	480b      	ldr	r0, [pc, #44]	; (402e28 <hm10_config_client+0x68>)
  402dfc:	4c0b      	ldr	r4, [pc, #44]	; (402e2c <hm10_config_client+0x6c>)
  402dfe:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
  402e00:	2300      	movs	r3, #0
  402e02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402e06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e0a:	4807      	ldr	r0, [pc, #28]	; (402e28 <hm10_config_client+0x68>)
  402e0c:	4c07      	ldr	r4, [pc, #28]	; (402e2c <hm10_config_client+0x6c>)
  402e0e:	47a0      	blx	r4
}
  402e10:	bf00      	nop
  402e12:	3714      	adds	r7, #20
  402e14:	46bd      	mov	sp, r7
  402e16:	bd90      	pop	{r4, r7, pc}
  402e18:	400e1c00 	.word	0x400e1c00
  402e1c:	00402851 	.word	0x00402851
  402e20:	00400d4d 	.word	0x00400d4d
  402e24:	00400d81 	.word	0x00400d81
  402e28:	400e1400 	.word	0x400e1400
  402e2c:	00401a89 	.word	0x00401a89

00402e30 <hm10_client_init>:

int hm10_client_init(void) {
  402e30:	b590      	push	{r4, r7, lr}
  402e32:	b0a3      	sub	sp, #140	; 0x8c
  402e34:	af02      	add	r7, sp, #8
	char buffer_rx[128];
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402e36:	4639      	mov	r1, r7
  402e38:	23c8      	movs	r3, #200	; 0xc8
  402e3a:	9300      	str	r3, [sp, #0]
  402e3c:	4b40      	ldr	r3, [pc, #256]	; (402f40 <hm10_client_init+0x110>)
  402e3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402e42:	4840      	ldr	r0, [pc, #256]	; (402f44 <hm10_client_init+0x114>)
  402e44:	4c40      	ldr	r4, [pc, #256]	; (402f48 <hm10_client_init+0x118>)
  402e46:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402e48:	4639      	mov	r1, r7
  402e4a:	23c8      	movs	r3, #200	; 0xc8
  402e4c:	9300      	str	r3, [sp, #0]
  402e4e:	4b3c      	ldr	r3, [pc, #240]	; (402f40 <hm10_client_init+0x110>)
  402e50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402e54:	483b      	ldr	r0, [pc, #236]	; (402f44 <hm10_client_init+0x114>)
  402e56:	4c3c      	ldr	r4, [pc, #240]	; (402f48 <hm10_client_init+0x118>)
  402e58:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402e5a:	4639      	mov	r1, r7
  402e5c:	23c8      	movs	r3, #200	; 0xc8
  402e5e:	9300      	str	r3, [sp, #0]
  402e60:	4b37      	ldr	r3, [pc, #220]	; (402f40 <hm10_client_init+0x110>)
  402e62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402e66:	4837      	ldr	r0, [pc, #220]	; (402f44 <hm10_client_init+0x114>)
  402e68:	4c37      	ldr	r4, [pc, #220]	; (402f48 <hm10_client_init+0x118>)
  402e6a:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 400);
  402e6c:	4639      	mov	r1, r7
  402e6e:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402e72:	9300      	str	r3, [sp, #0]
  402e74:	4b35      	ldr	r3, [pc, #212]	; (402f4c <hm10_client_init+0x11c>)
  402e76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402e7a:	4832      	ldr	r0, [pc, #200]	; (402f44 <hm10_client_init+0x114>)
  402e7c:	4c32      	ldr	r4, [pc, #200]	; (402f48 <hm10_client_init+0x118>)
  402e7e:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+NAMEClient", 400);
  402e80:	4639      	mov	r1, r7
  402e82:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402e86:	9300      	str	r3, [sp, #0]
  402e88:	4b31      	ldr	r3, [pc, #196]	; (402f50 <hm10_client_init+0x120>)
  402e8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402e8e:	482d      	ldr	r0, [pc, #180]	; (402f44 <hm10_client_init+0x114>)
  402e90:	4c2d      	ldr	r4, [pc, #180]	; (402f48 <hm10_client_init+0x118>)
  402e92:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402e94:	463b      	mov	r3, r7
  402e96:	4619      	mov	r1, r3
  402e98:	482e      	ldr	r0, [pc, #184]	; (402f54 <hm10_client_init+0x124>)
  402e9a:	4b2f      	ldr	r3, [pc, #188]	; (402f58 <hm10_client_init+0x128>)
  402e9c:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+IMME1", 400);
  402e9e:	4639      	mov	r1, r7
  402ea0:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402ea4:	9300      	str	r3, [sp, #0]
  402ea6:	4b2d      	ldr	r3, [pc, #180]	; (402f5c <hm10_client_init+0x12c>)
  402ea8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402eac:	4825      	ldr	r0, [pc, #148]	; (402f44 <hm10_client_init+0x114>)
  402eae:	4c26      	ldr	r4, [pc, #152]	; (402f48 <hm10_client_init+0x118>)
  402eb0:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402eb2:	463b      	mov	r3, r7
  402eb4:	4619      	mov	r1, r3
  402eb6:	4827      	ldr	r0, [pc, #156]	; (402f54 <hm10_client_init+0x124>)
  402eb8:	4b27      	ldr	r3, [pc, #156]	; (402f58 <hm10_client_init+0x128>)
  402eba:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+ROLE1", 400);
  402ebc:	4639      	mov	r1, r7
  402ebe:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402ec2:	9300      	str	r3, [sp, #0]
  402ec4:	4b26      	ldr	r3, [pc, #152]	; (402f60 <hm10_client_init+0x130>)
  402ec6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402eca:	481e      	ldr	r0, [pc, #120]	; (402f44 <hm10_client_init+0x114>)
  402ecc:	4c1e      	ldr	r4, [pc, #120]	; (402f48 <hm10_client_init+0x118>)
  402ece:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402ed0:	463b      	mov	r3, r7
  402ed2:	4619      	mov	r1, r3
  402ed4:	481f      	ldr	r0, [pc, #124]	; (402f54 <hm10_client_init+0x124>)
  402ed6:	4b20      	ldr	r3, [pc, #128]	; (402f58 <hm10_client_init+0x128>)
  402ed8:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 800); // http://www.martyncurrey.com/hm-10-bluetooth-4ble-modules/
  402eda:	4639      	mov	r1, r7
  402edc:	f44f 7348 	mov.w	r3, #800	; 0x320
  402ee0:	9300      	str	r3, [sp, #0]
  402ee2:	4b1a      	ldr	r3, [pc, #104]	; (402f4c <hm10_client_init+0x11c>)
  402ee4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402ee8:	4816      	ldr	r0, [pc, #88]	; (402f44 <hm10_client_init+0x114>)
  402eea:	4c17      	ldr	r4, [pc, #92]	; (402f48 <hm10_client_init+0x118>)
  402eec:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402eee:	463b      	mov	r3, r7
  402ef0:	4619      	mov	r1, r3
  402ef2:	4818      	ldr	r0, [pc, #96]	; (402f54 <hm10_client_init+0x124>)
  402ef4:	4b18      	ldr	r3, [pc, #96]	; (402f58 <hm10_client_init+0x128>)
  402ef6:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+DISC?", 1000); 
  402ef8:	4639      	mov	r1, r7
  402efa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  402efe:	9300      	str	r3, [sp, #0]
  402f00:	4b18      	ldr	r3, [pc, #96]	; (402f64 <hm10_client_init+0x134>)
  402f02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402f06:	480f      	ldr	r0, [pc, #60]	; (402f44 <hm10_client_init+0x114>)
  402f08:	4c0f      	ldr	r4, [pc, #60]	; (402f48 <hm10_client_init+0x118>)
  402f0a:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402f0c:	463b      	mov	r3, r7
  402f0e:	4619      	mov	r1, r3
  402f10:	4810      	ldr	r0, [pc, #64]	; (402f54 <hm10_client_init+0x124>)
  402f12:	4b11      	ldr	r3, [pc, #68]	; (402f58 <hm10_client_init+0x128>)
  402f14:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+COND43639D8BD1D", 1000); //D43639D8BD1D
  402f16:	4639      	mov	r1, r7
  402f18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  402f1c:	9300      	str	r3, [sp, #0]
  402f1e:	4b12      	ldr	r3, [pc, #72]	; (402f68 <hm10_client_init+0x138>)
  402f20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402f24:	4807      	ldr	r0, [pc, #28]	; (402f44 <hm10_client_init+0x114>)
  402f26:	4c08      	ldr	r4, [pc, #32]	; (402f48 <hm10_client_init+0x118>)
  402f28:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402f2a:	463b      	mov	r3, r7
  402f2c:	4619      	mov	r1, r3
  402f2e:	4809      	ldr	r0, [pc, #36]	; (402f54 <hm10_client_init+0x124>)
  402f30:	4b09      	ldr	r3, [pc, #36]	; (402f58 <hm10_client_init+0x128>)
  402f32:	4798      	blx	r3
	
}
  402f34:	bf00      	nop
  402f36:	4618      	mov	r0, r3
  402f38:	3784      	adds	r7, #132	; 0x84
  402f3a:	46bd      	mov	sp, r7
  402f3c:	bd90      	pop	{r4, r7, pc}
  402f3e:	bf00      	nop
  402f40:	0040976c 	.word	0x0040976c
  402f44:	400e1c00 	.word	0x400e1c00
  402f48:	00402cf5 	.word	0x00402cf5
  402f4c:	00409770 	.word	0x00409770
  402f50:	0040977c 	.word	0x0040977c
  402f54:	0040978c 	.word	0x0040978c
  402f58:	00402d29 	.word	0x00402d29
  402f5c:	004097a0 	.word	0x004097a0
  402f60:	004097ac 	.word	0x004097ac
  402f64:	004097b8 	.word	0x004097b8
  402f68:	004097c4 	.word	0x004097c4

00402f6c <Encoder_init>:

void Encoder_init(void){
  402f6c:	b590      	push	{r4, r7, lr}
  402f6e:	b083      	sub	sp, #12
  402f70:	af02      	add	r7, sp, #8
	/* config. pino CLK em modo de entrada */
	pmc_enable_periph_clk(EN_CLK_ID);
  402f72:	2010      	movs	r0, #16
  402f74:	4b10      	ldr	r3, [pc, #64]	; (402fb8 <Encoder_init+0x4c>)
  402f76:	4798      	blx	r3
	pio_set_input(EN_CLK, EN_CLK_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402f78:	2209      	movs	r2, #9
  402f7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402f7e:	480f      	ldr	r0, [pc, #60]	; (402fbc <Encoder_init+0x50>)
  402f80:	4b0f      	ldr	r3, [pc, #60]	; (402fc0 <Encoder_init+0x54>)
  402f82:	4798      	blx	r3

	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(EN_CLK, EN_CLK_PIN_MASK);// INTERRUPCAO
  402f84:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402f88:	480c      	ldr	r0, [pc, #48]	; (402fbc <Encoder_init+0x50>)
  402f8a:	4b0e      	ldr	r3, [pc, #56]	; (402fc4 <Encoder_init+0x58>)
  402f8c:	4798      	blx	r3
	pio_handler_set(EN_CLK,EN_CLK_ID, EN_CLK_PIN_MASK, PIO_IT_FALL_EDGE || PIO_IT_RISE_EDGE, Encoder_Handler);
  402f8e:	4b0e      	ldr	r3, [pc, #56]	; (402fc8 <Encoder_init+0x5c>)
  402f90:	9300      	str	r3, [sp, #0]
  402f92:	2301      	movs	r3, #1
  402f94:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402f98:	2110      	movs	r1, #16
  402f9a:	4808      	ldr	r0, [pc, #32]	; (402fbc <Encoder_init+0x50>)
  402f9c:	4c0b      	ldr	r4, [pc, #44]	; (402fcc <Encoder_init+0x60>)
  402f9e:	47a0      	blx	r4

	/* e configura sua prioridade  */
	NVIC_EnableIRQ(EN_CLK_ID);
  402fa0:	2010      	movs	r0, #16
  402fa2:	4b0b      	ldr	r3, [pc, #44]	; (402fd0 <Encoder_init+0x64>)
  402fa4:	4798      	blx	r3
	NVIC_SetPriority(EN_CLK_ID, 1);
  402fa6:	2101      	movs	r1, #1
  402fa8:	2010      	movs	r0, #16
  402faa:	4b0a      	ldr	r3, [pc, #40]	; (402fd4 <Encoder_init+0x68>)
  402fac:	4798      	blx	r3
	
	}
  402fae:	bf00      	nop
  402fb0:	3704      	adds	r7, #4
  402fb2:	46bd      	mov	sp, r7
  402fb4:	bd90      	pop	{r4, r7, pc}
  402fb6:	bf00      	nop
  402fb8:	004020b9 	.word	0x004020b9
  402fbc:	400e1400 	.word	0x400e1400
  402fc0:	004019a5 	.word	0x004019a5
  402fc4:	00401bc1 	.word	0x00401bc1
  402fc8:	00402fd9 	.word	0x00402fd9
  402fcc:	00401cdd 	.word	0x00401cdd
  402fd0:	00402555 	.word	0x00402555
  402fd4:	00402589 	.word	0x00402589

00402fd8 <Encoder_Handler>:



static void Encoder_Handler(uint32_t id, uint32_t mask){
  402fd8:	b580      	push	{r7, lr}
  402fda:	b08e      	sub	sp, #56	; 0x38
  402fdc:	af00      	add	r7, sp, #0
  402fde:	6078      	str	r0, [r7, #4]
  402fe0:	6039      	str	r1, [r7, #0]
	
	char buffer[42];
	sprintf(buffer, "flag before %d \n", flag_encoder);
  402fe2:	4b21      	ldr	r3, [pc, #132]	; (403068 <Encoder_Handler+0x90>)
  402fe4:	681a      	ldr	r2, [r3, #0]
  402fe6:	f107 030c 	add.w	r3, r7, #12
  402fea:	4920      	ldr	r1, [pc, #128]	; (40306c <Encoder_Handler+0x94>)
  402fec:	4618      	mov	r0, r3
  402fee:	4b20      	ldr	r3, [pc, #128]	; (403070 <Encoder_Handler+0x98>)
  402ff0:	4798      	blx	r3
	usart_put_string(USART1, buffer);
  402ff2:	f107 030c 	add.w	r3, r7, #12
  402ff6:	4619      	mov	r1, r3
  402ff8:	481e      	ldr	r0, [pc, #120]	; (403074 <Encoder_Handler+0x9c>)
  402ffa:	4b1f      	ldr	r3, [pc, #124]	; (403078 <Encoder_Handler+0xa0>)
  402ffc:	4798      	blx	r3
			
	volatile uint8_t aVal = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);// digitalRead(pinA)?
  402ffe:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  403002:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403006:	481d      	ldr	r0, [pc, #116]	; (40307c <Encoder_Handler+0xa4>)
  403008:	4b1d      	ldr	r3, [pc, #116]	; (403080 <Encoder_Handler+0xa8>)
  40300a:	4798      	blx	r3
  40300c:	4603      	mov	r3, r0
  40300e:	b2db      	uxtb	r3, r3
  403010:	72fb      	strb	r3, [r7, #11]
	
	if (pio_get(PIOD, PIO_INPUT,  EN_DT_PIN_MASK)!= aVal) { // Means pin A Changed first  We're Rotating Clockwise
  403012:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403016:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40301a:	4818      	ldr	r0, [pc, #96]	; (40307c <Encoder_Handler+0xa4>)
  40301c:	4b18      	ldr	r3, [pc, #96]	; (403080 <Encoder_Handler+0xa8>)
  40301e:	4798      	blx	r3
  403020:	4602      	mov	r2, r0
  403022:	7afb      	ldrb	r3, [r7, #11]
  403024:	b2db      	uxtb	r3, r3
  403026:	429a      	cmp	r2, r3
  403028:	d009      	beq.n	40303e <Encoder_Handler+0x66>
		if (encoderPosCount < 100){
  40302a:	4b16      	ldr	r3, [pc, #88]	; (403084 <Encoder_Handler+0xac>)
  40302c:	681b      	ldr	r3, [r3, #0]
  40302e:	2b63      	cmp	r3, #99	; 0x63
  403030:	dc0e      	bgt.n	403050 <Encoder_Handler+0x78>
			encoderPosCount++;
  403032:	4b14      	ldr	r3, [pc, #80]	; (403084 <Encoder_Handler+0xac>)
  403034:	681b      	ldr	r3, [r3, #0]
  403036:	3301      	adds	r3, #1
  403038:	4a12      	ldr	r2, [pc, #72]	; (403084 <Encoder_Handler+0xac>)
  40303a:	6013      	str	r3, [r2, #0]
  40303c:	e008      	b.n	403050 <Encoder_Handler+0x78>
		}
		
	}
	else if (encoderPosCount > 0){// Otherwise B changed first and we're moving CCW
  40303e:	4b11      	ldr	r3, [pc, #68]	; (403084 <Encoder_Handler+0xac>)
  403040:	681b      	ldr	r3, [r3, #0]
  403042:	2b00      	cmp	r3, #0
  403044:	dd04      	ble.n	403050 <Encoder_Handler+0x78>
		encoderPosCount--;
  403046:	4b0f      	ldr	r3, [pc, #60]	; (403084 <Encoder_Handler+0xac>)
  403048:	681b      	ldr	r3, [r3, #0]
  40304a:	3b01      	subs	r3, #1
  40304c:	4a0d      	ldr	r2, [pc, #52]	; (403084 <Encoder_Handler+0xac>)
  40304e:	6013      	str	r3, [r2, #0]
		}
		
		
	flag_encoder = 1;
  403050:	4b05      	ldr	r3, [pc, #20]	; (403068 <Encoder_Handler+0x90>)
  403052:	2201      	movs	r2, #1
  403054:	601a      	str	r2, [r3, #0]
	pinALast = aVal;
  403056:	7afb      	ldrb	r3, [r7, #11]
  403058:	b2db      	uxtb	r3, r3
  40305a:	461a      	mov	r2, r3
  40305c:	4b0a      	ldr	r3, [pc, #40]	; (403088 <Encoder_Handler+0xb0>)
  40305e:	601a      	str	r2, [r3, #0]
	
}
  403060:	bf00      	nop
  403062:	3738      	adds	r7, #56	; 0x38
  403064:	46bd      	mov	sp, r7
  403066:	bd80      	pop	{r7, pc}
  403068:	20400a60 	.word	0x20400a60
  40306c:	004097d8 	.word	0x004097d8
  403070:	004038ed 	.word	0x004038ed
  403074:	40028000 	.word	0x40028000
  403078:	00402c55 	.word	0x00402c55
  40307c:	400e1400 	.word	0x400e1400
  403080:	0040184d 	.word	0x0040184d
  403084:	20400a5c 	.word	0x20400a5c
  403088:	20400b84 	.word	0x20400b84

0040308c <BUT_init>:

void BUT_init(void){
  40308c:	b590      	push	{r4, r7, lr}
  40308e:	b083      	sub	sp, #12
  403090:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  403092:	200a      	movs	r0, #10
  403094:	4b10      	ldr	r3, [pc, #64]	; (4030d8 <BUT_init+0x4c>)
  403096:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403098:	2209      	movs	r2, #9
  40309a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40309e:	480f      	ldr	r0, [pc, #60]	; (4030dc <BUT_init+0x50>)
  4030a0:	4b0f      	ldr	r3, [pc, #60]	; (4030e0 <BUT_init+0x54>)
  4030a2:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);// INTERRUPCAO
  4030a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4030a8:	480c      	ldr	r0, [pc, #48]	; (4030dc <BUT_init+0x50>)
  4030aa:	4b0e      	ldr	r3, [pc, #56]	; (4030e4 <BUT_init+0x58>)
  4030ac:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button_Handler);
  4030ae:	4b0e      	ldr	r3, [pc, #56]	; (4030e8 <BUT_init+0x5c>)
  4030b0:	9300      	str	r3, [sp, #0]
  4030b2:	2350      	movs	r3, #80	; 0x50
  4030b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4030b8:	210a      	movs	r1, #10
  4030ba:	4808      	ldr	r0, [pc, #32]	; (4030dc <BUT_init+0x50>)
  4030bc:	4c0b      	ldr	r4, [pc, #44]	; (4030ec <BUT_init+0x60>)
  4030be:	47a0      	blx	r4

	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  4030c0:	200a      	movs	r0, #10
  4030c2:	4b0b      	ldr	r3, [pc, #44]	; (4030f0 <BUT_init+0x64>)
  4030c4:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  4030c6:	2101      	movs	r1, #1
  4030c8:	200a      	movs	r0, #10
  4030ca:	4b0a      	ldr	r3, [pc, #40]	; (4030f4 <BUT_init+0x68>)
  4030cc:	4798      	blx	r3
	}
  4030ce:	bf00      	nop
  4030d0:	3704      	adds	r7, #4
  4030d2:	46bd      	mov	sp, r7
  4030d4:	bd90      	pop	{r4, r7, pc}
  4030d6:	bf00      	nop
  4030d8:	004020b9 	.word	0x004020b9
  4030dc:	400e0e00 	.word	0x400e0e00
  4030e0:	004019a5 	.word	0x004019a5
  4030e4:	00401bc1 	.word	0x00401bc1
  4030e8:	004030f9 	.word	0x004030f9
  4030ec:	00401cdd 	.word	0x00401cdd
  4030f0:	00402555 	.word	0x00402555
  4030f4:	00402589 	.word	0x00402589

004030f8 <Button_Handler>:
	
static void Button_Handler(uint32_t id, uint32_t mask){
  4030f8:	b580      	push	{r7, lr}
  4030fa:	b090      	sub	sp, #64	; 0x40
  4030fc:	af00      	add	r7, sp, #0
  4030fe:	6078      	str	r0, [r7, #4]
  403100:	6039      	str	r1, [r7, #0]
		usart_put_string(UART3, "!");
  403102:	490c      	ldr	r1, [pc, #48]	; (403134 <Button_Handler+0x3c>)
  403104:	480c      	ldr	r0, [pc, #48]	; (403138 <Button_Handler+0x40>)
  403106:	4b0d      	ldr	r3, [pc, #52]	; (40313c <Button_Handler+0x44>)
  403108:	4798      	blx	r3
		flag_but = 1;
  40310a:	4b0d      	ldr	r3, [pc, #52]	; (403140 <Button_Handler+0x48>)
  40310c:	2201      	movs	r2, #1
  40310e:	601a      	str	r2, [r3, #0]
		
		char buffer[54];
		sprintf(buffer, "flag butt %d \n", flag_but);
  403110:	4b0b      	ldr	r3, [pc, #44]	; (403140 <Button_Handler+0x48>)
  403112:	681a      	ldr	r2, [r3, #0]
  403114:	f107 0308 	add.w	r3, r7, #8
  403118:	490a      	ldr	r1, [pc, #40]	; (403144 <Button_Handler+0x4c>)
  40311a:	4618      	mov	r0, r3
  40311c:	4b0a      	ldr	r3, [pc, #40]	; (403148 <Button_Handler+0x50>)
  40311e:	4798      	blx	r3
		usart_put_string(USART1, buffer);
  403120:	f107 0308 	add.w	r3, r7, #8
  403124:	4619      	mov	r1, r3
  403126:	4809      	ldr	r0, [pc, #36]	; (40314c <Button_Handler+0x54>)
  403128:	4b04      	ldr	r3, [pc, #16]	; (40313c <Button_Handler+0x44>)
  40312a:	4798      	blx	r3
}
  40312c:	bf00      	nop
  40312e:	3740      	adds	r7, #64	; 0x40
  403130:	46bd      	mov	sp, r7
  403132:	bd80      	pop	{r7, pc}
  403134:	004097ec 	.word	0x004097ec
  403138:	400e1c00 	.word	0x400e1c00
  40313c:	00402c55 	.word	0x00402c55
  403140:	20400a64 	.word	0x20400a64
  403144:	004097f0 	.word	0x004097f0
  403148:	004038ed 	.word	0x004038ed
  40314c:	40028000 	.word	0x40028000

00403150 <main>:


int main (void)
{
  403150:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  403154:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
  403158:	af02      	add	r7, sp, #8
	board_init();
  40315a:	4b80      	ldr	r3, [pc, #512]	; (40335c <main+0x20c>)
  40315c:	4798      	blx	r3
	sysclk_init();
  40315e:	4b80      	ldr	r3, [pc, #512]	; (403360 <main+0x210>)
  403160:	4798      	blx	r3
	ioport_init();
  403162:	4b80      	ldr	r3, [pc, #512]	; (403364 <main+0x214>)
  403164:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403166:	4b80      	ldr	r3, [pc, #512]	; (403368 <main+0x218>)
  403168:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40316c:	605a      	str	r2, [r3, #4]

	delay_init(sysclk_get_cpu_hz());
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
  40316e:	4b7f      	ldr	r3, [pc, #508]	; (40336c <main+0x21c>)
  403170:	4798      	blx	r3
  403172:	4602      	mov	r2, r0
  403174:	4b7e      	ldr	r3, [pc, #504]	; (403370 <main+0x220>)
  403176:	fba3 2302 	umull	r2, r3, r3, r2
  40317a:	099b      	lsrs	r3, r3, #6
  40317c:	4618      	mov	r0, r3
  40317e:	4b7d      	ldr	r3, [pc, #500]	; (403374 <main+0x224>)
  403180:	4798      	blx	r3
	config_console();
  403182:	4b7d      	ldr	r3, [pc, #500]	; (403378 <main+0x228>)
  403184:	4798      	blx	r3
		
	usart_put_string(USART1, "Inicializando...\r\n");
  403186:	497d      	ldr	r1, [pc, #500]	; (40337c <main+0x22c>)
  403188:	487d      	ldr	r0, [pc, #500]	; (403380 <main+0x230>)
  40318a:	4b7e      	ldr	r3, [pc, #504]	; (403384 <main+0x234>)
  40318c:	4798      	blx	r3
	/*
	usart_put_string(USART1, "Config HC05 Server...\r\n");
	hm10_config_server();
	hm10_server_init();
	*/
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  40318e:	497e      	ldr	r1, [pc, #504]	; (403388 <main+0x238>)
  403190:	487b      	ldr	r0, [pc, #492]	; (403380 <main+0x230>)
  403192:	4b7c      	ldr	r3, [pc, #496]	; (403384 <main+0x234>)
  403194:	4798      	blx	r3
	hm10_config_client(); 
  403196:	4b7d      	ldr	r3, [pc, #500]	; (40338c <main+0x23c>)
  403198:	4798      	blx	r3
	hm10_client_init();
  40319a:	4b7d      	ldr	r3, [pc, #500]	; (403390 <main+0x240>)
  40319c:	4798      	blx	r3
	char buffer[1024];
	
	pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
  40319e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4031a2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4031a6:	487b      	ldr	r0, [pc, #492]	; (403394 <main+0x244>)
  4031a8:	4b7b      	ldr	r3, [pc, #492]	; (403398 <main+0x248>)
  4031aa:	4798      	blx	r3
  4031ac:	4602      	mov	r2, r0
  4031ae:	4b7b      	ldr	r3, [pc, #492]	; (40339c <main+0x24c>)
  4031b0:	601a      	str	r2, [r3, #0]
	
	Encoder_init();
  4031b2:	4b7b      	ldr	r3, [pc, #492]	; (4033a0 <main+0x250>)
  4031b4:	4798      	blx	r3
	BUT_init();
  4031b6:	4b7b      	ldr	r3, [pc, #492]	; (4033a4 <main+0x254>)
  4031b8:	4798      	blx	r3

	g_systimer = 0;
  4031ba:	4b7b      	ldr	r3, [pc, #492]	; (4033a8 <main+0x258>)
  4031bc:	2200      	movs	r2, #0
  4031be:	601a      	str	r2, [r3, #0]
	encoderPosCount = 0;
  4031c0:	4b7a      	ldr	r3, [pc, #488]	; (4033ac <main+0x25c>)
  4031c2:	2200      	movs	r2, #0
  4031c4:	601a      	str	r2, [r3, #0]
	flag_encoder = 0;
  4031c6:	4b7a      	ldr	r3, [pc, #488]	; (4033b0 <main+0x260>)
  4031c8:	2200      	movs	r2, #0
  4031ca:	601a      	str	r2, [r3, #0]
	flag_but = 1;
  4031cc:	4b79      	ldr	r3, [pc, #484]	; (4033b4 <main+0x264>)
  4031ce:	2201      	movs	r2, #1
  4031d0:	601a      	str	r2, [r3, #0]
	
	// ADC
	/* inicializa e configura adc */
	config_ADC_TEMP();
  4031d2:	4b79      	ldr	r3, [pc, #484]	; (4033b8 <main+0x268>)
  4031d4:	4798      	blx	r3
		
	/* Output example information. */
	puts(STRING_HEADER);
  4031d6:	4879      	ldr	r0, [pc, #484]	; (4033bc <main+0x26c>)
  4031d8:	4b79      	ldr	r3, [pc, #484]	; (4033c0 <main+0x270>)
  4031da:	4798      	blx	r3
		
	TC_init(TC0, ID_TC0, 0, 5);
  4031dc:	2305      	movs	r3, #5
  4031de:	2200      	movs	r2, #0
  4031e0:	2117      	movs	r1, #23
  4031e2:	4878      	ldr	r0, [pc, #480]	; (4033c4 <main+0x274>)
  4031e4:	4c78      	ldr	r4, [pc, #480]	; (4033c8 <main+0x278>)
  4031e6:	47a0      	blx	r4
		
	pmc_enable_periph_clk(ID_PIOA);
  4031e8:	200a      	movs	r0, #10
  4031ea:	4b78      	ldr	r3, [pc, #480]	; (4033cc <main+0x27c>)
  4031ec:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  4031ee:	2300      	movs	r3, #0
  4031f0:	9300      	str	r3, [sp, #0]
  4031f2:	2300      	movs	r3, #0
  4031f4:	2200      	movs	r2, #0
  4031f6:	2101      	movs	r1, #1
  4031f8:	4875      	ldr	r0, [pc, #468]	; (4033d0 <main+0x280>)
  4031fa:	4c76      	ldr	r4, [pc, #472]	; (4033d4 <main+0x284>)
  4031fc:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  4031fe:	2201      	movs	r2, #1
  403200:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403204:	4872      	ldr	r0, [pc, #456]	; (4033d0 <main+0x280>)
  403206:	4b74      	ldr	r3, [pc, #464]	; (4033d8 <main+0x288>)
  403208:	4798      	blx	r3
		
	/* incializa converso ADC */
	afec_start_software_conversion(AFEC0);
  40320a:	4874      	ldr	r0, [pc, #464]	; (4033dc <main+0x28c>)
  40320c:	4b74      	ldr	r3, [pc, #464]	; (4033e0 <main+0x290>)
  40320e:	4798      	blx	r3
		
	for (int i = 0; i < 16; i++){
  403210:	2300      	movs	r3, #0
  403212:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  403216:	e00a      	b.n	40322e <main+0xde>
		bufferA[i] = 0;
  403218:	4a72      	ldr	r2, [pc, #456]	; (4033e4 <main+0x294>)
  40321a:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  40321e:	2100      	movs	r1, #0
  403220:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 16; i++){
  403224:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  403228:	3301      	adds	r3, #1
  40322a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  40322e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  403232:	2b0f      	cmp	r3, #15
  403234:	ddf0      	ble.n	403218 <main+0xc8>
	}
	for (int i = 0; i < 16; i++){
  403236:	2300      	movs	r3, #0
  403238:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
  40323c:	e00a      	b.n	403254 <main+0x104>
		bufferB[i] = 0;
  40323e:	4a6a      	ldr	r2, [pc, #424]	; (4033e8 <main+0x298>)
  403240:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  403244:	2100      	movs	r1, #0
  403246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 16; i++){
  40324a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  40324e:	3301      	adds	r3, #1
  403250:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
  403254:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  403258:	2b0f      	cmp	r3, #15
  40325a:	ddf0      	ble.n	40323e <main+0xee>
	}
	// final ADC

	while(1) {
		if (flag_but){
  40325c:	4b55      	ldr	r3, [pc, #340]	; (4033b4 <main+0x264>)
  40325e:	681b      	ldr	r3, [r3, #0]
  403260:	2b00      	cmp	r3, #0
  403262:	d0fb      	beq.n	40325c <main+0x10c>
			//usart_put_string(UART3, "OI\n");
			//usart_get_string(UART3, buffer, 1024, 1000);
			//usart_log("main", buffer);
			
			// AFEC
			if(is_conversion_done == true) {
  403264:	4b61      	ldr	r3, [pc, #388]	; (4033ec <main+0x29c>)
  403266:	781b      	ldrb	r3, [r3, #0]
  403268:	b2db      	uxtb	r3, r3
  40326a:	2b00      	cmp	r3, #0
  40326c:	d0f6      	beq.n	40325c <main+0x10c>
				is_conversion_done = false;
  40326e:	4b5f      	ldr	r3, [pc, #380]	; (4033ec <main+0x29c>)
  403270:	2200      	movs	r2, #0
  403272:	701a      	strb	r2, [r3, #0]
				make_buffer(g_ul_value);
  403274:	4b5e      	ldr	r3, [pc, #376]	; (4033f0 <main+0x2a0>)
  403276:	681b      	ldr	r3, [r3, #0]
  403278:	4618      	mov	r0, r3
  40327a:	4b5e      	ldr	r3, [pc, #376]	; (4033f4 <main+0x2a4>)
  40327c:	4798      	blx	r3
				if (!not_full){
  40327e:	4b5e      	ldr	r3, [pc, #376]	; (4033f8 <main+0x2a8>)
  403280:	f993 3000 	ldrsb.w	r3, [r3]
  403284:	2b00      	cmp	r3, #0
  403286:	d124      	bne.n	4032d2 <main+0x182>
					for(uint32_t i = 0; i < 16; i++){
  403288:	2300      	movs	r3, #0
  40328a:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
  40328e:	e01c      	b.n	4032ca <main+0x17a>
						//dacc_write_conversion_data(DACC_BASE, bufferA[i], DACC_CHANNEL);//temporario
						printf("BufferA : %d \r\n", bufferA[i]);
  403290:	4a54      	ldr	r2, [pc, #336]	; (4033e4 <main+0x294>)
  403292:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  403296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40329a:	4619      	mov	r1, r3
  40329c:	4857      	ldr	r0, [pc, #348]	; (4033fc <main+0x2ac>)
  40329e:	4b58      	ldr	r3, [pc, #352]	; (403400 <main+0x2b0>)
  4032a0:	4798      	blx	r3
						sprintf(buffer, "flag before %d \n", bufferA[i]);
  4032a2:	4a50      	ldr	r2, [pc, #320]	; (4033e4 <main+0x294>)
  4032a4:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  4032a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4032ac:	463b      	mov	r3, r7
  4032ae:	4955      	ldr	r1, [pc, #340]	; (403404 <main+0x2b4>)
  4032b0:	4618      	mov	r0, r3
  4032b2:	4b55      	ldr	r3, [pc, #340]	; (403408 <main+0x2b8>)
  4032b4:	4798      	blx	r3
						usart_put_string(USART1, buffer);
  4032b6:	463b      	mov	r3, r7
  4032b8:	4619      	mov	r1, r3
  4032ba:	4831      	ldr	r0, [pc, #196]	; (403380 <main+0x230>)
  4032bc:	4b31      	ldr	r3, [pc, #196]	; (403384 <main+0x234>)
  4032be:	4798      	blx	r3
					for(uint32_t i = 0; i < 16; i++){
  4032c0:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  4032c4:	3301      	adds	r3, #1
  4032c6:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
  4032ca:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  4032ce:	2b0f      	cmp	r3, #15
  4032d0:	d9de      	bls.n	403290 <main+0x140>
					}
				}
						
				if(full_B){
  4032d2:	4b4e      	ldr	r3, [pc, #312]	; (40340c <main+0x2bc>)
  4032d4:	f993 3000 	ldrsb.w	r3, [r3]
  4032d8:	2b00      	cmp	r3, #0
  4032da:	d024      	beq.n	403326 <main+0x1d6>
					for(uint32_t i = 0; i < 16; i++){
  4032dc:	2300      	movs	r3, #0
  4032de:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
  4032e2:	e01c      	b.n	40331e <main+0x1ce>
						//dacc_write_conversion_data(DACC_BASE, bufferB[i], DACC_CHANNEL);//temporario
						printf("BufferB : %d \r\n", bufferB[i]);
  4032e4:	4a40      	ldr	r2, [pc, #256]	; (4033e8 <main+0x298>)
  4032e6:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  4032ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4032ee:	4619      	mov	r1, r3
  4032f0:	4847      	ldr	r0, [pc, #284]	; (403410 <main+0x2c0>)
  4032f2:	4b43      	ldr	r3, [pc, #268]	; (403400 <main+0x2b0>)
  4032f4:	4798      	blx	r3
						sprintf(buffer, "flag before %d \n", bufferB[i]);
  4032f6:	4a3c      	ldr	r2, [pc, #240]	; (4033e8 <main+0x298>)
  4032f8:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  4032fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  403300:	463b      	mov	r3, r7
  403302:	4940      	ldr	r1, [pc, #256]	; (403404 <main+0x2b4>)
  403304:	4618      	mov	r0, r3
  403306:	4b40      	ldr	r3, [pc, #256]	; (403408 <main+0x2b8>)
  403308:	4798      	blx	r3
						usart_put_string(USART1, buffer);
  40330a:	463b      	mov	r3, r7
  40330c:	4619      	mov	r1, r3
  40330e:	481c      	ldr	r0, [pc, #112]	; (403380 <main+0x230>)
  403310:	4b1c      	ldr	r3, [pc, #112]	; (403384 <main+0x234>)
  403312:	4798      	blx	r3
					for(uint32_t i = 0; i < 16; i++){
  403314:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  403318:	3301      	adds	r3, #1
  40331a:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
  40331e:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  403322:	2b0f      	cmp	r3, #15
  403324:	d9de      	bls.n	4032e4 <main+0x194>
					}
				}
				//printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
						
				//afec_start_software_conversion(AFEC0);
				delay_ms(1);
  403326:	4b11      	ldr	r3, [pc, #68]	; (40336c <main+0x21c>)
  403328:	4798      	blx	r3
  40332a:	4603      	mov	r3, r0
  40332c:	f04f 0400 	mov.w	r4, #0
  403330:	f241 712b 	movw	r1, #5931	; 0x172b
  403334:	f04f 0200 	mov.w	r2, #0
  403338:	eb13 0b01 	adds.w	fp, r3, r1
  40333c:	eb44 0c02 	adc.w	ip, r4, r2
  403340:	4658      	mov	r0, fp
  403342:	4661      	mov	r1, ip
  403344:	4c33      	ldr	r4, [pc, #204]	; (403414 <main+0x2c4>)
  403346:	f241 722c 	movw	r2, #5932	; 0x172c
  40334a:	f04f 0300 	mov.w	r3, #0
  40334e:	47a0      	blx	r4
  403350:	4603      	mov	r3, r0
  403352:	460c      	mov	r4, r1
  403354:	4618      	mov	r0, r3
  403356:	4b30      	ldr	r3, [pc, #192]	; (403418 <main+0x2c8>)
  403358:	4798      	blx	r3
		if (flag_but){
  40335a:	e77f      	b.n	40325c <main+0x10c>
  40335c:	00401779 	.word	0x00401779
  403360:	00401345 	.word	0x00401345
  403364:	00402825 	.word	0x00402825
  403368:	400e1850 	.word	0x400e1850
  40336c:	004027e1 	.word	0x004027e1
  403370:	10624dd3 	.word	0x10624dd3
  403374:	004025dd 	.word	0x004025dd
  403378:	00402d79 	.word	0x00402d79
  40337c:	00409800 	.word	0x00409800
  403380:	40028000 	.word	0x40028000
  403384:	00402c55 	.word	0x00402c55
  403388:	00409814 	.word	0x00409814
  40338c:	00402dc1 	.word	0x00402dc1
  403390:	00402e31 	.word	0x00402e31
  403394:	400e1400 	.word	0x400e1400
  403398:	0040184d 	.word	0x0040184d
  40339c:	20400b84 	.word	0x20400b84
  4033a0:	00402f6d 	.word	0x00402f6d
  4033a4:	0040308d 	.word	0x0040308d
  4033a8:	20400a58 	.word	0x20400a58
  4033ac:	20400a5c 	.word	0x20400a5c
  4033b0:	20400a60 	.word	0x20400a60
  4033b4:	20400a64 	.word	0x20400a64
  4033b8:	00402ad9 	.word	0x00402ad9
  4033bc:	0040982c 	.word	0x0040982c
  4033c0:	004038dd 	.word	0x004038dd
  4033c4:	4000c000 	.word	0x4000c000
  4033c8:	00402b99 	.word	0x00402b99
  4033cc:	004020b9 	.word	0x004020b9
  4033d0:	400e0e00 	.word	0x400e0e00
  4033d4:	00401a25 	.word	0x00401a25
  4033d8:	00401893 	.word	0x00401893
  4033dc:	4003c000 	.word	0x4003c000
  4033e0:	00402681 	.word	0x00402681
  4033e4:	20400b88 	.word	0x20400b88
  4033e8:	20400b44 	.word	0x20400b44
  4033ec:	20400a68 	.word	0x20400a68
  4033f0:	20400a6c 	.word	0x20400a6c
  4033f4:	00402a41 	.word	0x00402a41
  4033f8:	20400010 	.word	0x20400010
  4033fc:	0040988c 	.word	0x0040988c
  403400:	0040377d 	.word	0x0040377d
  403404:	004097d8 	.word	0x004097d8
  403408:	004038ed 	.word	0x004038ed
  40340c:	20400a78 	.word	0x20400a78
  403410:	0040989c 	.word	0x0040989c
  403414:	0040341d 	.word	0x0040341d
  403418:	20400001 	.word	0x20400001

0040341c <__aeabi_uldivmod>:
  40341c:	b953      	cbnz	r3, 403434 <__aeabi_uldivmod+0x18>
  40341e:	b94a      	cbnz	r2, 403434 <__aeabi_uldivmod+0x18>
  403420:	2900      	cmp	r1, #0
  403422:	bf08      	it	eq
  403424:	2800      	cmpeq	r0, #0
  403426:	bf1c      	itt	ne
  403428:	f04f 31ff 	movne.w	r1, #4294967295
  40342c:	f04f 30ff 	movne.w	r0, #4294967295
  403430:	f000 b97a 	b.w	403728 <__aeabi_idiv0>
  403434:	f1ad 0c08 	sub.w	ip, sp, #8
  403438:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40343c:	f000 f806 	bl	40344c <__udivmoddi4>
  403440:	f8dd e004 	ldr.w	lr, [sp, #4]
  403444:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403448:	b004      	add	sp, #16
  40344a:	4770      	bx	lr

0040344c <__udivmoddi4>:
  40344c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403450:	468c      	mov	ip, r1
  403452:	460d      	mov	r5, r1
  403454:	4604      	mov	r4, r0
  403456:	9e08      	ldr	r6, [sp, #32]
  403458:	2b00      	cmp	r3, #0
  40345a:	d151      	bne.n	403500 <__udivmoddi4+0xb4>
  40345c:	428a      	cmp	r2, r1
  40345e:	4617      	mov	r7, r2
  403460:	d96d      	bls.n	40353e <__udivmoddi4+0xf2>
  403462:	fab2 fe82 	clz	lr, r2
  403466:	f1be 0f00 	cmp.w	lr, #0
  40346a:	d00b      	beq.n	403484 <__udivmoddi4+0x38>
  40346c:	f1ce 0c20 	rsb	ip, lr, #32
  403470:	fa01 f50e 	lsl.w	r5, r1, lr
  403474:	fa20 fc0c 	lsr.w	ip, r0, ip
  403478:	fa02 f70e 	lsl.w	r7, r2, lr
  40347c:	ea4c 0c05 	orr.w	ip, ip, r5
  403480:	fa00 f40e 	lsl.w	r4, r0, lr
  403484:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403488:	0c25      	lsrs	r5, r4, #16
  40348a:	fbbc f8fa 	udiv	r8, ip, sl
  40348e:	fa1f f987 	uxth.w	r9, r7
  403492:	fb0a cc18 	mls	ip, sl, r8, ip
  403496:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40349a:	fb08 f309 	mul.w	r3, r8, r9
  40349e:	42ab      	cmp	r3, r5
  4034a0:	d90a      	bls.n	4034b8 <__udivmoddi4+0x6c>
  4034a2:	19ed      	adds	r5, r5, r7
  4034a4:	f108 32ff 	add.w	r2, r8, #4294967295
  4034a8:	f080 8123 	bcs.w	4036f2 <__udivmoddi4+0x2a6>
  4034ac:	42ab      	cmp	r3, r5
  4034ae:	f240 8120 	bls.w	4036f2 <__udivmoddi4+0x2a6>
  4034b2:	f1a8 0802 	sub.w	r8, r8, #2
  4034b6:	443d      	add	r5, r7
  4034b8:	1aed      	subs	r5, r5, r3
  4034ba:	b2a4      	uxth	r4, r4
  4034bc:	fbb5 f0fa 	udiv	r0, r5, sl
  4034c0:	fb0a 5510 	mls	r5, sl, r0, r5
  4034c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4034c8:	fb00 f909 	mul.w	r9, r0, r9
  4034cc:	45a1      	cmp	r9, r4
  4034ce:	d909      	bls.n	4034e4 <__udivmoddi4+0x98>
  4034d0:	19e4      	adds	r4, r4, r7
  4034d2:	f100 33ff 	add.w	r3, r0, #4294967295
  4034d6:	f080 810a 	bcs.w	4036ee <__udivmoddi4+0x2a2>
  4034da:	45a1      	cmp	r9, r4
  4034dc:	f240 8107 	bls.w	4036ee <__udivmoddi4+0x2a2>
  4034e0:	3802      	subs	r0, #2
  4034e2:	443c      	add	r4, r7
  4034e4:	eba4 0409 	sub.w	r4, r4, r9
  4034e8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4034ec:	2100      	movs	r1, #0
  4034ee:	2e00      	cmp	r6, #0
  4034f0:	d061      	beq.n	4035b6 <__udivmoddi4+0x16a>
  4034f2:	fa24 f40e 	lsr.w	r4, r4, lr
  4034f6:	2300      	movs	r3, #0
  4034f8:	6034      	str	r4, [r6, #0]
  4034fa:	6073      	str	r3, [r6, #4]
  4034fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403500:	428b      	cmp	r3, r1
  403502:	d907      	bls.n	403514 <__udivmoddi4+0xc8>
  403504:	2e00      	cmp	r6, #0
  403506:	d054      	beq.n	4035b2 <__udivmoddi4+0x166>
  403508:	2100      	movs	r1, #0
  40350a:	e886 0021 	stmia.w	r6, {r0, r5}
  40350e:	4608      	mov	r0, r1
  403510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403514:	fab3 f183 	clz	r1, r3
  403518:	2900      	cmp	r1, #0
  40351a:	f040 808e 	bne.w	40363a <__udivmoddi4+0x1ee>
  40351e:	42ab      	cmp	r3, r5
  403520:	d302      	bcc.n	403528 <__udivmoddi4+0xdc>
  403522:	4282      	cmp	r2, r0
  403524:	f200 80fa 	bhi.w	40371c <__udivmoddi4+0x2d0>
  403528:	1a84      	subs	r4, r0, r2
  40352a:	eb65 0503 	sbc.w	r5, r5, r3
  40352e:	2001      	movs	r0, #1
  403530:	46ac      	mov	ip, r5
  403532:	2e00      	cmp	r6, #0
  403534:	d03f      	beq.n	4035b6 <__udivmoddi4+0x16a>
  403536:	e886 1010 	stmia.w	r6, {r4, ip}
  40353a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40353e:	b912      	cbnz	r2, 403546 <__udivmoddi4+0xfa>
  403540:	2701      	movs	r7, #1
  403542:	fbb7 f7f2 	udiv	r7, r7, r2
  403546:	fab7 fe87 	clz	lr, r7
  40354a:	f1be 0f00 	cmp.w	lr, #0
  40354e:	d134      	bne.n	4035ba <__udivmoddi4+0x16e>
  403550:	1beb      	subs	r3, r5, r7
  403552:	0c3a      	lsrs	r2, r7, #16
  403554:	fa1f fc87 	uxth.w	ip, r7
  403558:	2101      	movs	r1, #1
  40355a:	fbb3 f8f2 	udiv	r8, r3, r2
  40355e:	0c25      	lsrs	r5, r4, #16
  403560:	fb02 3318 	mls	r3, r2, r8, r3
  403564:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403568:	fb0c f308 	mul.w	r3, ip, r8
  40356c:	42ab      	cmp	r3, r5
  40356e:	d907      	bls.n	403580 <__udivmoddi4+0x134>
  403570:	19ed      	adds	r5, r5, r7
  403572:	f108 30ff 	add.w	r0, r8, #4294967295
  403576:	d202      	bcs.n	40357e <__udivmoddi4+0x132>
  403578:	42ab      	cmp	r3, r5
  40357a:	f200 80d1 	bhi.w	403720 <__udivmoddi4+0x2d4>
  40357e:	4680      	mov	r8, r0
  403580:	1aed      	subs	r5, r5, r3
  403582:	b2a3      	uxth	r3, r4
  403584:	fbb5 f0f2 	udiv	r0, r5, r2
  403588:	fb02 5510 	mls	r5, r2, r0, r5
  40358c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403590:	fb0c fc00 	mul.w	ip, ip, r0
  403594:	45a4      	cmp	ip, r4
  403596:	d907      	bls.n	4035a8 <__udivmoddi4+0x15c>
  403598:	19e4      	adds	r4, r4, r7
  40359a:	f100 33ff 	add.w	r3, r0, #4294967295
  40359e:	d202      	bcs.n	4035a6 <__udivmoddi4+0x15a>
  4035a0:	45a4      	cmp	ip, r4
  4035a2:	f200 80b8 	bhi.w	403716 <__udivmoddi4+0x2ca>
  4035a6:	4618      	mov	r0, r3
  4035a8:	eba4 040c 	sub.w	r4, r4, ip
  4035ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4035b0:	e79d      	b.n	4034ee <__udivmoddi4+0xa2>
  4035b2:	4631      	mov	r1, r6
  4035b4:	4630      	mov	r0, r6
  4035b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035ba:	f1ce 0420 	rsb	r4, lr, #32
  4035be:	fa05 f30e 	lsl.w	r3, r5, lr
  4035c2:	fa07 f70e 	lsl.w	r7, r7, lr
  4035c6:	fa20 f804 	lsr.w	r8, r0, r4
  4035ca:	0c3a      	lsrs	r2, r7, #16
  4035cc:	fa25 f404 	lsr.w	r4, r5, r4
  4035d0:	ea48 0803 	orr.w	r8, r8, r3
  4035d4:	fbb4 f1f2 	udiv	r1, r4, r2
  4035d8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4035dc:	fb02 4411 	mls	r4, r2, r1, r4
  4035e0:	fa1f fc87 	uxth.w	ip, r7
  4035e4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4035e8:	fb01 f30c 	mul.w	r3, r1, ip
  4035ec:	42ab      	cmp	r3, r5
  4035ee:	fa00 f40e 	lsl.w	r4, r0, lr
  4035f2:	d909      	bls.n	403608 <__udivmoddi4+0x1bc>
  4035f4:	19ed      	adds	r5, r5, r7
  4035f6:	f101 30ff 	add.w	r0, r1, #4294967295
  4035fa:	f080 808a 	bcs.w	403712 <__udivmoddi4+0x2c6>
  4035fe:	42ab      	cmp	r3, r5
  403600:	f240 8087 	bls.w	403712 <__udivmoddi4+0x2c6>
  403604:	3902      	subs	r1, #2
  403606:	443d      	add	r5, r7
  403608:	1aeb      	subs	r3, r5, r3
  40360a:	fa1f f588 	uxth.w	r5, r8
  40360e:	fbb3 f0f2 	udiv	r0, r3, r2
  403612:	fb02 3310 	mls	r3, r2, r0, r3
  403616:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40361a:	fb00 f30c 	mul.w	r3, r0, ip
  40361e:	42ab      	cmp	r3, r5
  403620:	d907      	bls.n	403632 <__udivmoddi4+0x1e6>
  403622:	19ed      	adds	r5, r5, r7
  403624:	f100 38ff 	add.w	r8, r0, #4294967295
  403628:	d26f      	bcs.n	40370a <__udivmoddi4+0x2be>
  40362a:	42ab      	cmp	r3, r5
  40362c:	d96d      	bls.n	40370a <__udivmoddi4+0x2be>
  40362e:	3802      	subs	r0, #2
  403630:	443d      	add	r5, r7
  403632:	1aeb      	subs	r3, r5, r3
  403634:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403638:	e78f      	b.n	40355a <__udivmoddi4+0x10e>
  40363a:	f1c1 0720 	rsb	r7, r1, #32
  40363e:	fa22 f807 	lsr.w	r8, r2, r7
  403642:	408b      	lsls	r3, r1
  403644:	fa05 f401 	lsl.w	r4, r5, r1
  403648:	ea48 0303 	orr.w	r3, r8, r3
  40364c:	fa20 fe07 	lsr.w	lr, r0, r7
  403650:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403654:	40fd      	lsrs	r5, r7
  403656:	ea4e 0e04 	orr.w	lr, lr, r4
  40365a:	fbb5 f9fc 	udiv	r9, r5, ip
  40365e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403662:	fb0c 5519 	mls	r5, ip, r9, r5
  403666:	fa1f f883 	uxth.w	r8, r3
  40366a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40366e:	fb09 f408 	mul.w	r4, r9, r8
  403672:	42ac      	cmp	r4, r5
  403674:	fa02 f201 	lsl.w	r2, r2, r1
  403678:	fa00 fa01 	lsl.w	sl, r0, r1
  40367c:	d908      	bls.n	403690 <__udivmoddi4+0x244>
  40367e:	18ed      	adds	r5, r5, r3
  403680:	f109 30ff 	add.w	r0, r9, #4294967295
  403684:	d243      	bcs.n	40370e <__udivmoddi4+0x2c2>
  403686:	42ac      	cmp	r4, r5
  403688:	d941      	bls.n	40370e <__udivmoddi4+0x2c2>
  40368a:	f1a9 0902 	sub.w	r9, r9, #2
  40368e:	441d      	add	r5, r3
  403690:	1b2d      	subs	r5, r5, r4
  403692:	fa1f fe8e 	uxth.w	lr, lr
  403696:	fbb5 f0fc 	udiv	r0, r5, ip
  40369a:	fb0c 5510 	mls	r5, ip, r0, r5
  40369e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4036a2:	fb00 f808 	mul.w	r8, r0, r8
  4036a6:	45a0      	cmp	r8, r4
  4036a8:	d907      	bls.n	4036ba <__udivmoddi4+0x26e>
  4036aa:	18e4      	adds	r4, r4, r3
  4036ac:	f100 35ff 	add.w	r5, r0, #4294967295
  4036b0:	d229      	bcs.n	403706 <__udivmoddi4+0x2ba>
  4036b2:	45a0      	cmp	r8, r4
  4036b4:	d927      	bls.n	403706 <__udivmoddi4+0x2ba>
  4036b6:	3802      	subs	r0, #2
  4036b8:	441c      	add	r4, r3
  4036ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4036be:	eba4 0408 	sub.w	r4, r4, r8
  4036c2:	fba0 8902 	umull	r8, r9, r0, r2
  4036c6:	454c      	cmp	r4, r9
  4036c8:	46c6      	mov	lr, r8
  4036ca:	464d      	mov	r5, r9
  4036cc:	d315      	bcc.n	4036fa <__udivmoddi4+0x2ae>
  4036ce:	d012      	beq.n	4036f6 <__udivmoddi4+0x2aa>
  4036d0:	b156      	cbz	r6, 4036e8 <__udivmoddi4+0x29c>
  4036d2:	ebba 030e 	subs.w	r3, sl, lr
  4036d6:	eb64 0405 	sbc.w	r4, r4, r5
  4036da:	fa04 f707 	lsl.w	r7, r4, r7
  4036de:	40cb      	lsrs	r3, r1
  4036e0:	431f      	orrs	r7, r3
  4036e2:	40cc      	lsrs	r4, r1
  4036e4:	6037      	str	r7, [r6, #0]
  4036e6:	6074      	str	r4, [r6, #4]
  4036e8:	2100      	movs	r1, #0
  4036ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4036ee:	4618      	mov	r0, r3
  4036f0:	e6f8      	b.n	4034e4 <__udivmoddi4+0x98>
  4036f2:	4690      	mov	r8, r2
  4036f4:	e6e0      	b.n	4034b8 <__udivmoddi4+0x6c>
  4036f6:	45c2      	cmp	sl, r8
  4036f8:	d2ea      	bcs.n	4036d0 <__udivmoddi4+0x284>
  4036fa:	ebb8 0e02 	subs.w	lr, r8, r2
  4036fe:	eb69 0503 	sbc.w	r5, r9, r3
  403702:	3801      	subs	r0, #1
  403704:	e7e4      	b.n	4036d0 <__udivmoddi4+0x284>
  403706:	4628      	mov	r0, r5
  403708:	e7d7      	b.n	4036ba <__udivmoddi4+0x26e>
  40370a:	4640      	mov	r0, r8
  40370c:	e791      	b.n	403632 <__udivmoddi4+0x1e6>
  40370e:	4681      	mov	r9, r0
  403710:	e7be      	b.n	403690 <__udivmoddi4+0x244>
  403712:	4601      	mov	r1, r0
  403714:	e778      	b.n	403608 <__udivmoddi4+0x1bc>
  403716:	3802      	subs	r0, #2
  403718:	443c      	add	r4, r7
  40371a:	e745      	b.n	4035a8 <__udivmoddi4+0x15c>
  40371c:	4608      	mov	r0, r1
  40371e:	e708      	b.n	403532 <__udivmoddi4+0xe6>
  403720:	f1a8 0802 	sub.w	r8, r8, #2
  403724:	443d      	add	r5, r7
  403726:	e72b      	b.n	403580 <__udivmoddi4+0x134>

00403728 <__aeabi_idiv0>:
  403728:	4770      	bx	lr
  40372a:	bf00      	nop

0040372c <__libc_init_array>:
  40372c:	b570      	push	{r4, r5, r6, lr}
  40372e:	4e0f      	ldr	r6, [pc, #60]	; (40376c <__libc_init_array+0x40>)
  403730:	4d0f      	ldr	r5, [pc, #60]	; (403770 <__libc_init_array+0x44>)
  403732:	1b76      	subs	r6, r6, r5
  403734:	10b6      	asrs	r6, r6, #2
  403736:	bf18      	it	ne
  403738:	2400      	movne	r4, #0
  40373a:	d005      	beq.n	403748 <__libc_init_array+0x1c>
  40373c:	3401      	adds	r4, #1
  40373e:	f855 3b04 	ldr.w	r3, [r5], #4
  403742:	4798      	blx	r3
  403744:	42a6      	cmp	r6, r4
  403746:	d1f9      	bne.n	40373c <__libc_init_array+0x10>
  403748:	4e0a      	ldr	r6, [pc, #40]	; (403774 <__libc_init_array+0x48>)
  40374a:	4d0b      	ldr	r5, [pc, #44]	; (403778 <__libc_init_array+0x4c>)
  40374c:	1b76      	subs	r6, r6, r5
  40374e:	f006 fa03 	bl	409b58 <_init>
  403752:	10b6      	asrs	r6, r6, #2
  403754:	bf18      	it	ne
  403756:	2400      	movne	r4, #0
  403758:	d006      	beq.n	403768 <__libc_init_array+0x3c>
  40375a:	3401      	adds	r4, #1
  40375c:	f855 3b04 	ldr.w	r3, [r5], #4
  403760:	4798      	blx	r3
  403762:	42a6      	cmp	r6, r4
  403764:	d1f9      	bne.n	40375a <__libc_init_array+0x2e>
  403766:	bd70      	pop	{r4, r5, r6, pc}
  403768:	bd70      	pop	{r4, r5, r6, pc}
  40376a:	bf00      	nop
  40376c:	00409b64 	.word	0x00409b64
  403770:	00409b64 	.word	0x00409b64
  403774:	00409b6c 	.word	0x00409b6c
  403778:	00409b64 	.word	0x00409b64

0040377c <iprintf>:
  40377c:	b40f      	push	{r0, r1, r2, r3}
  40377e:	b500      	push	{lr}
  403780:	4907      	ldr	r1, [pc, #28]	; (4037a0 <iprintf+0x24>)
  403782:	b083      	sub	sp, #12
  403784:	ab04      	add	r3, sp, #16
  403786:	6808      	ldr	r0, [r1, #0]
  403788:	f853 2b04 	ldr.w	r2, [r3], #4
  40378c:	6881      	ldr	r1, [r0, #8]
  40378e:	9301      	str	r3, [sp, #4]
  403790:	f001 fbb2 	bl	404ef8 <_vfiprintf_r>
  403794:	b003      	add	sp, #12
  403796:	f85d eb04 	ldr.w	lr, [sp], #4
  40379a:	b004      	add	sp, #16
  40379c:	4770      	bx	lr
  40379e:	bf00      	nop
  4037a0:	20400014 	.word	0x20400014

004037a4 <memset>:
  4037a4:	b470      	push	{r4, r5, r6}
  4037a6:	0786      	lsls	r6, r0, #30
  4037a8:	d046      	beq.n	403838 <memset+0x94>
  4037aa:	1e54      	subs	r4, r2, #1
  4037ac:	2a00      	cmp	r2, #0
  4037ae:	d041      	beq.n	403834 <memset+0x90>
  4037b0:	b2ca      	uxtb	r2, r1
  4037b2:	4603      	mov	r3, r0
  4037b4:	e002      	b.n	4037bc <memset+0x18>
  4037b6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4037ba:	d33b      	bcc.n	403834 <memset+0x90>
  4037bc:	f803 2b01 	strb.w	r2, [r3], #1
  4037c0:	079d      	lsls	r5, r3, #30
  4037c2:	d1f8      	bne.n	4037b6 <memset+0x12>
  4037c4:	2c03      	cmp	r4, #3
  4037c6:	d92e      	bls.n	403826 <memset+0x82>
  4037c8:	b2cd      	uxtb	r5, r1
  4037ca:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4037ce:	2c0f      	cmp	r4, #15
  4037d0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4037d4:	d919      	bls.n	40380a <memset+0x66>
  4037d6:	f103 0210 	add.w	r2, r3, #16
  4037da:	4626      	mov	r6, r4
  4037dc:	3e10      	subs	r6, #16
  4037de:	2e0f      	cmp	r6, #15
  4037e0:	f842 5c10 	str.w	r5, [r2, #-16]
  4037e4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4037e8:	f842 5c08 	str.w	r5, [r2, #-8]
  4037ec:	f842 5c04 	str.w	r5, [r2, #-4]
  4037f0:	f102 0210 	add.w	r2, r2, #16
  4037f4:	d8f2      	bhi.n	4037dc <memset+0x38>
  4037f6:	f1a4 0210 	sub.w	r2, r4, #16
  4037fa:	f022 020f 	bic.w	r2, r2, #15
  4037fe:	f004 040f 	and.w	r4, r4, #15
  403802:	3210      	adds	r2, #16
  403804:	2c03      	cmp	r4, #3
  403806:	4413      	add	r3, r2
  403808:	d90d      	bls.n	403826 <memset+0x82>
  40380a:	461e      	mov	r6, r3
  40380c:	4622      	mov	r2, r4
  40380e:	3a04      	subs	r2, #4
  403810:	2a03      	cmp	r2, #3
  403812:	f846 5b04 	str.w	r5, [r6], #4
  403816:	d8fa      	bhi.n	40380e <memset+0x6a>
  403818:	1f22      	subs	r2, r4, #4
  40381a:	f022 0203 	bic.w	r2, r2, #3
  40381e:	3204      	adds	r2, #4
  403820:	4413      	add	r3, r2
  403822:	f004 0403 	and.w	r4, r4, #3
  403826:	b12c      	cbz	r4, 403834 <memset+0x90>
  403828:	b2c9      	uxtb	r1, r1
  40382a:	441c      	add	r4, r3
  40382c:	f803 1b01 	strb.w	r1, [r3], #1
  403830:	429c      	cmp	r4, r3
  403832:	d1fb      	bne.n	40382c <memset+0x88>
  403834:	bc70      	pop	{r4, r5, r6}
  403836:	4770      	bx	lr
  403838:	4614      	mov	r4, r2
  40383a:	4603      	mov	r3, r0
  40383c:	e7c2      	b.n	4037c4 <memset+0x20>
  40383e:	bf00      	nop

00403840 <_puts_r>:
  403840:	b5f0      	push	{r4, r5, r6, r7, lr}
  403842:	4605      	mov	r5, r0
  403844:	b089      	sub	sp, #36	; 0x24
  403846:	4608      	mov	r0, r1
  403848:	460c      	mov	r4, r1
  40384a:	f000 f879 	bl	403940 <strlen>
  40384e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403850:	4f21      	ldr	r7, [pc, #132]	; (4038d8 <_puts_r+0x98>)
  403852:	9404      	str	r4, [sp, #16]
  403854:	2601      	movs	r6, #1
  403856:	1c44      	adds	r4, r0, #1
  403858:	a904      	add	r1, sp, #16
  40385a:	2202      	movs	r2, #2
  40385c:	9403      	str	r4, [sp, #12]
  40385e:	9005      	str	r0, [sp, #20]
  403860:	68ac      	ldr	r4, [r5, #8]
  403862:	9706      	str	r7, [sp, #24]
  403864:	9607      	str	r6, [sp, #28]
  403866:	9101      	str	r1, [sp, #4]
  403868:	9202      	str	r2, [sp, #8]
  40386a:	b353      	cbz	r3, 4038c2 <_puts_r+0x82>
  40386c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40386e:	f013 0f01 	tst.w	r3, #1
  403872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403876:	b29a      	uxth	r2, r3
  403878:	d101      	bne.n	40387e <_puts_r+0x3e>
  40387a:	0590      	lsls	r0, r2, #22
  40387c:	d525      	bpl.n	4038ca <_puts_r+0x8a>
  40387e:	0491      	lsls	r1, r2, #18
  403880:	d406      	bmi.n	403890 <_puts_r+0x50>
  403882:	6e62      	ldr	r2, [r4, #100]	; 0x64
  403884:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403888:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40388c:	81a3      	strh	r3, [r4, #12]
  40388e:	6662      	str	r2, [r4, #100]	; 0x64
  403890:	4628      	mov	r0, r5
  403892:	aa01      	add	r2, sp, #4
  403894:	4621      	mov	r1, r4
  403896:	f003 fcf1 	bl	40727c <__sfvwrite_r>
  40389a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40389c:	2800      	cmp	r0, #0
  40389e:	bf0c      	ite	eq
  4038a0:	250a      	moveq	r5, #10
  4038a2:	f04f 35ff 	movne.w	r5, #4294967295
  4038a6:	07da      	lsls	r2, r3, #31
  4038a8:	d402      	bmi.n	4038b0 <_puts_r+0x70>
  4038aa:	89a3      	ldrh	r3, [r4, #12]
  4038ac:	059b      	lsls	r3, r3, #22
  4038ae:	d502      	bpl.n	4038b6 <_puts_r+0x76>
  4038b0:	4628      	mov	r0, r5
  4038b2:	b009      	add	sp, #36	; 0x24
  4038b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4038b8:	f003 fea4 	bl	407604 <__retarget_lock_release_recursive>
  4038bc:	4628      	mov	r0, r5
  4038be:	b009      	add	sp, #36	; 0x24
  4038c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038c2:	4628      	mov	r0, r5
  4038c4:	f003 face 	bl	406e64 <__sinit>
  4038c8:	e7d0      	b.n	40386c <_puts_r+0x2c>
  4038ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4038cc:	f003 fe98 	bl	407600 <__retarget_lock_acquire_recursive>
  4038d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038d4:	b29a      	uxth	r2, r3
  4038d6:	e7d2      	b.n	40387e <_puts_r+0x3e>
  4038d8:	004098b0 	.word	0x004098b0

004038dc <puts>:
  4038dc:	4b02      	ldr	r3, [pc, #8]	; (4038e8 <puts+0xc>)
  4038de:	4601      	mov	r1, r0
  4038e0:	6818      	ldr	r0, [r3, #0]
  4038e2:	f7ff bfad 	b.w	403840 <_puts_r>
  4038e6:	bf00      	nop
  4038e8:	20400014 	.word	0x20400014

004038ec <sprintf>:
  4038ec:	b40e      	push	{r1, r2, r3}
  4038ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  4038f0:	b09c      	sub	sp, #112	; 0x70
  4038f2:	ab21      	add	r3, sp, #132	; 0x84
  4038f4:	490f      	ldr	r1, [pc, #60]	; (403934 <sprintf+0x48>)
  4038f6:	f853 2b04 	ldr.w	r2, [r3], #4
  4038fa:	9301      	str	r3, [sp, #4]
  4038fc:	4605      	mov	r5, r0
  4038fe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403902:	6808      	ldr	r0, [r1, #0]
  403904:	9502      	str	r5, [sp, #8]
  403906:	f44f 7702 	mov.w	r7, #520	; 0x208
  40390a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40390e:	a902      	add	r1, sp, #8
  403910:	9506      	str	r5, [sp, #24]
  403912:	f8ad 7014 	strh.w	r7, [sp, #20]
  403916:	9404      	str	r4, [sp, #16]
  403918:	9407      	str	r4, [sp, #28]
  40391a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40391e:	f000 f87d 	bl	403a1c <_svfprintf_r>
  403922:	9b02      	ldr	r3, [sp, #8]
  403924:	2200      	movs	r2, #0
  403926:	701a      	strb	r2, [r3, #0]
  403928:	b01c      	add	sp, #112	; 0x70
  40392a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40392e:	b003      	add	sp, #12
  403930:	4770      	bx	lr
  403932:	bf00      	nop
  403934:	20400014 	.word	0x20400014
	...

00403940 <strlen>:
  403940:	f890 f000 	pld	[r0]
  403944:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403948:	f020 0107 	bic.w	r1, r0, #7
  40394c:	f06f 0c00 	mvn.w	ip, #0
  403950:	f010 0407 	ands.w	r4, r0, #7
  403954:	f891 f020 	pld	[r1, #32]
  403958:	f040 8049 	bne.w	4039ee <strlen+0xae>
  40395c:	f04f 0400 	mov.w	r4, #0
  403960:	f06f 0007 	mvn.w	r0, #7
  403964:	e9d1 2300 	ldrd	r2, r3, [r1]
  403968:	f891 f040 	pld	[r1, #64]	; 0x40
  40396c:	f100 0008 	add.w	r0, r0, #8
  403970:	fa82 f24c 	uadd8	r2, r2, ip
  403974:	faa4 f28c 	sel	r2, r4, ip
  403978:	fa83 f34c 	uadd8	r3, r3, ip
  40397c:	faa2 f38c 	sel	r3, r2, ip
  403980:	bb4b      	cbnz	r3, 4039d6 <strlen+0x96>
  403982:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403986:	fa82 f24c 	uadd8	r2, r2, ip
  40398a:	f100 0008 	add.w	r0, r0, #8
  40398e:	faa4 f28c 	sel	r2, r4, ip
  403992:	fa83 f34c 	uadd8	r3, r3, ip
  403996:	faa2 f38c 	sel	r3, r2, ip
  40399a:	b9e3      	cbnz	r3, 4039d6 <strlen+0x96>
  40399c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4039a0:	fa82 f24c 	uadd8	r2, r2, ip
  4039a4:	f100 0008 	add.w	r0, r0, #8
  4039a8:	faa4 f28c 	sel	r2, r4, ip
  4039ac:	fa83 f34c 	uadd8	r3, r3, ip
  4039b0:	faa2 f38c 	sel	r3, r2, ip
  4039b4:	b97b      	cbnz	r3, 4039d6 <strlen+0x96>
  4039b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4039ba:	f101 0120 	add.w	r1, r1, #32
  4039be:	fa82 f24c 	uadd8	r2, r2, ip
  4039c2:	f100 0008 	add.w	r0, r0, #8
  4039c6:	faa4 f28c 	sel	r2, r4, ip
  4039ca:	fa83 f34c 	uadd8	r3, r3, ip
  4039ce:	faa2 f38c 	sel	r3, r2, ip
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	d0c6      	beq.n	403964 <strlen+0x24>
  4039d6:	2a00      	cmp	r2, #0
  4039d8:	bf04      	itt	eq
  4039da:	3004      	addeq	r0, #4
  4039dc:	461a      	moveq	r2, r3
  4039de:	ba12      	rev	r2, r2
  4039e0:	fab2 f282 	clz	r2, r2
  4039e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4039e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4039ec:	4770      	bx	lr
  4039ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4039f2:	f004 0503 	and.w	r5, r4, #3
  4039f6:	f1c4 0000 	rsb	r0, r4, #0
  4039fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4039fe:	f014 0f04 	tst.w	r4, #4
  403a02:	f891 f040 	pld	[r1, #64]	; 0x40
  403a06:	fa0c f505 	lsl.w	r5, ip, r5
  403a0a:	ea62 0205 	orn	r2, r2, r5
  403a0e:	bf1c      	itt	ne
  403a10:	ea63 0305 	ornne	r3, r3, r5
  403a14:	4662      	movne	r2, ip
  403a16:	f04f 0400 	mov.w	r4, #0
  403a1a:	e7a9      	b.n	403970 <strlen+0x30>

00403a1c <_svfprintf_r>:
  403a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a20:	b0c3      	sub	sp, #268	; 0x10c
  403a22:	460c      	mov	r4, r1
  403a24:	910b      	str	r1, [sp, #44]	; 0x2c
  403a26:	4692      	mov	sl, r2
  403a28:	930f      	str	r3, [sp, #60]	; 0x3c
  403a2a:	900c      	str	r0, [sp, #48]	; 0x30
  403a2c:	f003 fdd6 	bl	4075dc <_localeconv_r>
  403a30:	6803      	ldr	r3, [r0, #0]
  403a32:	931a      	str	r3, [sp, #104]	; 0x68
  403a34:	4618      	mov	r0, r3
  403a36:	f7ff ff83 	bl	403940 <strlen>
  403a3a:	89a3      	ldrh	r3, [r4, #12]
  403a3c:	9019      	str	r0, [sp, #100]	; 0x64
  403a3e:	0619      	lsls	r1, r3, #24
  403a40:	d503      	bpl.n	403a4a <_svfprintf_r+0x2e>
  403a42:	6923      	ldr	r3, [r4, #16]
  403a44:	2b00      	cmp	r3, #0
  403a46:	f001 8003 	beq.w	404a50 <_svfprintf_r+0x1034>
  403a4a:	2300      	movs	r3, #0
  403a4c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403a50:	9313      	str	r3, [sp, #76]	; 0x4c
  403a52:	9315      	str	r3, [sp, #84]	; 0x54
  403a54:	9314      	str	r3, [sp, #80]	; 0x50
  403a56:	9327      	str	r3, [sp, #156]	; 0x9c
  403a58:	9326      	str	r3, [sp, #152]	; 0x98
  403a5a:	9318      	str	r3, [sp, #96]	; 0x60
  403a5c:	931b      	str	r3, [sp, #108]	; 0x6c
  403a5e:	9309      	str	r3, [sp, #36]	; 0x24
  403a60:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403a64:	46c8      	mov	r8, r9
  403a66:	9316      	str	r3, [sp, #88]	; 0x58
  403a68:	9317      	str	r3, [sp, #92]	; 0x5c
  403a6a:	f89a 3000 	ldrb.w	r3, [sl]
  403a6e:	4654      	mov	r4, sl
  403a70:	b1e3      	cbz	r3, 403aac <_svfprintf_r+0x90>
  403a72:	2b25      	cmp	r3, #37	; 0x25
  403a74:	d102      	bne.n	403a7c <_svfprintf_r+0x60>
  403a76:	e019      	b.n	403aac <_svfprintf_r+0x90>
  403a78:	2b25      	cmp	r3, #37	; 0x25
  403a7a:	d003      	beq.n	403a84 <_svfprintf_r+0x68>
  403a7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403a80:	2b00      	cmp	r3, #0
  403a82:	d1f9      	bne.n	403a78 <_svfprintf_r+0x5c>
  403a84:	eba4 050a 	sub.w	r5, r4, sl
  403a88:	b185      	cbz	r5, 403aac <_svfprintf_r+0x90>
  403a8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a8e:	f8c8 a000 	str.w	sl, [r8]
  403a92:	3301      	adds	r3, #1
  403a94:	442a      	add	r2, r5
  403a96:	2b07      	cmp	r3, #7
  403a98:	f8c8 5004 	str.w	r5, [r8, #4]
  403a9c:	9227      	str	r2, [sp, #156]	; 0x9c
  403a9e:	9326      	str	r3, [sp, #152]	; 0x98
  403aa0:	dc7f      	bgt.n	403ba2 <_svfprintf_r+0x186>
  403aa2:	f108 0808 	add.w	r8, r8, #8
  403aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403aa8:	442b      	add	r3, r5
  403aaa:	9309      	str	r3, [sp, #36]	; 0x24
  403aac:	7823      	ldrb	r3, [r4, #0]
  403aae:	2b00      	cmp	r3, #0
  403ab0:	d07f      	beq.n	403bb2 <_svfprintf_r+0x196>
  403ab2:	2300      	movs	r3, #0
  403ab4:	461a      	mov	r2, r3
  403ab6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403aba:	4619      	mov	r1, r3
  403abc:	930d      	str	r3, [sp, #52]	; 0x34
  403abe:	469b      	mov	fp, r3
  403ac0:	f04f 30ff 	mov.w	r0, #4294967295
  403ac4:	7863      	ldrb	r3, [r4, #1]
  403ac6:	900a      	str	r0, [sp, #40]	; 0x28
  403ac8:	f104 0a01 	add.w	sl, r4, #1
  403acc:	f10a 0a01 	add.w	sl, sl, #1
  403ad0:	f1a3 0020 	sub.w	r0, r3, #32
  403ad4:	2858      	cmp	r0, #88	; 0x58
  403ad6:	f200 83c1 	bhi.w	40425c <_svfprintf_r+0x840>
  403ada:	e8df f010 	tbh	[pc, r0, lsl #1]
  403ade:	0238      	.short	0x0238
  403ae0:	03bf03bf 	.word	0x03bf03bf
  403ae4:	03bf0240 	.word	0x03bf0240
  403ae8:	03bf03bf 	.word	0x03bf03bf
  403aec:	03bf03bf 	.word	0x03bf03bf
  403af0:	024503bf 	.word	0x024503bf
  403af4:	03bf0203 	.word	0x03bf0203
  403af8:	026b005d 	.word	0x026b005d
  403afc:	028603bf 	.word	0x028603bf
  403b00:	039d039d 	.word	0x039d039d
  403b04:	039d039d 	.word	0x039d039d
  403b08:	039d039d 	.word	0x039d039d
  403b0c:	039d039d 	.word	0x039d039d
  403b10:	03bf039d 	.word	0x03bf039d
  403b14:	03bf03bf 	.word	0x03bf03bf
  403b18:	03bf03bf 	.word	0x03bf03bf
  403b1c:	03bf03bf 	.word	0x03bf03bf
  403b20:	03bf03bf 	.word	0x03bf03bf
  403b24:	033703bf 	.word	0x033703bf
  403b28:	03bf0357 	.word	0x03bf0357
  403b2c:	03bf0357 	.word	0x03bf0357
  403b30:	03bf03bf 	.word	0x03bf03bf
  403b34:	039803bf 	.word	0x039803bf
  403b38:	03bf03bf 	.word	0x03bf03bf
  403b3c:	03bf03ad 	.word	0x03bf03ad
  403b40:	03bf03bf 	.word	0x03bf03bf
  403b44:	03bf03bf 	.word	0x03bf03bf
  403b48:	03bf0259 	.word	0x03bf0259
  403b4c:	031e03bf 	.word	0x031e03bf
  403b50:	03bf03bf 	.word	0x03bf03bf
  403b54:	03bf03bf 	.word	0x03bf03bf
  403b58:	03bf03bf 	.word	0x03bf03bf
  403b5c:	03bf03bf 	.word	0x03bf03bf
  403b60:	03bf03bf 	.word	0x03bf03bf
  403b64:	02db02c6 	.word	0x02db02c6
  403b68:	03570357 	.word	0x03570357
  403b6c:	028b0357 	.word	0x028b0357
  403b70:	03bf02db 	.word	0x03bf02db
  403b74:	029003bf 	.word	0x029003bf
  403b78:	029d03bf 	.word	0x029d03bf
  403b7c:	02b401cc 	.word	0x02b401cc
  403b80:	03bf0208 	.word	0x03bf0208
  403b84:	03bf01e1 	.word	0x03bf01e1
  403b88:	03bf007e 	.word	0x03bf007e
  403b8c:	020d03bf 	.word	0x020d03bf
  403b90:	980d      	ldr	r0, [sp, #52]	; 0x34
  403b92:	930f      	str	r3, [sp, #60]	; 0x3c
  403b94:	4240      	negs	r0, r0
  403b96:	900d      	str	r0, [sp, #52]	; 0x34
  403b98:	f04b 0b04 	orr.w	fp, fp, #4
  403b9c:	f89a 3000 	ldrb.w	r3, [sl]
  403ba0:	e794      	b.n	403acc <_svfprintf_r+0xb0>
  403ba2:	aa25      	add	r2, sp, #148	; 0x94
  403ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ba6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ba8:	f004 fec2 	bl	408930 <__ssprint_r>
  403bac:	b940      	cbnz	r0, 403bc0 <_svfprintf_r+0x1a4>
  403bae:	46c8      	mov	r8, r9
  403bb0:	e779      	b.n	403aa6 <_svfprintf_r+0x8a>
  403bb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bb4:	b123      	cbz	r3, 403bc0 <_svfprintf_r+0x1a4>
  403bb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bba:	aa25      	add	r2, sp, #148	; 0x94
  403bbc:	f004 feb8 	bl	408930 <__ssprint_r>
  403bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bc2:	899b      	ldrh	r3, [r3, #12]
  403bc4:	f013 0f40 	tst.w	r3, #64	; 0x40
  403bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bca:	bf18      	it	ne
  403bcc:	f04f 33ff 	movne.w	r3, #4294967295
  403bd0:	9309      	str	r3, [sp, #36]	; 0x24
  403bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
  403bd4:	b043      	add	sp, #268	; 0x10c
  403bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bda:	f01b 0f20 	tst.w	fp, #32
  403bde:	9311      	str	r3, [sp, #68]	; 0x44
  403be0:	f040 81dd 	bne.w	403f9e <_svfprintf_r+0x582>
  403be4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403be6:	f01b 0f10 	tst.w	fp, #16
  403bea:	4613      	mov	r3, r2
  403bec:	f040 856e 	bne.w	4046cc <_svfprintf_r+0xcb0>
  403bf0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403bf4:	f000 856a 	beq.w	4046cc <_svfprintf_r+0xcb0>
  403bf8:	8814      	ldrh	r4, [r2, #0]
  403bfa:	3204      	adds	r2, #4
  403bfc:	2500      	movs	r5, #0
  403bfe:	2301      	movs	r3, #1
  403c00:	920f      	str	r2, [sp, #60]	; 0x3c
  403c02:	2700      	movs	r7, #0
  403c04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403c08:	990a      	ldr	r1, [sp, #40]	; 0x28
  403c0a:	1c4a      	adds	r2, r1, #1
  403c0c:	f000 8265 	beq.w	4040da <_svfprintf_r+0x6be>
  403c10:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403c14:	9207      	str	r2, [sp, #28]
  403c16:	ea54 0205 	orrs.w	r2, r4, r5
  403c1a:	f040 8264 	bne.w	4040e6 <_svfprintf_r+0x6ca>
  403c1e:	2900      	cmp	r1, #0
  403c20:	f040 843c 	bne.w	40449c <_svfprintf_r+0xa80>
  403c24:	2b00      	cmp	r3, #0
  403c26:	f040 84d7 	bne.w	4045d8 <_svfprintf_r+0xbbc>
  403c2a:	f01b 0301 	ands.w	r3, fp, #1
  403c2e:	930e      	str	r3, [sp, #56]	; 0x38
  403c30:	f000 8604 	beq.w	40483c <_svfprintf_r+0xe20>
  403c34:	ae42      	add	r6, sp, #264	; 0x108
  403c36:	2330      	movs	r3, #48	; 0x30
  403c38:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c40:	4293      	cmp	r3, r2
  403c42:	bfb8      	it	lt
  403c44:	4613      	movlt	r3, r2
  403c46:	9308      	str	r3, [sp, #32]
  403c48:	2300      	movs	r3, #0
  403c4a:	9312      	str	r3, [sp, #72]	; 0x48
  403c4c:	b117      	cbz	r7, 403c54 <_svfprintf_r+0x238>
  403c4e:	9b08      	ldr	r3, [sp, #32]
  403c50:	3301      	adds	r3, #1
  403c52:	9308      	str	r3, [sp, #32]
  403c54:	9b07      	ldr	r3, [sp, #28]
  403c56:	f013 0302 	ands.w	r3, r3, #2
  403c5a:	9310      	str	r3, [sp, #64]	; 0x40
  403c5c:	d002      	beq.n	403c64 <_svfprintf_r+0x248>
  403c5e:	9b08      	ldr	r3, [sp, #32]
  403c60:	3302      	adds	r3, #2
  403c62:	9308      	str	r3, [sp, #32]
  403c64:	9b07      	ldr	r3, [sp, #28]
  403c66:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403c6a:	f040 830e 	bne.w	40428a <_svfprintf_r+0x86e>
  403c6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c70:	9a08      	ldr	r2, [sp, #32]
  403c72:	eba3 0b02 	sub.w	fp, r3, r2
  403c76:	f1bb 0f00 	cmp.w	fp, #0
  403c7a:	f340 8306 	ble.w	40428a <_svfprintf_r+0x86e>
  403c7e:	f1bb 0f10 	cmp.w	fp, #16
  403c82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c84:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403c86:	dd29      	ble.n	403cdc <_svfprintf_r+0x2c0>
  403c88:	4643      	mov	r3, r8
  403c8a:	4621      	mov	r1, r4
  403c8c:	46a8      	mov	r8, r5
  403c8e:	2710      	movs	r7, #16
  403c90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403c94:	e006      	b.n	403ca4 <_svfprintf_r+0x288>
  403c96:	f1ab 0b10 	sub.w	fp, fp, #16
  403c9a:	f1bb 0f10 	cmp.w	fp, #16
  403c9e:	f103 0308 	add.w	r3, r3, #8
  403ca2:	dd18      	ble.n	403cd6 <_svfprintf_r+0x2ba>
  403ca4:	3201      	adds	r2, #1
  403ca6:	48b7      	ldr	r0, [pc, #732]	; (403f84 <_svfprintf_r+0x568>)
  403ca8:	9226      	str	r2, [sp, #152]	; 0x98
  403caa:	3110      	adds	r1, #16
  403cac:	2a07      	cmp	r2, #7
  403cae:	9127      	str	r1, [sp, #156]	; 0x9c
  403cb0:	e883 0081 	stmia.w	r3, {r0, r7}
  403cb4:	ddef      	ble.n	403c96 <_svfprintf_r+0x27a>
  403cb6:	aa25      	add	r2, sp, #148	; 0x94
  403cb8:	4629      	mov	r1, r5
  403cba:	4620      	mov	r0, r4
  403cbc:	f004 fe38 	bl	408930 <__ssprint_r>
  403cc0:	2800      	cmp	r0, #0
  403cc2:	f47f af7d 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  403cc6:	f1ab 0b10 	sub.w	fp, fp, #16
  403cca:	f1bb 0f10 	cmp.w	fp, #16
  403cce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403cd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cd2:	464b      	mov	r3, r9
  403cd4:	dce6      	bgt.n	403ca4 <_svfprintf_r+0x288>
  403cd6:	4645      	mov	r5, r8
  403cd8:	460c      	mov	r4, r1
  403cda:	4698      	mov	r8, r3
  403cdc:	3201      	adds	r2, #1
  403cde:	4ba9      	ldr	r3, [pc, #676]	; (403f84 <_svfprintf_r+0x568>)
  403ce0:	9226      	str	r2, [sp, #152]	; 0x98
  403ce2:	445c      	add	r4, fp
  403ce4:	2a07      	cmp	r2, #7
  403ce6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ce8:	e888 0808 	stmia.w	r8, {r3, fp}
  403cec:	f300 8498 	bgt.w	404620 <_svfprintf_r+0xc04>
  403cf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403cf4:	f108 0808 	add.w	r8, r8, #8
  403cf8:	b177      	cbz	r7, 403d18 <_svfprintf_r+0x2fc>
  403cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cfc:	3301      	adds	r3, #1
  403cfe:	3401      	adds	r4, #1
  403d00:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403d04:	2201      	movs	r2, #1
  403d06:	2b07      	cmp	r3, #7
  403d08:	9427      	str	r4, [sp, #156]	; 0x9c
  403d0a:	9326      	str	r3, [sp, #152]	; 0x98
  403d0c:	e888 0006 	stmia.w	r8, {r1, r2}
  403d10:	f300 83db 	bgt.w	4044ca <_svfprintf_r+0xaae>
  403d14:	f108 0808 	add.w	r8, r8, #8
  403d18:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d1a:	b16b      	cbz	r3, 403d38 <_svfprintf_r+0x31c>
  403d1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d1e:	3301      	adds	r3, #1
  403d20:	3402      	adds	r4, #2
  403d22:	a91e      	add	r1, sp, #120	; 0x78
  403d24:	2202      	movs	r2, #2
  403d26:	2b07      	cmp	r3, #7
  403d28:	9427      	str	r4, [sp, #156]	; 0x9c
  403d2a:	9326      	str	r3, [sp, #152]	; 0x98
  403d2c:	e888 0006 	stmia.w	r8, {r1, r2}
  403d30:	f300 83d6 	bgt.w	4044e0 <_svfprintf_r+0xac4>
  403d34:	f108 0808 	add.w	r8, r8, #8
  403d38:	2d80      	cmp	r5, #128	; 0x80
  403d3a:	f000 8315 	beq.w	404368 <_svfprintf_r+0x94c>
  403d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d42:	1a9f      	subs	r7, r3, r2
  403d44:	2f00      	cmp	r7, #0
  403d46:	dd36      	ble.n	403db6 <_svfprintf_r+0x39a>
  403d48:	2f10      	cmp	r7, #16
  403d4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d4c:	4d8e      	ldr	r5, [pc, #568]	; (403f88 <_svfprintf_r+0x56c>)
  403d4e:	dd27      	ble.n	403da0 <_svfprintf_r+0x384>
  403d50:	4642      	mov	r2, r8
  403d52:	4621      	mov	r1, r4
  403d54:	46b0      	mov	r8, r6
  403d56:	f04f 0b10 	mov.w	fp, #16
  403d5a:	462e      	mov	r6, r5
  403d5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d60:	e004      	b.n	403d6c <_svfprintf_r+0x350>
  403d62:	3f10      	subs	r7, #16
  403d64:	2f10      	cmp	r7, #16
  403d66:	f102 0208 	add.w	r2, r2, #8
  403d6a:	dd15      	ble.n	403d98 <_svfprintf_r+0x37c>
  403d6c:	3301      	adds	r3, #1
  403d6e:	3110      	adds	r1, #16
  403d70:	2b07      	cmp	r3, #7
  403d72:	9127      	str	r1, [sp, #156]	; 0x9c
  403d74:	9326      	str	r3, [sp, #152]	; 0x98
  403d76:	e882 0840 	stmia.w	r2, {r6, fp}
  403d7a:	ddf2      	ble.n	403d62 <_svfprintf_r+0x346>
  403d7c:	aa25      	add	r2, sp, #148	; 0x94
  403d7e:	4629      	mov	r1, r5
  403d80:	4620      	mov	r0, r4
  403d82:	f004 fdd5 	bl	408930 <__ssprint_r>
  403d86:	2800      	cmp	r0, #0
  403d88:	f47f af1a 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  403d8c:	3f10      	subs	r7, #16
  403d8e:	2f10      	cmp	r7, #16
  403d90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403d92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d94:	464a      	mov	r2, r9
  403d96:	dce9      	bgt.n	403d6c <_svfprintf_r+0x350>
  403d98:	4635      	mov	r5, r6
  403d9a:	460c      	mov	r4, r1
  403d9c:	4646      	mov	r6, r8
  403d9e:	4690      	mov	r8, r2
  403da0:	3301      	adds	r3, #1
  403da2:	443c      	add	r4, r7
  403da4:	2b07      	cmp	r3, #7
  403da6:	9427      	str	r4, [sp, #156]	; 0x9c
  403da8:	9326      	str	r3, [sp, #152]	; 0x98
  403daa:	e888 00a0 	stmia.w	r8, {r5, r7}
  403dae:	f300 8381 	bgt.w	4044b4 <_svfprintf_r+0xa98>
  403db2:	f108 0808 	add.w	r8, r8, #8
  403db6:	9b07      	ldr	r3, [sp, #28]
  403db8:	05df      	lsls	r7, r3, #23
  403dba:	f100 8268 	bmi.w	40428e <_svfprintf_r+0x872>
  403dbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dc0:	990e      	ldr	r1, [sp, #56]	; 0x38
  403dc2:	f8c8 6000 	str.w	r6, [r8]
  403dc6:	3301      	adds	r3, #1
  403dc8:	440c      	add	r4, r1
  403dca:	2b07      	cmp	r3, #7
  403dcc:	9427      	str	r4, [sp, #156]	; 0x9c
  403dce:	f8c8 1004 	str.w	r1, [r8, #4]
  403dd2:	9326      	str	r3, [sp, #152]	; 0x98
  403dd4:	f300 834d 	bgt.w	404472 <_svfprintf_r+0xa56>
  403dd8:	f108 0808 	add.w	r8, r8, #8
  403ddc:	9b07      	ldr	r3, [sp, #28]
  403dde:	075b      	lsls	r3, r3, #29
  403de0:	d53a      	bpl.n	403e58 <_svfprintf_r+0x43c>
  403de2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403de4:	9a08      	ldr	r2, [sp, #32]
  403de6:	1a9d      	subs	r5, r3, r2
  403de8:	2d00      	cmp	r5, #0
  403dea:	dd35      	ble.n	403e58 <_svfprintf_r+0x43c>
  403dec:	2d10      	cmp	r5, #16
  403dee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403df0:	dd20      	ble.n	403e34 <_svfprintf_r+0x418>
  403df2:	2610      	movs	r6, #16
  403df4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403df6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403dfa:	e004      	b.n	403e06 <_svfprintf_r+0x3ea>
  403dfc:	3d10      	subs	r5, #16
  403dfe:	2d10      	cmp	r5, #16
  403e00:	f108 0808 	add.w	r8, r8, #8
  403e04:	dd16      	ble.n	403e34 <_svfprintf_r+0x418>
  403e06:	3301      	adds	r3, #1
  403e08:	4a5e      	ldr	r2, [pc, #376]	; (403f84 <_svfprintf_r+0x568>)
  403e0a:	9326      	str	r3, [sp, #152]	; 0x98
  403e0c:	3410      	adds	r4, #16
  403e0e:	2b07      	cmp	r3, #7
  403e10:	9427      	str	r4, [sp, #156]	; 0x9c
  403e12:	e888 0044 	stmia.w	r8, {r2, r6}
  403e16:	ddf1      	ble.n	403dfc <_svfprintf_r+0x3e0>
  403e18:	aa25      	add	r2, sp, #148	; 0x94
  403e1a:	4659      	mov	r1, fp
  403e1c:	4638      	mov	r0, r7
  403e1e:	f004 fd87 	bl	408930 <__ssprint_r>
  403e22:	2800      	cmp	r0, #0
  403e24:	f47f aecc 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  403e28:	3d10      	subs	r5, #16
  403e2a:	2d10      	cmp	r5, #16
  403e2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e30:	46c8      	mov	r8, r9
  403e32:	dce8      	bgt.n	403e06 <_svfprintf_r+0x3ea>
  403e34:	3301      	adds	r3, #1
  403e36:	4a53      	ldr	r2, [pc, #332]	; (403f84 <_svfprintf_r+0x568>)
  403e38:	9326      	str	r3, [sp, #152]	; 0x98
  403e3a:	442c      	add	r4, r5
  403e3c:	2b07      	cmp	r3, #7
  403e3e:	9427      	str	r4, [sp, #156]	; 0x9c
  403e40:	e888 0024 	stmia.w	r8, {r2, r5}
  403e44:	dd08      	ble.n	403e58 <_svfprintf_r+0x43c>
  403e46:	aa25      	add	r2, sp, #148	; 0x94
  403e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e4c:	f004 fd70 	bl	408930 <__ssprint_r>
  403e50:	2800      	cmp	r0, #0
  403e52:	f47f aeb5 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  403e56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e5c:	9908      	ldr	r1, [sp, #32]
  403e5e:	428a      	cmp	r2, r1
  403e60:	bfac      	ite	ge
  403e62:	189b      	addge	r3, r3, r2
  403e64:	185b      	addlt	r3, r3, r1
  403e66:	9309      	str	r3, [sp, #36]	; 0x24
  403e68:	2c00      	cmp	r4, #0
  403e6a:	f040 830d 	bne.w	404488 <_svfprintf_r+0xa6c>
  403e6e:	2300      	movs	r3, #0
  403e70:	9326      	str	r3, [sp, #152]	; 0x98
  403e72:	46c8      	mov	r8, r9
  403e74:	e5f9      	b.n	403a6a <_svfprintf_r+0x4e>
  403e76:	9311      	str	r3, [sp, #68]	; 0x44
  403e78:	f01b 0320 	ands.w	r3, fp, #32
  403e7c:	f040 81e3 	bne.w	404246 <_svfprintf_r+0x82a>
  403e80:	f01b 0210 	ands.w	r2, fp, #16
  403e84:	f040 842e 	bne.w	4046e4 <_svfprintf_r+0xcc8>
  403e88:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403e8c:	f000 842a 	beq.w	4046e4 <_svfprintf_r+0xcc8>
  403e90:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403e92:	4613      	mov	r3, r2
  403e94:	460a      	mov	r2, r1
  403e96:	3204      	adds	r2, #4
  403e98:	880c      	ldrh	r4, [r1, #0]
  403e9a:	920f      	str	r2, [sp, #60]	; 0x3c
  403e9c:	2500      	movs	r5, #0
  403e9e:	e6b0      	b.n	403c02 <_svfprintf_r+0x1e6>
  403ea0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ea2:	9311      	str	r3, [sp, #68]	; 0x44
  403ea4:	6816      	ldr	r6, [r2, #0]
  403ea6:	2400      	movs	r4, #0
  403ea8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403eac:	1d15      	adds	r5, r2, #4
  403eae:	2e00      	cmp	r6, #0
  403eb0:	f000 86a7 	beq.w	404c02 <_svfprintf_r+0x11e6>
  403eb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403eb6:	1c53      	adds	r3, r2, #1
  403eb8:	f000 8609 	beq.w	404ace <_svfprintf_r+0x10b2>
  403ebc:	4621      	mov	r1, r4
  403ebe:	4630      	mov	r0, r6
  403ec0:	f003 fee6 	bl	407c90 <memchr>
  403ec4:	2800      	cmp	r0, #0
  403ec6:	f000 86e1 	beq.w	404c8c <_svfprintf_r+0x1270>
  403eca:	1b83      	subs	r3, r0, r6
  403ecc:	930e      	str	r3, [sp, #56]	; 0x38
  403ece:	940a      	str	r4, [sp, #40]	; 0x28
  403ed0:	950f      	str	r5, [sp, #60]	; 0x3c
  403ed2:	f8cd b01c 	str.w	fp, [sp, #28]
  403ed6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403eda:	9308      	str	r3, [sp, #32]
  403edc:	9412      	str	r4, [sp, #72]	; 0x48
  403ede:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ee2:	e6b3      	b.n	403c4c <_svfprintf_r+0x230>
  403ee4:	f89a 3000 	ldrb.w	r3, [sl]
  403ee8:	2201      	movs	r2, #1
  403eea:	212b      	movs	r1, #43	; 0x2b
  403eec:	e5ee      	b.n	403acc <_svfprintf_r+0xb0>
  403eee:	f04b 0b20 	orr.w	fp, fp, #32
  403ef2:	f89a 3000 	ldrb.w	r3, [sl]
  403ef6:	e5e9      	b.n	403acc <_svfprintf_r+0xb0>
  403ef8:	9311      	str	r3, [sp, #68]	; 0x44
  403efa:	2a00      	cmp	r2, #0
  403efc:	f040 8795 	bne.w	404e2a <_svfprintf_r+0x140e>
  403f00:	4b22      	ldr	r3, [pc, #136]	; (403f8c <_svfprintf_r+0x570>)
  403f02:	9318      	str	r3, [sp, #96]	; 0x60
  403f04:	f01b 0f20 	tst.w	fp, #32
  403f08:	f040 8111 	bne.w	40412e <_svfprintf_r+0x712>
  403f0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f0e:	f01b 0f10 	tst.w	fp, #16
  403f12:	4613      	mov	r3, r2
  403f14:	f040 83e1 	bne.w	4046da <_svfprintf_r+0xcbe>
  403f18:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403f1c:	f000 83dd 	beq.w	4046da <_svfprintf_r+0xcbe>
  403f20:	3304      	adds	r3, #4
  403f22:	8814      	ldrh	r4, [r2, #0]
  403f24:	930f      	str	r3, [sp, #60]	; 0x3c
  403f26:	2500      	movs	r5, #0
  403f28:	f01b 0f01 	tst.w	fp, #1
  403f2c:	f000 810c 	beq.w	404148 <_svfprintf_r+0x72c>
  403f30:	ea54 0305 	orrs.w	r3, r4, r5
  403f34:	f000 8108 	beq.w	404148 <_svfprintf_r+0x72c>
  403f38:	2330      	movs	r3, #48	; 0x30
  403f3a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403f3e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403f42:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403f46:	f04b 0b02 	orr.w	fp, fp, #2
  403f4a:	2302      	movs	r3, #2
  403f4c:	e659      	b.n	403c02 <_svfprintf_r+0x1e6>
  403f4e:	f89a 3000 	ldrb.w	r3, [sl]
  403f52:	2900      	cmp	r1, #0
  403f54:	f47f adba 	bne.w	403acc <_svfprintf_r+0xb0>
  403f58:	2201      	movs	r2, #1
  403f5a:	2120      	movs	r1, #32
  403f5c:	e5b6      	b.n	403acc <_svfprintf_r+0xb0>
  403f5e:	f04b 0b01 	orr.w	fp, fp, #1
  403f62:	f89a 3000 	ldrb.w	r3, [sl]
  403f66:	e5b1      	b.n	403acc <_svfprintf_r+0xb0>
  403f68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403f6a:	6823      	ldr	r3, [r4, #0]
  403f6c:	930d      	str	r3, [sp, #52]	; 0x34
  403f6e:	4618      	mov	r0, r3
  403f70:	2800      	cmp	r0, #0
  403f72:	4623      	mov	r3, r4
  403f74:	f103 0304 	add.w	r3, r3, #4
  403f78:	f6ff ae0a 	blt.w	403b90 <_svfprintf_r+0x174>
  403f7c:	930f      	str	r3, [sp, #60]	; 0x3c
  403f7e:	f89a 3000 	ldrb.w	r3, [sl]
  403f82:	e5a3      	b.n	403acc <_svfprintf_r+0xb0>
  403f84:	004098f8 	.word	0x004098f8
  403f88:	00409908 	.word	0x00409908
  403f8c:	004098d8 	.word	0x004098d8
  403f90:	f04b 0b10 	orr.w	fp, fp, #16
  403f94:	f01b 0f20 	tst.w	fp, #32
  403f98:	9311      	str	r3, [sp, #68]	; 0x44
  403f9a:	f43f ae23 	beq.w	403be4 <_svfprintf_r+0x1c8>
  403f9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403fa0:	3507      	adds	r5, #7
  403fa2:	f025 0307 	bic.w	r3, r5, #7
  403fa6:	f103 0208 	add.w	r2, r3, #8
  403faa:	e9d3 4500 	ldrd	r4, r5, [r3]
  403fae:	920f      	str	r2, [sp, #60]	; 0x3c
  403fb0:	2301      	movs	r3, #1
  403fb2:	e626      	b.n	403c02 <_svfprintf_r+0x1e6>
  403fb4:	f89a 3000 	ldrb.w	r3, [sl]
  403fb8:	2b2a      	cmp	r3, #42	; 0x2a
  403fba:	f10a 0401 	add.w	r4, sl, #1
  403fbe:	f000 8727 	beq.w	404e10 <_svfprintf_r+0x13f4>
  403fc2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403fc6:	2809      	cmp	r0, #9
  403fc8:	46a2      	mov	sl, r4
  403fca:	f200 86ad 	bhi.w	404d28 <_svfprintf_r+0x130c>
  403fce:	2300      	movs	r3, #0
  403fd0:	461c      	mov	r4, r3
  403fd2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403fd6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403fda:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403fde:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403fe2:	2809      	cmp	r0, #9
  403fe4:	d9f5      	bls.n	403fd2 <_svfprintf_r+0x5b6>
  403fe6:	940a      	str	r4, [sp, #40]	; 0x28
  403fe8:	e572      	b.n	403ad0 <_svfprintf_r+0xb4>
  403fea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403fee:	f89a 3000 	ldrb.w	r3, [sl]
  403ff2:	e56b      	b.n	403acc <_svfprintf_r+0xb0>
  403ff4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403ff8:	f89a 3000 	ldrb.w	r3, [sl]
  403ffc:	e566      	b.n	403acc <_svfprintf_r+0xb0>
  403ffe:	f89a 3000 	ldrb.w	r3, [sl]
  404002:	2b6c      	cmp	r3, #108	; 0x6c
  404004:	bf03      	ittte	eq
  404006:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40400a:	f04b 0b20 	orreq.w	fp, fp, #32
  40400e:	f10a 0a01 	addeq.w	sl, sl, #1
  404012:	f04b 0b10 	orrne.w	fp, fp, #16
  404016:	e559      	b.n	403acc <_svfprintf_r+0xb0>
  404018:	2a00      	cmp	r2, #0
  40401a:	f040 8711 	bne.w	404e40 <_svfprintf_r+0x1424>
  40401e:	f01b 0f20 	tst.w	fp, #32
  404022:	f040 84f9 	bne.w	404a18 <_svfprintf_r+0xffc>
  404026:	f01b 0f10 	tst.w	fp, #16
  40402a:	f040 84ac 	bne.w	404986 <_svfprintf_r+0xf6a>
  40402e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404032:	f000 84a8 	beq.w	404986 <_svfprintf_r+0xf6a>
  404036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404038:	6813      	ldr	r3, [r2, #0]
  40403a:	3204      	adds	r2, #4
  40403c:	920f      	str	r2, [sp, #60]	; 0x3c
  40403e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404042:	801a      	strh	r2, [r3, #0]
  404044:	e511      	b.n	403a6a <_svfprintf_r+0x4e>
  404046:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404048:	4bb3      	ldr	r3, [pc, #716]	; (404318 <_svfprintf_r+0x8fc>)
  40404a:	680c      	ldr	r4, [r1, #0]
  40404c:	9318      	str	r3, [sp, #96]	; 0x60
  40404e:	2230      	movs	r2, #48	; 0x30
  404050:	2378      	movs	r3, #120	; 0x78
  404052:	3104      	adds	r1, #4
  404054:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404058:	9311      	str	r3, [sp, #68]	; 0x44
  40405a:	f04b 0b02 	orr.w	fp, fp, #2
  40405e:	910f      	str	r1, [sp, #60]	; 0x3c
  404060:	2500      	movs	r5, #0
  404062:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404066:	2302      	movs	r3, #2
  404068:	e5cb      	b.n	403c02 <_svfprintf_r+0x1e6>
  40406a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40406c:	9311      	str	r3, [sp, #68]	; 0x44
  40406e:	680a      	ldr	r2, [r1, #0]
  404070:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404074:	2300      	movs	r3, #0
  404076:	460a      	mov	r2, r1
  404078:	461f      	mov	r7, r3
  40407a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40407e:	3204      	adds	r2, #4
  404080:	2301      	movs	r3, #1
  404082:	9308      	str	r3, [sp, #32]
  404084:	f8cd b01c 	str.w	fp, [sp, #28]
  404088:	970a      	str	r7, [sp, #40]	; 0x28
  40408a:	9712      	str	r7, [sp, #72]	; 0x48
  40408c:	920f      	str	r2, [sp, #60]	; 0x3c
  40408e:	930e      	str	r3, [sp, #56]	; 0x38
  404090:	ae28      	add	r6, sp, #160	; 0xa0
  404092:	e5df      	b.n	403c54 <_svfprintf_r+0x238>
  404094:	9311      	str	r3, [sp, #68]	; 0x44
  404096:	2a00      	cmp	r2, #0
  404098:	f040 86ea 	bne.w	404e70 <_svfprintf_r+0x1454>
  40409c:	f01b 0f20 	tst.w	fp, #32
  4040a0:	d15d      	bne.n	40415e <_svfprintf_r+0x742>
  4040a2:	f01b 0f10 	tst.w	fp, #16
  4040a6:	f040 8308 	bne.w	4046ba <_svfprintf_r+0xc9e>
  4040aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4040ae:	f000 8304 	beq.w	4046ba <_svfprintf_r+0xc9e>
  4040b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4040b8:	3104      	adds	r1, #4
  4040ba:	17e5      	asrs	r5, r4, #31
  4040bc:	4622      	mov	r2, r4
  4040be:	462b      	mov	r3, r5
  4040c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4040c2:	2a00      	cmp	r2, #0
  4040c4:	f173 0300 	sbcs.w	r3, r3, #0
  4040c8:	db58      	blt.n	40417c <_svfprintf_r+0x760>
  4040ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4040d0:	1c4a      	adds	r2, r1, #1
  4040d2:	f04f 0301 	mov.w	r3, #1
  4040d6:	f47f ad9b 	bne.w	403c10 <_svfprintf_r+0x1f4>
  4040da:	ea54 0205 	orrs.w	r2, r4, r5
  4040de:	f000 81df 	beq.w	4044a0 <_svfprintf_r+0xa84>
  4040e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4040e6:	2b01      	cmp	r3, #1
  4040e8:	f000 827b 	beq.w	4045e2 <_svfprintf_r+0xbc6>
  4040ec:	2b02      	cmp	r3, #2
  4040ee:	f040 8206 	bne.w	4044fe <_svfprintf_r+0xae2>
  4040f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4040f4:	464e      	mov	r6, r9
  4040f6:	0923      	lsrs	r3, r4, #4
  4040f8:	f004 010f 	and.w	r1, r4, #15
  4040fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404100:	092a      	lsrs	r2, r5, #4
  404102:	461c      	mov	r4, r3
  404104:	4615      	mov	r5, r2
  404106:	5c43      	ldrb	r3, [r0, r1]
  404108:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40410c:	ea54 0305 	orrs.w	r3, r4, r5
  404110:	d1f1      	bne.n	4040f6 <_svfprintf_r+0x6da>
  404112:	eba9 0306 	sub.w	r3, r9, r6
  404116:	930e      	str	r3, [sp, #56]	; 0x38
  404118:	e590      	b.n	403c3c <_svfprintf_r+0x220>
  40411a:	9311      	str	r3, [sp, #68]	; 0x44
  40411c:	2a00      	cmp	r2, #0
  40411e:	f040 86a3 	bne.w	404e68 <_svfprintf_r+0x144c>
  404122:	4b7e      	ldr	r3, [pc, #504]	; (40431c <_svfprintf_r+0x900>)
  404124:	9318      	str	r3, [sp, #96]	; 0x60
  404126:	f01b 0f20 	tst.w	fp, #32
  40412a:	f43f aeef 	beq.w	403f0c <_svfprintf_r+0x4f0>
  40412e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404130:	3507      	adds	r5, #7
  404132:	f025 0307 	bic.w	r3, r5, #7
  404136:	f103 0208 	add.w	r2, r3, #8
  40413a:	f01b 0f01 	tst.w	fp, #1
  40413e:	920f      	str	r2, [sp, #60]	; 0x3c
  404140:	e9d3 4500 	ldrd	r4, r5, [r3]
  404144:	f47f aef4 	bne.w	403f30 <_svfprintf_r+0x514>
  404148:	2302      	movs	r3, #2
  40414a:	e55a      	b.n	403c02 <_svfprintf_r+0x1e6>
  40414c:	9311      	str	r3, [sp, #68]	; 0x44
  40414e:	2a00      	cmp	r2, #0
  404150:	f040 8686 	bne.w	404e60 <_svfprintf_r+0x1444>
  404154:	f04b 0b10 	orr.w	fp, fp, #16
  404158:	f01b 0f20 	tst.w	fp, #32
  40415c:	d0a1      	beq.n	4040a2 <_svfprintf_r+0x686>
  40415e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404160:	3507      	adds	r5, #7
  404162:	f025 0507 	bic.w	r5, r5, #7
  404166:	e9d5 2300 	ldrd	r2, r3, [r5]
  40416a:	2a00      	cmp	r2, #0
  40416c:	f105 0108 	add.w	r1, r5, #8
  404170:	461d      	mov	r5, r3
  404172:	f173 0300 	sbcs.w	r3, r3, #0
  404176:	910f      	str	r1, [sp, #60]	; 0x3c
  404178:	4614      	mov	r4, r2
  40417a:	daa6      	bge.n	4040ca <_svfprintf_r+0x6ae>
  40417c:	272d      	movs	r7, #45	; 0x2d
  40417e:	4264      	negs	r4, r4
  404180:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404184:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404188:	2301      	movs	r3, #1
  40418a:	e53d      	b.n	403c08 <_svfprintf_r+0x1ec>
  40418c:	9311      	str	r3, [sp, #68]	; 0x44
  40418e:	2a00      	cmp	r2, #0
  404190:	f040 8662 	bne.w	404e58 <_svfprintf_r+0x143c>
  404194:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404196:	3507      	adds	r5, #7
  404198:	f025 0307 	bic.w	r3, r5, #7
  40419c:	f103 0208 	add.w	r2, r3, #8
  4041a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4041a2:	681a      	ldr	r2, [r3, #0]
  4041a4:	9215      	str	r2, [sp, #84]	; 0x54
  4041a6:	685b      	ldr	r3, [r3, #4]
  4041a8:	9314      	str	r3, [sp, #80]	; 0x50
  4041aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4041ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4041ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4041b2:	4628      	mov	r0, r5
  4041b4:	4621      	mov	r1, r4
  4041b6:	f04f 32ff 	mov.w	r2, #4294967295
  4041ba:	4b59      	ldr	r3, [pc, #356]	; (404320 <_svfprintf_r+0x904>)
  4041bc:	f005 fa86 	bl	4096cc <__aeabi_dcmpun>
  4041c0:	2800      	cmp	r0, #0
  4041c2:	f040 834a 	bne.w	40485a <_svfprintf_r+0xe3e>
  4041c6:	4628      	mov	r0, r5
  4041c8:	4621      	mov	r1, r4
  4041ca:	f04f 32ff 	mov.w	r2, #4294967295
  4041ce:	4b54      	ldr	r3, [pc, #336]	; (404320 <_svfprintf_r+0x904>)
  4041d0:	f005 fa5e 	bl	409690 <__aeabi_dcmple>
  4041d4:	2800      	cmp	r0, #0
  4041d6:	f040 8340 	bne.w	40485a <_svfprintf_r+0xe3e>
  4041da:	a815      	add	r0, sp, #84	; 0x54
  4041dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4041de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4041e0:	f005 fa4c 	bl	40967c <__aeabi_dcmplt>
  4041e4:	2800      	cmp	r0, #0
  4041e6:	f040 8530 	bne.w	404c4a <_svfprintf_r+0x122e>
  4041ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4041ee:	4e4d      	ldr	r6, [pc, #308]	; (404324 <_svfprintf_r+0x908>)
  4041f0:	4b4d      	ldr	r3, [pc, #308]	; (404328 <_svfprintf_r+0x90c>)
  4041f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4041f6:	9007      	str	r0, [sp, #28]
  4041f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4041fa:	2203      	movs	r2, #3
  4041fc:	2100      	movs	r1, #0
  4041fe:	9208      	str	r2, [sp, #32]
  404200:	910a      	str	r1, [sp, #40]	; 0x28
  404202:	2847      	cmp	r0, #71	; 0x47
  404204:	bfd8      	it	le
  404206:	461e      	movle	r6, r3
  404208:	920e      	str	r2, [sp, #56]	; 0x38
  40420a:	9112      	str	r1, [sp, #72]	; 0x48
  40420c:	e51e      	b.n	403c4c <_svfprintf_r+0x230>
  40420e:	f04b 0b08 	orr.w	fp, fp, #8
  404212:	f89a 3000 	ldrb.w	r3, [sl]
  404216:	e459      	b.n	403acc <_svfprintf_r+0xb0>
  404218:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40421c:	2300      	movs	r3, #0
  40421e:	461c      	mov	r4, r3
  404220:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404224:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404228:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40422c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404230:	2809      	cmp	r0, #9
  404232:	d9f5      	bls.n	404220 <_svfprintf_r+0x804>
  404234:	940d      	str	r4, [sp, #52]	; 0x34
  404236:	e44b      	b.n	403ad0 <_svfprintf_r+0xb4>
  404238:	f04b 0b10 	orr.w	fp, fp, #16
  40423c:	9311      	str	r3, [sp, #68]	; 0x44
  40423e:	f01b 0320 	ands.w	r3, fp, #32
  404242:	f43f ae1d 	beq.w	403e80 <_svfprintf_r+0x464>
  404246:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404248:	3507      	adds	r5, #7
  40424a:	f025 0307 	bic.w	r3, r5, #7
  40424e:	f103 0208 	add.w	r2, r3, #8
  404252:	e9d3 4500 	ldrd	r4, r5, [r3]
  404256:	920f      	str	r2, [sp, #60]	; 0x3c
  404258:	2300      	movs	r3, #0
  40425a:	e4d2      	b.n	403c02 <_svfprintf_r+0x1e6>
  40425c:	9311      	str	r3, [sp, #68]	; 0x44
  40425e:	2a00      	cmp	r2, #0
  404260:	f040 85e7 	bne.w	404e32 <_svfprintf_r+0x1416>
  404264:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404266:	2a00      	cmp	r2, #0
  404268:	f43f aca3 	beq.w	403bb2 <_svfprintf_r+0x196>
  40426c:	2300      	movs	r3, #0
  40426e:	2101      	movs	r1, #1
  404270:	461f      	mov	r7, r3
  404272:	9108      	str	r1, [sp, #32]
  404274:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404278:	f8cd b01c 	str.w	fp, [sp, #28]
  40427c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404280:	930a      	str	r3, [sp, #40]	; 0x28
  404282:	9312      	str	r3, [sp, #72]	; 0x48
  404284:	910e      	str	r1, [sp, #56]	; 0x38
  404286:	ae28      	add	r6, sp, #160	; 0xa0
  404288:	e4e4      	b.n	403c54 <_svfprintf_r+0x238>
  40428a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40428c:	e534      	b.n	403cf8 <_svfprintf_r+0x2dc>
  40428e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404290:	2b65      	cmp	r3, #101	; 0x65
  404292:	f340 80a7 	ble.w	4043e4 <_svfprintf_r+0x9c8>
  404296:	a815      	add	r0, sp, #84	; 0x54
  404298:	c80d      	ldmia	r0, {r0, r2, r3}
  40429a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40429c:	f005 f9e4 	bl	409668 <__aeabi_dcmpeq>
  4042a0:	2800      	cmp	r0, #0
  4042a2:	f000 8150 	beq.w	404546 <_svfprintf_r+0xb2a>
  4042a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042a8:	4a20      	ldr	r2, [pc, #128]	; (40432c <_svfprintf_r+0x910>)
  4042aa:	f8c8 2000 	str.w	r2, [r8]
  4042ae:	3301      	adds	r3, #1
  4042b0:	3401      	adds	r4, #1
  4042b2:	2201      	movs	r2, #1
  4042b4:	2b07      	cmp	r3, #7
  4042b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4042b8:	9326      	str	r3, [sp, #152]	; 0x98
  4042ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4042be:	f300 836a 	bgt.w	404996 <_svfprintf_r+0xf7a>
  4042c2:	f108 0808 	add.w	r8, r8, #8
  4042c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4042c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4042ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042cc:	4293      	cmp	r3, r2
  4042ce:	db03      	blt.n	4042d8 <_svfprintf_r+0x8bc>
  4042d0:	9b07      	ldr	r3, [sp, #28]
  4042d2:	07dd      	lsls	r5, r3, #31
  4042d4:	f57f ad82 	bpl.w	403ddc <_svfprintf_r+0x3c0>
  4042d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4042dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4042de:	f8c8 2000 	str.w	r2, [r8]
  4042e2:	3301      	adds	r3, #1
  4042e4:	440c      	add	r4, r1
  4042e6:	2b07      	cmp	r3, #7
  4042e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4042ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4042ee:	9326      	str	r3, [sp, #152]	; 0x98
  4042f0:	f300 839e 	bgt.w	404a30 <_svfprintf_r+0x1014>
  4042f4:	f108 0808 	add.w	r8, r8, #8
  4042f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042fa:	1e5e      	subs	r6, r3, #1
  4042fc:	2e00      	cmp	r6, #0
  4042fe:	f77f ad6d 	ble.w	403ddc <_svfprintf_r+0x3c0>
  404302:	2e10      	cmp	r6, #16
  404304:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404306:	4d0a      	ldr	r5, [pc, #40]	; (404330 <_svfprintf_r+0x914>)
  404308:	f340 81f5 	ble.w	4046f6 <_svfprintf_r+0xcda>
  40430c:	4622      	mov	r2, r4
  40430e:	2710      	movs	r7, #16
  404310:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404314:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404316:	e013      	b.n	404340 <_svfprintf_r+0x924>
  404318:	004098d8 	.word	0x004098d8
  40431c:	004098c4 	.word	0x004098c4
  404320:	7fefffff 	.word	0x7fefffff
  404324:	004098b8 	.word	0x004098b8
  404328:	004098b4 	.word	0x004098b4
  40432c:	004098f4 	.word	0x004098f4
  404330:	00409908 	.word	0x00409908
  404334:	f108 0808 	add.w	r8, r8, #8
  404338:	3e10      	subs	r6, #16
  40433a:	2e10      	cmp	r6, #16
  40433c:	f340 81da 	ble.w	4046f4 <_svfprintf_r+0xcd8>
  404340:	3301      	adds	r3, #1
  404342:	3210      	adds	r2, #16
  404344:	2b07      	cmp	r3, #7
  404346:	9227      	str	r2, [sp, #156]	; 0x9c
  404348:	9326      	str	r3, [sp, #152]	; 0x98
  40434a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40434e:	ddf1      	ble.n	404334 <_svfprintf_r+0x918>
  404350:	aa25      	add	r2, sp, #148	; 0x94
  404352:	4621      	mov	r1, r4
  404354:	4658      	mov	r0, fp
  404356:	f004 faeb 	bl	408930 <__ssprint_r>
  40435a:	2800      	cmp	r0, #0
  40435c:	f47f ac30 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404360:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404362:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404364:	46c8      	mov	r8, r9
  404366:	e7e7      	b.n	404338 <_svfprintf_r+0x91c>
  404368:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40436a:	9a08      	ldr	r2, [sp, #32]
  40436c:	1a9f      	subs	r7, r3, r2
  40436e:	2f00      	cmp	r7, #0
  404370:	f77f ace5 	ble.w	403d3e <_svfprintf_r+0x322>
  404374:	2f10      	cmp	r7, #16
  404376:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404378:	4db6      	ldr	r5, [pc, #728]	; (404654 <_svfprintf_r+0xc38>)
  40437a:	dd27      	ble.n	4043cc <_svfprintf_r+0x9b0>
  40437c:	4642      	mov	r2, r8
  40437e:	4621      	mov	r1, r4
  404380:	46b0      	mov	r8, r6
  404382:	f04f 0b10 	mov.w	fp, #16
  404386:	462e      	mov	r6, r5
  404388:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40438a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40438c:	e004      	b.n	404398 <_svfprintf_r+0x97c>
  40438e:	3f10      	subs	r7, #16
  404390:	2f10      	cmp	r7, #16
  404392:	f102 0208 	add.w	r2, r2, #8
  404396:	dd15      	ble.n	4043c4 <_svfprintf_r+0x9a8>
  404398:	3301      	adds	r3, #1
  40439a:	3110      	adds	r1, #16
  40439c:	2b07      	cmp	r3, #7
  40439e:	9127      	str	r1, [sp, #156]	; 0x9c
  4043a0:	9326      	str	r3, [sp, #152]	; 0x98
  4043a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4043a6:	ddf2      	ble.n	40438e <_svfprintf_r+0x972>
  4043a8:	aa25      	add	r2, sp, #148	; 0x94
  4043aa:	4629      	mov	r1, r5
  4043ac:	4620      	mov	r0, r4
  4043ae:	f004 fabf 	bl	408930 <__ssprint_r>
  4043b2:	2800      	cmp	r0, #0
  4043b4:	f47f ac04 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4043b8:	3f10      	subs	r7, #16
  4043ba:	2f10      	cmp	r7, #16
  4043bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4043be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043c0:	464a      	mov	r2, r9
  4043c2:	dce9      	bgt.n	404398 <_svfprintf_r+0x97c>
  4043c4:	4635      	mov	r5, r6
  4043c6:	460c      	mov	r4, r1
  4043c8:	4646      	mov	r6, r8
  4043ca:	4690      	mov	r8, r2
  4043cc:	3301      	adds	r3, #1
  4043ce:	443c      	add	r4, r7
  4043d0:	2b07      	cmp	r3, #7
  4043d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4043d4:	9326      	str	r3, [sp, #152]	; 0x98
  4043d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043da:	f300 8232 	bgt.w	404842 <_svfprintf_r+0xe26>
  4043de:	f108 0808 	add.w	r8, r8, #8
  4043e2:	e4ac      	b.n	403d3e <_svfprintf_r+0x322>
  4043e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4043e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4043e8:	2b01      	cmp	r3, #1
  4043ea:	f340 81fe 	ble.w	4047ea <_svfprintf_r+0xdce>
  4043ee:	3701      	adds	r7, #1
  4043f0:	3401      	adds	r4, #1
  4043f2:	2301      	movs	r3, #1
  4043f4:	2f07      	cmp	r7, #7
  4043f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4043f8:	9726      	str	r7, [sp, #152]	; 0x98
  4043fa:	f8c8 6000 	str.w	r6, [r8]
  4043fe:	f8c8 3004 	str.w	r3, [r8, #4]
  404402:	f300 8203 	bgt.w	40480c <_svfprintf_r+0xdf0>
  404406:	f108 0808 	add.w	r8, r8, #8
  40440a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40440c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40440e:	f8c8 3000 	str.w	r3, [r8]
  404412:	3701      	adds	r7, #1
  404414:	4414      	add	r4, r2
  404416:	2f07      	cmp	r7, #7
  404418:	9427      	str	r4, [sp, #156]	; 0x9c
  40441a:	9726      	str	r7, [sp, #152]	; 0x98
  40441c:	f8c8 2004 	str.w	r2, [r8, #4]
  404420:	f300 8200 	bgt.w	404824 <_svfprintf_r+0xe08>
  404424:	f108 0808 	add.w	r8, r8, #8
  404428:	a815      	add	r0, sp, #84	; 0x54
  40442a:	c80d      	ldmia	r0, {r0, r2, r3}
  40442c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40442e:	f005 f91b 	bl	409668 <__aeabi_dcmpeq>
  404432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404434:	2800      	cmp	r0, #0
  404436:	f040 8101 	bne.w	40463c <_svfprintf_r+0xc20>
  40443a:	3b01      	subs	r3, #1
  40443c:	3701      	adds	r7, #1
  40443e:	3601      	adds	r6, #1
  404440:	441c      	add	r4, r3
  404442:	2f07      	cmp	r7, #7
  404444:	9726      	str	r7, [sp, #152]	; 0x98
  404446:	9427      	str	r4, [sp, #156]	; 0x9c
  404448:	f8c8 6000 	str.w	r6, [r8]
  40444c:	f8c8 3004 	str.w	r3, [r8, #4]
  404450:	f300 8127 	bgt.w	4046a2 <_svfprintf_r+0xc86>
  404454:	f108 0808 	add.w	r8, r8, #8
  404458:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40445a:	f8c8 2004 	str.w	r2, [r8, #4]
  40445e:	3701      	adds	r7, #1
  404460:	4414      	add	r4, r2
  404462:	ab21      	add	r3, sp, #132	; 0x84
  404464:	2f07      	cmp	r7, #7
  404466:	9427      	str	r4, [sp, #156]	; 0x9c
  404468:	9726      	str	r7, [sp, #152]	; 0x98
  40446a:	f8c8 3000 	str.w	r3, [r8]
  40446e:	f77f acb3 	ble.w	403dd8 <_svfprintf_r+0x3bc>
  404472:	aa25      	add	r2, sp, #148	; 0x94
  404474:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404476:	980c      	ldr	r0, [sp, #48]	; 0x30
  404478:	f004 fa5a 	bl	408930 <__ssprint_r>
  40447c:	2800      	cmp	r0, #0
  40447e:	f47f ab9f 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404482:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404484:	46c8      	mov	r8, r9
  404486:	e4a9      	b.n	403ddc <_svfprintf_r+0x3c0>
  404488:	aa25      	add	r2, sp, #148	; 0x94
  40448a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40448c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40448e:	f004 fa4f 	bl	408930 <__ssprint_r>
  404492:	2800      	cmp	r0, #0
  404494:	f43f aceb 	beq.w	403e6e <_svfprintf_r+0x452>
  404498:	f7ff bb92 	b.w	403bc0 <_svfprintf_r+0x1a4>
  40449c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4044a0:	2b01      	cmp	r3, #1
  4044a2:	f000 8134 	beq.w	40470e <_svfprintf_r+0xcf2>
  4044a6:	2b02      	cmp	r3, #2
  4044a8:	d125      	bne.n	4044f6 <_svfprintf_r+0xada>
  4044aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4044ae:	2400      	movs	r4, #0
  4044b0:	2500      	movs	r5, #0
  4044b2:	e61e      	b.n	4040f2 <_svfprintf_r+0x6d6>
  4044b4:	aa25      	add	r2, sp, #148	; 0x94
  4044b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044ba:	f004 fa39 	bl	408930 <__ssprint_r>
  4044be:	2800      	cmp	r0, #0
  4044c0:	f47f ab7e 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4044c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044c6:	46c8      	mov	r8, r9
  4044c8:	e475      	b.n	403db6 <_svfprintf_r+0x39a>
  4044ca:	aa25      	add	r2, sp, #148	; 0x94
  4044cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044d0:	f004 fa2e 	bl	408930 <__ssprint_r>
  4044d4:	2800      	cmp	r0, #0
  4044d6:	f47f ab73 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4044da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044dc:	46c8      	mov	r8, r9
  4044de:	e41b      	b.n	403d18 <_svfprintf_r+0x2fc>
  4044e0:	aa25      	add	r2, sp, #148	; 0x94
  4044e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044e6:	f004 fa23 	bl	408930 <__ssprint_r>
  4044ea:	2800      	cmp	r0, #0
  4044ec:	f47f ab68 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4044f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044f2:	46c8      	mov	r8, r9
  4044f4:	e420      	b.n	403d38 <_svfprintf_r+0x31c>
  4044f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4044fa:	2400      	movs	r4, #0
  4044fc:	2500      	movs	r5, #0
  4044fe:	4649      	mov	r1, r9
  404500:	e000      	b.n	404504 <_svfprintf_r+0xae8>
  404502:	4631      	mov	r1, r6
  404504:	08e2      	lsrs	r2, r4, #3
  404506:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40450a:	08e8      	lsrs	r0, r5, #3
  40450c:	f004 0307 	and.w	r3, r4, #7
  404510:	4605      	mov	r5, r0
  404512:	4614      	mov	r4, r2
  404514:	3330      	adds	r3, #48	; 0x30
  404516:	ea54 0205 	orrs.w	r2, r4, r5
  40451a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40451e:	f101 36ff 	add.w	r6, r1, #4294967295
  404522:	d1ee      	bne.n	404502 <_svfprintf_r+0xae6>
  404524:	9a07      	ldr	r2, [sp, #28]
  404526:	07d2      	lsls	r2, r2, #31
  404528:	f57f adf3 	bpl.w	404112 <_svfprintf_r+0x6f6>
  40452c:	2b30      	cmp	r3, #48	; 0x30
  40452e:	f43f adf0 	beq.w	404112 <_svfprintf_r+0x6f6>
  404532:	3902      	subs	r1, #2
  404534:	2330      	movs	r3, #48	; 0x30
  404536:	f806 3c01 	strb.w	r3, [r6, #-1]
  40453a:	eba9 0301 	sub.w	r3, r9, r1
  40453e:	930e      	str	r3, [sp, #56]	; 0x38
  404540:	460e      	mov	r6, r1
  404542:	f7ff bb7b 	b.w	403c3c <_svfprintf_r+0x220>
  404546:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404548:	2900      	cmp	r1, #0
  40454a:	f340 822e 	ble.w	4049aa <_svfprintf_r+0xf8e>
  40454e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404550:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404552:	4293      	cmp	r3, r2
  404554:	bfa8      	it	ge
  404556:	4613      	movge	r3, r2
  404558:	2b00      	cmp	r3, #0
  40455a:	461f      	mov	r7, r3
  40455c:	dd0d      	ble.n	40457a <_svfprintf_r+0xb5e>
  40455e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404560:	f8c8 6000 	str.w	r6, [r8]
  404564:	3301      	adds	r3, #1
  404566:	443c      	add	r4, r7
  404568:	2b07      	cmp	r3, #7
  40456a:	9427      	str	r4, [sp, #156]	; 0x9c
  40456c:	f8c8 7004 	str.w	r7, [r8, #4]
  404570:	9326      	str	r3, [sp, #152]	; 0x98
  404572:	f300 831f 	bgt.w	404bb4 <_svfprintf_r+0x1198>
  404576:	f108 0808 	add.w	r8, r8, #8
  40457a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40457c:	2f00      	cmp	r7, #0
  40457e:	bfa8      	it	ge
  404580:	1bdb      	subge	r3, r3, r7
  404582:	2b00      	cmp	r3, #0
  404584:	461f      	mov	r7, r3
  404586:	f340 80d6 	ble.w	404736 <_svfprintf_r+0xd1a>
  40458a:	2f10      	cmp	r7, #16
  40458c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40458e:	4d31      	ldr	r5, [pc, #196]	; (404654 <_svfprintf_r+0xc38>)
  404590:	f340 81ed 	ble.w	40496e <_svfprintf_r+0xf52>
  404594:	4642      	mov	r2, r8
  404596:	4621      	mov	r1, r4
  404598:	46b0      	mov	r8, r6
  40459a:	f04f 0b10 	mov.w	fp, #16
  40459e:	462e      	mov	r6, r5
  4045a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4045a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045a4:	e004      	b.n	4045b0 <_svfprintf_r+0xb94>
  4045a6:	3208      	adds	r2, #8
  4045a8:	3f10      	subs	r7, #16
  4045aa:	2f10      	cmp	r7, #16
  4045ac:	f340 81db 	ble.w	404966 <_svfprintf_r+0xf4a>
  4045b0:	3301      	adds	r3, #1
  4045b2:	3110      	adds	r1, #16
  4045b4:	2b07      	cmp	r3, #7
  4045b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4045b8:	9326      	str	r3, [sp, #152]	; 0x98
  4045ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4045be:	ddf2      	ble.n	4045a6 <_svfprintf_r+0xb8a>
  4045c0:	aa25      	add	r2, sp, #148	; 0x94
  4045c2:	4629      	mov	r1, r5
  4045c4:	4620      	mov	r0, r4
  4045c6:	f004 f9b3 	bl	408930 <__ssprint_r>
  4045ca:	2800      	cmp	r0, #0
  4045cc:	f47f aaf8 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4045d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4045d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045d4:	464a      	mov	r2, r9
  4045d6:	e7e7      	b.n	4045a8 <_svfprintf_r+0xb8c>
  4045d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045da:	930e      	str	r3, [sp, #56]	; 0x38
  4045dc:	464e      	mov	r6, r9
  4045de:	f7ff bb2d 	b.w	403c3c <_svfprintf_r+0x220>
  4045e2:	2d00      	cmp	r5, #0
  4045e4:	bf08      	it	eq
  4045e6:	2c0a      	cmpeq	r4, #10
  4045e8:	f0c0 808f 	bcc.w	40470a <_svfprintf_r+0xcee>
  4045ec:	464e      	mov	r6, r9
  4045ee:	4620      	mov	r0, r4
  4045f0:	4629      	mov	r1, r5
  4045f2:	220a      	movs	r2, #10
  4045f4:	2300      	movs	r3, #0
  4045f6:	f7fe ff11 	bl	40341c <__aeabi_uldivmod>
  4045fa:	3230      	adds	r2, #48	; 0x30
  4045fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404600:	4620      	mov	r0, r4
  404602:	4629      	mov	r1, r5
  404604:	2300      	movs	r3, #0
  404606:	220a      	movs	r2, #10
  404608:	f7fe ff08 	bl	40341c <__aeabi_uldivmod>
  40460c:	4604      	mov	r4, r0
  40460e:	460d      	mov	r5, r1
  404610:	ea54 0305 	orrs.w	r3, r4, r5
  404614:	d1eb      	bne.n	4045ee <_svfprintf_r+0xbd2>
  404616:	eba9 0306 	sub.w	r3, r9, r6
  40461a:	930e      	str	r3, [sp, #56]	; 0x38
  40461c:	f7ff bb0e 	b.w	403c3c <_svfprintf_r+0x220>
  404620:	aa25      	add	r2, sp, #148	; 0x94
  404622:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404624:	980c      	ldr	r0, [sp, #48]	; 0x30
  404626:	f004 f983 	bl	408930 <__ssprint_r>
  40462a:	2800      	cmp	r0, #0
  40462c:	f47f aac8 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404630:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404634:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404636:	46c8      	mov	r8, r9
  404638:	f7ff bb5e 	b.w	403cf8 <_svfprintf_r+0x2dc>
  40463c:	1e5e      	subs	r6, r3, #1
  40463e:	2e00      	cmp	r6, #0
  404640:	f77f af0a 	ble.w	404458 <_svfprintf_r+0xa3c>
  404644:	2e10      	cmp	r6, #16
  404646:	4d03      	ldr	r5, [pc, #12]	; (404654 <_svfprintf_r+0xc38>)
  404648:	dd22      	ble.n	404690 <_svfprintf_r+0xc74>
  40464a:	4622      	mov	r2, r4
  40464c:	f04f 0b10 	mov.w	fp, #16
  404650:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404652:	e006      	b.n	404662 <_svfprintf_r+0xc46>
  404654:	00409908 	.word	0x00409908
  404658:	3e10      	subs	r6, #16
  40465a:	2e10      	cmp	r6, #16
  40465c:	f108 0808 	add.w	r8, r8, #8
  404660:	dd15      	ble.n	40468e <_svfprintf_r+0xc72>
  404662:	3701      	adds	r7, #1
  404664:	3210      	adds	r2, #16
  404666:	2f07      	cmp	r7, #7
  404668:	9227      	str	r2, [sp, #156]	; 0x9c
  40466a:	9726      	str	r7, [sp, #152]	; 0x98
  40466c:	e888 0820 	stmia.w	r8, {r5, fp}
  404670:	ddf2      	ble.n	404658 <_svfprintf_r+0xc3c>
  404672:	aa25      	add	r2, sp, #148	; 0x94
  404674:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404676:	4620      	mov	r0, r4
  404678:	f004 f95a 	bl	408930 <__ssprint_r>
  40467c:	2800      	cmp	r0, #0
  40467e:	f47f aa9f 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404682:	3e10      	subs	r6, #16
  404684:	2e10      	cmp	r6, #16
  404686:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404688:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40468a:	46c8      	mov	r8, r9
  40468c:	dce9      	bgt.n	404662 <_svfprintf_r+0xc46>
  40468e:	4614      	mov	r4, r2
  404690:	3701      	adds	r7, #1
  404692:	4434      	add	r4, r6
  404694:	2f07      	cmp	r7, #7
  404696:	9427      	str	r4, [sp, #156]	; 0x9c
  404698:	9726      	str	r7, [sp, #152]	; 0x98
  40469a:	e888 0060 	stmia.w	r8, {r5, r6}
  40469e:	f77f aed9 	ble.w	404454 <_svfprintf_r+0xa38>
  4046a2:	aa25      	add	r2, sp, #148	; 0x94
  4046a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046a8:	f004 f942 	bl	408930 <__ssprint_r>
  4046ac:	2800      	cmp	r0, #0
  4046ae:	f47f aa87 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4046b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4046b6:	46c8      	mov	r8, r9
  4046b8:	e6ce      	b.n	404458 <_svfprintf_r+0xa3c>
  4046ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4046bc:	6814      	ldr	r4, [r2, #0]
  4046be:	4613      	mov	r3, r2
  4046c0:	3304      	adds	r3, #4
  4046c2:	17e5      	asrs	r5, r4, #31
  4046c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4046c6:	4622      	mov	r2, r4
  4046c8:	462b      	mov	r3, r5
  4046ca:	e4fa      	b.n	4040c2 <_svfprintf_r+0x6a6>
  4046cc:	3204      	adds	r2, #4
  4046ce:	681c      	ldr	r4, [r3, #0]
  4046d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4046d2:	2301      	movs	r3, #1
  4046d4:	2500      	movs	r5, #0
  4046d6:	f7ff ba94 	b.w	403c02 <_svfprintf_r+0x1e6>
  4046da:	681c      	ldr	r4, [r3, #0]
  4046dc:	3304      	adds	r3, #4
  4046de:	930f      	str	r3, [sp, #60]	; 0x3c
  4046e0:	2500      	movs	r5, #0
  4046e2:	e421      	b.n	403f28 <_svfprintf_r+0x50c>
  4046e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4046e6:	460a      	mov	r2, r1
  4046e8:	3204      	adds	r2, #4
  4046ea:	680c      	ldr	r4, [r1, #0]
  4046ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4046ee:	2500      	movs	r5, #0
  4046f0:	f7ff ba87 	b.w	403c02 <_svfprintf_r+0x1e6>
  4046f4:	4614      	mov	r4, r2
  4046f6:	3301      	adds	r3, #1
  4046f8:	4434      	add	r4, r6
  4046fa:	2b07      	cmp	r3, #7
  4046fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4046fe:	9326      	str	r3, [sp, #152]	; 0x98
  404700:	e888 0060 	stmia.w	r8, {r5, r6}
  404704:	f77f ab68 	ble.w	403dd8 <_svfprintf_r+0x3bc>
  404708:	e6b3      	b.n	404472 <_svfprintf_r+0xa56>
  40470a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40470e:	f8cd b01c 	str.w	fp, [sp, #28]
  404712:	ae42      	add	r6, sp, #264	; 0x108
  404714:	3430      	adds	r4, #48	; 0x30
  404716:	2301      	movs	r3, #1
  404718:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40471c:	930e      	str	r3, [sp, #56]	; 0x38
  40471e:	f7ff ba8d 	b.w	403c3c <_svfprintf_r+0x220>
  404722:	aa25      	add	r2, sp, #148	; 0x94
  404724:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404726:	980c      	ldr	r0, [sp, #48]	; 0x30
  404728:	f004 f902 	bl	408930 <__ssprint_r>
  40472c:	2800      	cmp	r0, #0
  40472e:	f47f aa47 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404732:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404734:	46c8      	mov	r8, r9
  404736:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404738:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40473a:	429a      	cmp	r2, r3
  40473c:	db44      	blt.n	4047c8 <_svfprintf_r+0xdac>
  40473e:	9b07      	ldr	r3, [sp, #28]
  404740:	07d9      	lsls	r1, r3, #31
  404742:	d441      	bmi.n	4047c8 <_svfprintf_r+0xdac>
  404744:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404746:	9812      	ldr	r0, [sp, #72]	; 0x48
  404748:	1a9a      	subs	r2, r3, r2
  40474a:	1a1d      	subs	r5, r3, r0
  40474c:	4295      	cmp	r5, r2
  40474e:	bfa8      	it	ge
  404750:	4615      	movge	r5, r2
  404752:	2d00      	cmp	r5, #0
  404754:	dd0e      	ble.n	404774 <_svfprintf_r+0xd58>
  404756:	9926      	ldr	r1, [sp, #152]	; 0x98
  404758:	f8c8 5004 	str.w	r5, [r8, #4]
  40475c:	3101      	adds	r1, #1
  40475e:	4406      	add	r6, r0
  404760:	442c      	add	r4, r5
  404762:	2907      	cmp	r1, #7
  404764:	f8c8 6000 	str.w	r6, [r8]
  404768:	9427      	str	r4, [sp, #156]	; 0x9c
  40476a:	9126      	str	r1, [sp, #152]	; 0x98
  40476c:	f300 823b 	bgt.w	404be6 <_svfprintf_r+0x11ca>
  404770:	f108 0808 	add.w	r8, r8, #8
  404774:	2d00      	cmp	r5, #0
  404776:	bfac      	ite	ge
  404778:	1b56      	subge	r6, r2, r5
  40477a:	4616      	movlt	r6, r2
  40477c:	2e00      	cmp	r6, #0
  40477e:	f77f ab2d 	ble.w	403ddc <_svfprintf_r+0x3c0>
  404782:	2e10      	cmp	r6, #16
  404784:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404786:	4db0      	ldr	r5, [pc, #704]	; (404a48 <_svfprintf_r+0x102c>)
  404788:	ddb5      	ble.n	4046f6 <_svfprintf_r+0xcda>
  40478a:	4622      	mov	r2, r4
  40478c:	2710      	movs	r7, #16
  40478e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404792:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404794:	e004      	b.n	4047a0 <_svfprintf_r+0xd84>
  404796:	f108 0808 	add.w	r8, r8, #8
  40479a:	3e10      	subs	r6, #16
  40479c:	2e10      	cmp	r6, #16
  40479e:	dda9      	ble.n	4046f4 <_svfprintf_r+0xcd8>
  4047a0:	3301      	adds	r3, #1
  4047a2:	3210      	adds	r2, #16
  4047a4:	2b07      	cmp	r3, #7
  4047a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4047a8:	9326      	str	r3, [sp, #152]	; 0x98
  4047aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4047ae:	ddf2      	ble.n	404796 <_svfprintf_r+0xd7a>
  4047b0:	aa25      	add	r2, sp, #148	; 0x94
  4047b2:	4621      	mov	r1, r4
  4047b4:	4658      	mov	r0, fp
  4047b6:	f004 f8bb 	bl	408930 <__ssprint_r>
  4047ba:	2800      	cmp	r0, #0
  4047bc:	f47f aa00 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4047c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4047c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047c4:	46c8      	mov	r8, r9
  4047c6:	e7e8      	b.n	40479a <_svfprintf_r+0xd7e>
  4047c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4047cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4047ce:	f8c8 1000 	str.w	r1, [r8]
  4047d2:	3301      	adds	r3, #1
  4047d4:	4404      	add	r4, r0
  4047d6:	2b07      	cmp	r3, #7
  4047d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4047da:	f8c8 0004 	str.w	r0, [r8, #4]
  4047de:	9326      	str	r3, [sp, #152]	; 0x98
  4047e0:	f300 81f5 	bgt.w	404bce <_svfprintf_r+0x11b2>
  4047e4:	f108 0808 	add.w	r8, r8, #8
  4047e8:	e7ac      	b.n	404744 <_svfprintf_r+0xd28>
  4047ea:	9b07      	ldr	r3, [sp, #28]
  4047ec:	07da      	lsls	r2, r3, #31
  4047ee:	f53f adfe 	bmi.w	4043ee <_svfprintf_r+0x9d2>
  4047f2:	3701      	adds	r7, #1
  4047f4:	3401      	adds	r4, #1
  4047f6:	2301      	movs	r3, #1
  4047f8:	2f07      	cmp	r7, #7
  4047fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4047fc:	9726      	str	r7, [sp, #152]	; 0x98
  4047fe:	f8c8 6000 	str.w	r6, [r8]
  404802:	f8c8 3004 	str.w	r3, [r8, #4]
  404806:	f77f ae25 	ble.w	404454 <_svfprintf_r+0xa38>
  40480a:	e74a      	b.n	4046a2 <_svfprintf_r+0xc86>
  40480c:	aa25      	add	r2, sp, #148	; 0x94
  40480e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404810:	980c      	ldr	r0, [sp, #48]	; 0x30
  404812:	f004 f88d 	bl	408930 <__ssprint_r>
  404816:	2800      	cmp	r0, #0
  404818:	f47f a9d2 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  40481c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40481e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404820:	46c8      	mov	r8, r9
  404822:	e5f2      	b.n	40440a <_svfprintf_r+0x9ee>
  404824:	aa25      	add	r2, sp, #148	; 0x94
  404826:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404828:	980c      	ldr	r0, [sp, #48]	; 0x30
  40482a:	f004 f881 	bl	408930 <__ssprint_r>
  40482e:	2800      	cmp	r0, #0
  404830:	f47f a9c6 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404834:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404836:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404838:	46c8      	mov	r8, r9
  40483a:	e5f5      	b.n	404428 <_svfprintf_r+0xa0c>
  40483c:	464e      	mov	r6, r9
  40483e:	f7ff b9fd 	b.w	403c3c <_svfprintf_r+0x220>
  404842:	aa25      	add	r2, sp, #148	; 0x94
  404844:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404846:	980c      	ldr	r0, [sp, #48]	; 0x30
  404848:	f004 f872 	bl	408930 <__ssprint_r>
  40484c:	2800      	cmp	r0, #0
  40484e:	f47f a9b7 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404852:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404854:	46c8      	mov	r8, r9
  404856:	f7ff ba72 	b.w	403d3e <_svfprintf_r+0x322>
  40485a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40485c:	4622      	mov	r2, r4
  40485e:	4620      	mov	r0, r4
  404860:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404862:	4623      	mov	r3, r4
  404864:	4621      	mov	r1, r4
  404866:	f004 ff31 	bl	4096cc <__aeabi_dcmpun>
  40486a:	2800      	cmp	r0, #0
  40486c:	f040 8286 	bne.w	404d7c <_svfprintf_r+0x1360>
  404870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404872:	3301      	adds	r3, #1
  404874:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404876:	f023 0320 	bic.w	r3, r3, #32
  40487a:	930e      	str	r3, [sp, #56]	; 0x38
  40487c:	f000 81e2 	beq.w	404c44 <_svfprintf_r+0x1228>
  404880:	2b47      	cmp	r3, #71	; 0x47
  404882:	f000 811e 	beq.w	404ac2 <_svfprintf_r+0x10a6>
  404886:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40488a:	9307      	str	r3, [sp, #28]
  40488c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40488e:	1e1f      	subs	r7, r3, #0
  404890:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404892:	9308      	str	r3, [sp, #32]
  404894:	bfbb      	ittet	lt
  404896:	463b      	movlt	r3, r7
  404898:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40489c:	2300      	movge	r3, #0
  40489e:	232d      	movlt	r3, #45	; 0x2d
  4048a0:	9310      	str	r3, [sp, #64]	; 0x40
  4048a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048a4:	2b66      	cmp	r3, #102	; 0x66
  4048a6:	f000 81bb 	beq.w	404c20 <_svfprintf_r+0x1204>
  4048aa:	2b46      	cmp	r3, #70	; 0x46
  4048ac:	f000 80df 	beq.w	404a6e <_svfprintf_r+0x1052>
  4048b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4048b2:	9a08      	ldr	r2, [sp, #32]
  4048b4:	2b45      	cmp	r3, #69	; 0x45
  4048b6:	bf0c      	ite	eq
  4048b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4048ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4048bc:	a823      	add	r0, sp, #140	; 0x8c
  4048be:	a920      	add	r1, sp, #128	; 0x80
  4048c0:	bf08      	it	eq
  4048c2:	1c5d      	addeq	r5, r3, #1
  4048c4:	9004      	str	r0, [sp, #16]
  4048c6:	9103      	str	r1, [sp, #12]
  4048c8:	a81f      	add	r0, sp, #124	; 0x7c
  4048ca:	2102      	movs	r1, #2
  4048cc:	463b      	mov	r3, r7
  4048ce:	9002      	str	r0, [sp, #8]
  4048d0:	9501      	str	r5, [sp, #4]
  4048d2:	9100      	str	r1, [sp, #0]
  4048d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048d6:	f001 faa3 	bl	405e20 <_dtoa_r>
  4048da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048dc:	2b67      	cmp	r3, #103	; 0x67
  4048de:	4606      	mov	r6, r0
  4048e0:	f040 81e0 	bne.w	404ca4 <_svfprintf_r+0x1288>
  4048e4:	f01b 0f01 	tst.w	fp, #1
  4048e8:	f000 8246 	beq.w	404d78 <_svfprintf_r+0x135c>
  4048ec:	1974      	adds	r4, r6, r5
  4048ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4048f0:	9808      	ldr	r0, [sp, #32]
  4048f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4048f4:	4639      	mov	r1, r7
  4048f6:	f004 feb7 	bl	409668 <__aeabi_dcmpeq>
  4048fa:	2800      	cmp	r0, #0
  4048fc:	f040 8165 	bne.w	404bca <_svfprintf_r+0x11ae>
  404900:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404902:	42a3      	cmp	r3, r4
  404904:	d206      	bcs.n	404914 <_svfprintf_r+0xef8>
  404906:	2130      	movs	r1, #48	; 0x30
  404908:	1c5a      	adds	r2, r3, #1
  40490a:	9223      	str	r2, [sp, #140]	; 0x8c
  40490c:	7019      	strb	r1, [r3, #0]
  40490e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404910:	429c      	cmp	r4, r3
  404912:	d8f9      	bhi.n	404908 <_svfprintf_r+0xeec>
  404914:	1b9b      	subs	r3, r3, r6
  404916:	9313      	str	r3, [sp, #76]	; 0x4c
  404918:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40491a:	2b47      	cmp	r3, #71	; 0x47
  40491c:	f000 80e9 	beq.w	404af2 <_svfprintf_r+0x10d6>
  404920:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404922:	2b65      	cmp	r3, #101	; 0x65
  404924:	f340 81cd 	ble.w	404cc2 <_svfprintf_r+0x12a6>
  404928:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40492a:	2b66      	cmp	r3, #102	; 0x66
  40492c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40492e:	9312      	str	r3, [sp, #72]	; 0x48
  404930:	f000 819e 	beq.w	404c70 <_svfprintf_r+0x1254>
  404934:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404936:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404938:	4619      	mov	r1, r3
  40493a:	4291      	cmp	r1, r2
  40493c:	f300 818a 	bgt.w	404c54 <_svfprintf_r+0x1238>
  404940:	f01b 0f01 	tst.w	fp, #1
  404944:	f040 8213 	bne.w	404d6e <_svfprintf_r+0x1352>
  404948:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40494c:	9308      	str	r3, [sp, #32]
  40494e:	2367      	movs	r3, #103	; 0x67
  404950:	920e      	str	r2, [sp, #56]	; 0x38
  404952:	9311      	str	r3, [sp, #68]	; 0x44
  404954:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404956:	2b00      	cmp	r3, #0
  404958:	f040 80c4 	bne.w	404ae4 <_svfprintf_r+0x10c8>
  40495c:	930a      	str	r3, [sp, #40]	; 0x28
  40495e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404962:	f7ff b973 	b.w	403c4c <_svfprintf_r+0x230>
  404966:	4635      	mov	r5, r6
  404968:	460c      	mov	r4, r1
  40496a:	4646      	mov	r6, r8
  40496c:	4690      	mov	r8, r2
  40496e:	3301      	adds	r3, #1
  404970:	443c      	add	r4, r7
  404972:	2b07      	cmp	r3, #7
  404974:	9427      	str	r4, [sp, #156]	; 0x9c
  404976:	9326      	str	r3, [sp, #152]	; 0x98
  404978:	e888 00a0 	stmia.w	r8, {r5, r7}
  40497c:	f73f aed1 	bgt.w	404722 <_svfprintf_r+0xd06>
  404980:	f108 0808 	add.w	r8, r8, #8
  404984:	e6d7      	b.n	404736 <_svfprintf_r+0xd1a>
  404986:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404988:	6813      	ldr	r3, [r2, #0]
  40498a:	3204      	adds	r2, #4
  40498c:	920f      	str	r2, [sp, #60]	; 0x3c
  40498e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404990:	601a      	str	r2, [r3, #0]
  404992:	f7ff b86a 	b.w	403a6a <_svfprintf_r+0x4e>
  404996:	aa25      	add	r2, sp, #148	; 0x94
  404998:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40499a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40499c:	f003 ffc8 	bl	408930 <__ssprint_r>
  4049a0:	2800      	cmp	r0, #0
  4049a2:	f47f a90d 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  4049a6:	46c8      	mov	r8, r9
  4049a8:	e48d      	b.n	4042c6 <_svfprintf_r+0x8aa>
  4049aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049ac:	4a27      	ldr	r2, [pc, #156]	; (404a4c <_svfprintf_r+0x1030>)
  4049ae:	f8c8 2000 	str.w	r2, [r8]
  4049b2:	3301      	adds	r3, #1
  4049b4:	3401      	adds	r4, #1
  4049b6:	2201      	movs	r2, #1
  4049b8:	2b07      	cmp	r3, #7
  4049ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4049bc:	9326      	str	r3, [sp, #152]	; 0x98
  4049be:	f8c8 2004 	str.w	r2, [r8, #4]
  4049c2:	dc72      	bgt.n	404aaa <_svfprintf_r+0x108e>
  4049c4:	f108 0808 	add.w	r8, r8, #8
  4049c8:	b929      	cbnz	r1, 4049d6 <_svfprintf_r+0xfba>
  4049ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049cc:	b91b      	cbnz	r3, 4049d6 <_svfprintf_r+0xfba>
  4049ce:	9b07      	ldr	r3, [sp, #28]
  4049d0:	07d8      	lsls	r0, r3, #31
  4049d2:	f57f aa03 	bpl.w	403ddc <_svfprintf_r+0x3c0>
  4049d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4049da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4049dc:	f8c8 2000 	str.w	r2, [r8]
  4049e0:	3301      	adds	r3, #1
  4049e2:	4602      	mov	r2, r0
  4049e4:	4422      	add	r2, r4
  4049e6:	2b07      	cmp	r3, #7
  4049e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4049ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4049ee:	9326      	str	r3, [sp, #152]	; 0x98
  4049f0:	f300 818d 	bgt.w	404d0e <_svfprintf_r+0x12f2>
  4049f4:	f108 0808 	add.w	r8, r8, #8
  4049f8:	2900      	cmp	r1, #0
  4049fa:	f2c0 8165 	blt.w	404cc8 <_svfprintf_r+0x12ac>
  4049fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404a00:	f8c8 6000 	str.w	r6, [r8]
  404a04:	3301      	adds	r3, #1
  404a06:	188c      	adds	r4, r1, r2
  404a08:	2b07      	cmp	r3, #7
  404a0a:	9427      	str	r4, [sp, #156]	; 0x9c
  404a0c:	9326      	str	r3, [sp, #152]	; 0x98
  404a0e:	f8c8 1004 	str.w	r1, [r8, #4]
  404a12:	f77f a9e1 	ble.w	403dd8 <_svfprintf_r+0x3bc>
  404a16:	e52c      	b.n	404472 <_svfprintf_r+0xa56>
  404a18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a1c:	6813      	ldr	r3, [r2, #0]
  404a1e:	17cd      	asrs	r5, r1, #31
  404a20:	4608      	mov	r0, r1
  404a22:	3204      	adds	r2, #4
  404a24:	4629      	mov	r1, r5
  404a26:	920f      	str	r2, [sp, #60]	; 0x3c
  404a28:	e9c3 0100 	strd	r0, r1, [r3]
  404a2c:	f7ff b81d 	b.w	403a6a <_svfprintf_r+0x4e>
  404a30:	aa25      	add	r2, sp, #148	; 0x94
  404a32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a34:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a36:	f003 ff7b 	bl	408930 <__ssprint_r>
  404a3a:	2800      	cmp	r0, #0
  404a3c:	f47f a8c0 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404a40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a42:	46c8      	mov	r8, r9
  404a44:	e458      	b.n	4042f8 <_svfprintf_r+0x8dc>
  404a46:	bf00      	nop
  404a48:	00409908 	.word	0x00409908
  404a4c:	004098f4 	.word	0x004098f4
  404a50:	2140      	movs	r1, #64	; 0x40
  404a52:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a54:	f002 fe50 	bl	4076f8 <_malloc_r>
  404a58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a5a:	6010      	str	r0, [r2, #0]
  404a5c:	6110      	str	r0, [r2, #16]
  404a5e:	2800      	cmp	r0, #0
  404a60:	f000 81f2 	beq.w	404e48 <_svfprintf_r+0x142c>
  404a64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a66:	2340      	movs	r3, #64	; 0x40
  404a68:	6153      	str	r3, [r2, #20]
  404a6a:	f7fe bfee 	b.w	403a4a <_svfprintf_r+0x2e>
  404a6e:	a823      	add	r0, sp, #140	; 0x8c
  404a70:	a920      	add	r1, sp, #128	; 0x80
  404a72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404a74:	9004      	str	r0, [sp, #16]
  404a76:	9103      	str	r1, [sp, #12]
  404a78:	a81f      	add	r0, sp, #124	; 0x7c
  404a7a:	2103      	movs	r1, #3
  404a7c:	9002      	str	r0, [sp, #8]
  404a7e:	9a08      	ldr	r2, [sp, #32]
  404a80:	9401      	str	r4, [sp, #4]
  404a82:	463b      	mov	r3, r7
  404a84:	9100      	str	r1, [sp, #0]
  404a86:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a88:	f001 f9ca 	bl	405e20 <_dtoa_r>
  404a8c:	4625      	mov	r5, r4
  404a8e:	4606      	mov	r6, r0
  404a90:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a92:	2b46      	cmp	r3, #70	; 0x46
  404a94:	eb06 0405 	add.w	r4, r6, r5
  404a98:	f47f af29 	bne.w	4048ee <_svfprintf_r+0xed2>
  404a9c:	7833      	ldrb	r3, [r6, #0]
  404a9e:	2b30      	cmp	r3, #48	; 0x30
  404aa0:	f000 8178 	beq.w	404d94 <_svfprintf_r+0x1378>
  404aa4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404aa6:	442c      	add	r4, r5
  404aa8:	e721      	b.n	4048ee <_svfprintf_r+0xed2>
  404aaa:	aa25      	add	r2, sp, #148	; 0x94
  404aac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404aae:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ab0:	f003 ff3e 	bl	408930 <__ssprint_r>
  404ab4:	2800      	cmp	r0, #0
  404ab6:	f47f a883 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404aba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404abc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404abe:	46c8      	mov	r8, r9
  404ac0:	e782      	b.n	4049c8 <_svfprintf_r+0xfac>
  404ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ac4:	2b00      	cmp	r3, #0
  404ac6:	bf08      	it	eq
  404ac8:	2301      	moveq	r3, #1
  404aca:	930a      	str	r3, [sp, #40]	; 0x28
  404acc:	e6db      	b.n	404886 <_svfprintf_r+0xe6a>
  404ace:	4630      	mov	r0, r6
  404ad0:	940a      	str	r4, [sp, #40]	; 0x28
  404ad2:	f7fe ff35 	bl	403940 <strlen>
  404ad6:	950f      	str	r5, [sp, #60]	; 0x3c
  404ad8:	900e      	str	r0, [sp, #56]	; 0x38
  404ada:	f8cd b01c 	str.w	fp, [sp, #28]
  404ade:	4603      	mov	r3, r0
  404ae0:	f7ff b9f9 	b.w	403ed6 <_svfprintf_r+0x4ba>
  404ae4:	272d      	movs	r7, #45	; 0x2d
  404ae6:	2300      	movs	r3, #0
  404ae8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404aec:	930a      	str	r3, [sp, #40]	; 0x28
  404aee:	f7ff b8ae 	b.w	403c4e <_svfprintf_r+0x232>
  404af2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404af4:	9312      	str	r3, [sp, #72]	; 0x48
  404af6:	461a      	mov	r2, r3
  404af8:	3303      	adds	r3, #3
  404afa:	db04      	blt.n	404b06 <_svfprintf_r+0x10ea>
  404afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404afe:	4619      	mov	r1, r3
  404b00:	4291      	cmp	r1, r2
  404b02:	f6bf af17 	bge.w	404934 <_svfprintf_r+0xf18>
  404b06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b08:	3b02      	subs	r3, #2
  404b0a:	9311      	str	r3, [sp, #68]	; 0x44
  404b0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404b10:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404b14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b16:	3b01      	subs	r3, #1
  404b18:	2b00      	cmp	r3, #0
  404b1a:	931f      	str	r3, [sp, #124]	; 0x7c
  404b1c:	bfbd      	ittte	lt
  404b1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404b20:	f1c3 0301 	rsblt	r3, r3, #1
  404b24:	222d      	movlt	r2, #45	; 0x2d
  404b26:	222b      	movge	r2, #43	; 0x2b
  404b28:	2b09      	cmp	r3, #9
  404b2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404b2e:	f340 8116 	ble.w	404d5e <_svfprintf_r+0x1342>
  404b32:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404b36:	4620      	mov	r0, r4
  404b38:	4dab      	ldr	r5, [pc, #684]	; (404de8 <_svfprintf_r+0x13cc>)
  404b3a:	e000      	b.n	404b3e <_svfprintf_r+0x1122>
  404b3c:	4610      	mov	r0, r2
  404b3e:	fb85 1203 	smull	r1, r2, r5, r3
  404b42:	17d9      	asrs	r1, r3, #31
  404b44:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404b48:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404b4c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404b50:	3230      	adds	r2, #48	; 0x30
  404b52:	2909      	cmp	r1, #9
  404b54:	f800 2c01 	strb.w	r2, [r0, #-1]
  404b58:	460b      	mov	r3, r1
  404b5a:	f100 32ff 	add.w	r2, r0, #4294967295
  404b5e:	dced      	bgt.n	404b3c <_svfprintf_r+0x1120>
  404b60:	3330      	adds	r3, #48	; 0x30
  404b62:	3802      	subs	r0, #2
  404b64:	b2d9      	uxtb	r1, r3
  404b66:	4284      	cmp	r4, r0
  404b68:	f802 1c01 	strb.w	r1, [r2, #-1]
  404b6c:	f240 8165 	bls.w	404e3a <_svfprintf_r+0x141e>
  404b70:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404b74:	4613      	mov	r3, r2
  404b76:	e001      	b.n	404b7c <_svfprintf_r+0x1160>
  404b78:	f813 1b01 	ldrb.w	r1, [r3], #1
  404b7c:	f800 1b01 	strb.w	r1, [r0], #1
  404b80:	42a3      	cmp	r3, r4
  404b82:	d1f9      	bne.n	404b78 <_svfprintf_r+0x115c>
  404b84:	3301      	adds	r3, #1
  404b86:	1a9b      	subs	r3, r3, r2
  404b88:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404b8c:	4413      	add	r3, r2
  404b8e:	aa21      	add	r2, sp, #132	; 0x84
  404b90:	1a9b      	subs	r3, r3, r2
  404b92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404b94:	931b      	str	r3, [sp, #108]	; 0x6c
  404b96:	2a01      	cmp	r2, #1
  404b98:	4413      	add	r3, r2
  404b9a:	930e      	str	r3, [sp, #56]	; 0x38
  404b9c:	f340 8119 	ble.w	404dd2 <_svfprintf_r+0x13b6>
  404ba0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ba2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404ba4:	4413      	add	r3, r2
  404ba6:	930e      	str	r3, [sp, #56]	; 0x38
  404ba8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404bac:	9308      	str	r3, [sp, #32]
  404bae:	2300      	movs	r3, #0
  404bb0:	9312      	str	r3, [sp, #72]	; 0x48
  404bb2:	e6cf      	b.n	404954 <_svfprintf_r+0xf38>
  404bb4:	aa25      	add	r2, sp, #148	; 0x94
  404bb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bba:	f003 feb9 	bl	408930 <__ssprint_r>
  404bbe:	2800      	cmp	r0, #0
  404bc0:	f47e affe 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404bc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bc6:	46c8      	mov	r8, r9
  404bc8:	e4d7      	b.n	40457a <_svfprintf_r+0xb5e>
  404bca:	4623      	mov	r3, r4
  404bcc:	e6a2      	b.n	404914 <_svfprintf_r+0xef8>
  404bce:	aa25      	add	r2, sp, #148	; 0x94
  404bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bd4:	f003 feac 	bl	408930 <__ssprint_r>
  404bd8:	2800      	cmp	r0, #0
  404bda:	f47e aff1 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404bde:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404be0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404be2:	46c8      	mov	r8, r9
  404be4:	e5ae      	b.n	404744 <_svfprintf_r+0xd28>
  404be6:	aa25      	add	r2, sp, #148	; 0x94
  404be8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bea:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bec:	f003 fea0 	bl	408930 <__ssprint_r>
  404bf0:	2800      	cmp	r0, #0
  404bf2:	f47e afe5 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404bf6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404bf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404bfa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bfc:	1a9a      	subs	r2, r3, r2
  404bfe:	46c8      	mov	r8, r9
  404c00:	e5b8      	b.n	404774 <_svfprintf_r+0xd58>
  404c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c04:	9612      	str	r6, [sp, #72]	; 0x48
  404c06:	2b06      	cmp	r3, #6
  404c08:	bf28      	it	cs
  404c0a:	2306      	movcs	r3, #6
  404c0c:	960a      	str	r6, [sp, #40]	; 0x28
  404c0e:	4637      	mov	r7, r6
  404c10:	9308      	str	r3, [sp, #32]
  404c12:	950f      	str	r5, [sp, #60]	; 0x3c
  404c14:	f8cd b01c 	str.w	fp, [sp, #28]
  404c18:	930e      	str	r3, [sp, #56]	; 0x38
  404c1a:	4e74      	ldr	r6, [pc, #464]	; (404dec <_svfprintf_r+0x13d0>)
  404c1c:	f7ff b816 	b.w	403c4c <_svfprintf_r+0x230>
  404c20:	a823      	add	r0, sp, #140	; 0x8c
  404c22:	a920      	add	r1, sp, #128	; 0x80
  404c24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404c26:	9004      	str	r0, [sp, #16]
  404c28:	9103      	str	r1, [sp, #12]
  404c2a:	a81f      	add	r0, sp, #124	; 0x7c
  404c2c:	2103      	movs	r1, #3
  404c2e:	9002      	str	r0, [sp, #8]
  404c30:	9a08      	ldr	r2, [sp, #32]
  404c32:	9501      	str	r5, [sp, #4]
  404c34:	463b      	mov	r3, r7
  404c36:	9100      	str	r1, [sp, #0]
  404c38:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c3a:	f001 f8f1 	bl	405e20 <_dtoa_r>
  404c3e:	4606      	mov	r6, r0
  404c40:	1944      	adds	r4, r0, r5
  404c42:	e72b      	b.n	404a9c <_svfprintf_r+0x1080>
  404c44:	2306      	movs	r3, #6
  404c46:	930a      	str	r3, [sp, #40]	; 0x28
  404c48:	e61d      	b.n	404886 <_svfprintf_r+0xe6a>
  404c4a:	272d      	movs	r7, #45	; 0x2d
  404c4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404c50:	f7ff bacd 	b.w	4041ee <_svfprintf_r+0x7d2>
  404c54:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404c56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c58:	4413      	add	r3, r2
  404c5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c5c:	930e      	str	r3, [sp, #56]	; 0x38
  404c5e:	2a00      	cmp	r2, #0
  404c60:	f340 80b0 	ble.w	404dc4 <_svfprintf_r+0x13a8>
  404c64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404c68:	9308      	str	r3, [sp, #32]
  404c6a:	2367      	movs	r3, #103	; 0x67
  404c6c:	9311      	str	r3, [sp, #68]	; 0x44
  404c6e:	e671      	b.n	404954 <_svfprintf_r+0xf38>
  404c70:	2b00      	cmp	r3, #0
  404c72:	f340 80c3 	ble.w	404dfc <_svfprintf_r+0x13e0>
  404c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404c78:	2a00      	cmp	r2, #0
  404c7a:	f040 8099 	bne.w	404db0 <_svfprintf_r+0x1394>
  404c7e:	f01b 0f01 	tst.w	fp, #1
  404c82:	f040 8095 	bne.w	404db0 <_svfprintf_r+0x1394>
  404c86:	9308      	str	r3, [sp, #32]
  404c88:	930e      	str	r3, [sp, #56]	; 0x38
  404c8a:	e663      	b.n	404954 <_svfprintf_r+0xf38>
  404c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c8e:	9308      	str	r3, [sp, #32]
  404c90:	930e      	str	r3, [sp, #56]	; 0x38
  404c92:	900a      	str	r0, [sp, #40]	; 0x28
  404c94:	950f      	str	r5, [sp, #60]	; 0x3c
  404c96:	f8cd b01c 	str.w	fp, [sp, #28]
  404c9a:	9012      	str	r0, [sp, #72]	; 0x48
  404c9c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404ca0:	f7fe bfd4 	b.w	403c4c <_svfprintf_r+0x230>
  404ca4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ca6:	2b47      	cmp	r3, #71	; 0x47
  404ca8:	f47f ae20 	bne.w	4048ec <_svfprintf_r+0xed0>
  404cac:	f01b 0f01 	tst.w	fp, #1
  404cb0:	f47f aeee 	bne.w	404a90 <_svfprintf_r+0x1074>
  404cb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404cb6:	1b9b      	subs	r3, r3, r6
  404cb8:	9313      	str	r3, [sp, #76]	; 0x4c
  404cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cbc:	2b47      	cmp	r3, #71	; 0x47
  404cbe:	f43f af18 	beq.w	404af2 <_svfprintf_r+0x10d6>
  404cc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404cc4:	9312      	str	r3, [sp, #72]	; 0x48
  404cc6:	e721      	b.n	404b0c <_svfprintf_r+0x10f0>
  404cc8:	424f      	negs	r7, r1
  404cca:	3110      	adds	r1, #16
  404ccc:	4d48      	ldr	r5, [pc, #288]	; (404df0 <_svfprintf_r+0x13d4>)
  404cce:	da2f      	bge.n	404d30 <_svfprintf_r+0x1314>
  404cd0:	2410      	movs	r4, #16
  404cd2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404cd6:	e004      	b.n	404ce2 <_svfprintf_r+0x12c6>
  404cd8:	f108 0808 	add.w	r8, r8, #8
  404cdc:	3f10      	subs	r7, #16
  404cde:	2f10      	cmp	r7, #16
  404ce0:	dd26      	ble.n	404d30 <_svfprintf_r+0x1314>
  404ce2:	3301      	adds	r3, #1
  404ce4:	3210      	adds	r2, #16
  404ce6:	2b07      	cmp	r3, #7
  404ce8:	9227      	str	r2, [sp, #156]	; 0x9c
  404cea:	9326      	str	r3, [sp, #152]	; 0x98
  404cec:	f8c8 5000 	str.w	r5, [r8]
  404cf0:	f8c8 4004 	str.w	r4, [r8, #4]
  404cf4:	ddf0      	ble.n	404cd8 <_svfprintf_r+0x12bc>
  404cf6:	aa25      	add	r2, sp, #148	; 0x94
  404cf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404cfa:	4658      	mov	r0, fp
  404cfc:	f003 fe18 	bl	408930 <__ssprint_r>
  404d00:	2800      	cmp	r0, #0
  404d02:	f47e af5d 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404d06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d0a:	46c8      	mov	r8, r9
  404d0c:	e7e6      	b.n	404cdc <_svfprintf_r+0x12c0>
  404d0e:	aa25      	add	r2, sp, #148	; 0x94
  404d10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d12:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d14:	f003 fe0c 	bl	408930 <__ssprint_r>
  404d18:	2800      	cmp	r0, #0
  404d1a:	f47e af51 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404d1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404d20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d24:	46c8      	mov	r8, r9
  404d26:	e667      	b.n	4049f8 <_svfprintf_r+0xfdc>
  404d28:	2000      	movs	r0, #0
  404d2a:	900a      	str	r0, [sp, #40]	; 0x28
  404d2c:	f7fe bed0 	b.w	403ad0 <_svfprintf_r+0xb4>
  404d30:	3301      	adds	r3, #1
  404d32:	443a      	add	r2, r7
  404d34:	2b07      	cmp	r3, #7
  404d36:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d3a:	9227      	str	r2, [sp, #156]	; 0x9c
  404d3c:	9326      	str	r3, [sp, #152]	; 0x98
  404d3e:	f108 0808 	add.w	r8, r8, #8
  404d42:	f77f ae5c 	ble.w	4049fe <_svfprintf_r+0xfe2>
  404d46:	aa25      	add	r2, sp, #148	; 0x94
  404d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d4c:	f003 fdf0 	bl	408930 <__ssprint_r>
  404d50:	2800      	cmp	r0, #0
  404d52:	f47e af35 	bne.w	403bc0 <_svfprintf_r+0x1a4>
  404d56:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d5a:	46c8      	mov	r8, r9
  404d5c:	e64f      	b.n	4049fe <_svfprintf_r+0xfe2>
  404d5e:	3330      	adds	r3, #48	; 0x30
  404d60:	2230      	movs	r2, #48	; 0x30
  404d62:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404d66:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  404d6a:	ab22      	add	r3, sp, #136	; 0x88
  404d6c:	e70f      	b.n	404b8e <_svfprintf_r+0x1172>
  404d6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d70:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404d72:	4413      	add	r3, r2
  404d74:	930e      	str	r3, [sp, #56]	; 0x38
  404d76:	e775      	b.n	404c64 <_svfprintf_r+0x1248>
  404d78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d7a:	e5cb      	b.n	404914 <_svfprintf_r+0xef8>
  404d7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404d7e:	4e1d      	ldr	r6, [pc, #116]	; (404df4 <_svfprintf_r+0x13d8>)
  404d80:	2b00      	cmp	r3, #0
  404d82:	bfb6      	itet	lt
  404d84:	272d      	movlt	r7, #45	; 0x2d
  404d86:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404d8a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  404d8e:	4b1a      	ldr	r3, [pc, #104]	; (404df8 <_svfprintf_r+0x13dc>)
  404d90:	f7ff ba2f 	b.w	4041f2 <_svfprintf_r+0x7d6>
  404d94:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404d96:	9808      	ldr	r0, [sp, #32]
  404d98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404d9a:	4639      	mov	r1, r7
  404d9c:	f004 fc64 	bl	409668 <__aeabi_dcmpeq>
  404da0:	2800      	cmp	r0, #0
  404da2:	f47f ae7f 	bne.w	404aa4 <_svfprintf_r+0x1088>
  404da6:	f1c5 0501 	rsb	r5, r5, #1
  404daa:	951f      	str	r5, [sp, #124]	; 0x7c
  404dac:	442c      	add	r4, r5
  404dae:	e59e      	b.n	4048ee <_svfprintf_r+0xed2>
  404db0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404db2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404db4:	4413      	add	r3, r2
  404db6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404db8:	441a      	add	r2, r3
  404dba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404dbe:	920e      	str	r2, [sp, #56]	; 0x38
  404dc0:	9308      	str	r3, [sp, #32]
  404dc2:	e5c7      	b.n	404954 <_svfprintf_r+0xf38>
  404dc4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404dc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dc8:	f1c3 0301 	rsb	r3, r3, #1
  404dcc:	441a      	add	r2, r3
  404dce:	4613      	mov	r3, r2
  404dd0:	e7d0      	b.n	404d74 <_svfprintf_r+0x1358>
  404dd2:	f01b 0301 	ands.w	r3, fp, #1
  404dd6:	9312      	str	r3, [sp, #72]	; 0x48
  404dd8:	f47f aee2 	bne.w	404ba0 <_svfprintf_r+0x1184>
  404ddc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404dde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404de2:	9308      	str	r3, [sp, #32]
  404de4:	e5b6      	b.n	404954 <_svfprintf_r+0xf38>
  404de6:	bf00      	nop
  404de8:	66666667 	.word	0x66666667
  404dec:	004098ec 	.word	0x004098ec
  404df0:	00409908 	.word	0x00409908
  404df4:	004098c0 	.word	0x004098c0
  404df8:	004098bc 	.word	0x004098bc
  404dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404dfe:	b913      	cbnz	r3, 404e06 <_svfprintf_r+0x13ea>
  404e00:	f01b 0f01 	tst.w	fp, #1
  404e04:	d002      	beq.n	404e0c <_svfprintf_r+0x13f0>
  404e06:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404e08:	3301      	adds	r3, #1
  404e0a:	e7d4      	b.n	404db6 <_svfprintf_r+0x139a>
  404e0c:	2301      	movs	r3, #1
  404e0e:	e73a      	b.n	404c86 <_svfprintf_r+0x126a>
  404e10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404e12:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404e16:	6828      	ldr	r0, [r5, #0]
  404e18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404e1c:	900a      	str	r0, [sp, #40]	; 0x28
  404e1e:	4628      	mov	r0, r5
  404e20:	3004      	adds	r0, #4
  404e22:	46a2      	mov	sl, r4
  404e24:	900f      	str	r0, [sp, #60]	; 0x3c
  404e26:	f7fe be51 	b.w	403acc <_svfprintf_r+0xb0>
  404e2a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e2e:	f7ff b867 	b.w	403f00 <_svfprintf_r+0x4e4>
  404e32:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e36:	f7ff ba15 	b.w	404264 <_svfprintf_r+0x848>
  404e3a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  404e3e:	e6a6      	b.n	404b8e <_svfprintf_r+0x1172>
  404e40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e44:	f7ff b8eb 	b.w	40401e <_svfprintf_r+0x602>
  404e48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404e4a:	230c      	movs	r3, #12
  404e4c:	6013      	str	r3, [r2, #0]
  404e4e:	f04f 33ff 	mov.w	r3, #4294967295
  404e52:	9309      	str	r3, [sp, #36]	; 0x24
  404e54:	f7fe bebd 	b.w	403bd2 <_svfprintf_r+0x1b6>
  404e58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e5c:	f7ff b99a 	b.w	404194 <_svfprintf_r+0x778>
  404e60:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e64:	f7ff b976 	b.w	404154 <_svfprintf_r+0x738>
  404e68:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e6c:	f7ff b959 	b.w	404122 <_svfprintf_r+0x706>
  404e70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e74:	f7ff b912 	b.w	40409c <_svfprintf_r+0x680>

00404e78 <__sprint_r.part.0>:
  404e78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e7c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404e7e:	049c      	lsls	r4, r3, #18
  404e80:	4693      	mov	fp, r2
  404e82:	d52f      	bpl.n	404ee4 <__sprint_r.part.0+0x6c>
  404e84:	6893      	ldr	r3, [r2, #8]
  404e86:	6812      	ldr	r2, [r2, #0]
  404e88:	b353      	cbz	r3, 404ee0 <__sprint_r.part.0+0x68>
  404e8a:	460e      	mov	r6, r1
  404e8c:	4607      	mov	r7, r0
  404e8e:	f102 0908 	add.w	r9, r2, #8
  404e92:	e919 0420 	ldmdb	r9, {r5, sl}
  404e96:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404e9a:	d017      	beq.n	404ecc <__sprint_r.part.0+0x54>
  404e9c:	3d04      	subs	r5, #4
  404e9e:	2400      	movs	r4, #0
  404ea0:	e001      	b.n	404ea6 <__sprint_r.part.0+0x2e>
  404ea2:	45a0      	cmp	r8, r4
  404ea4:	d010      	beq.n	404ec8 <__sprint_r.part.0+0x50>
  404ea6:	4632      	mov	r2, r6
  404ea8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404eac:	4638      	mov	r0, r7
  404eae:	f002 f87b 	bl	406fa8 <_fputwc_r>
  404eb2:	1c43      	adds	r3, r0, #1
  404eb4:	f104 0401 	add.w	r4, r4, #1
  404eb8:	d1f3      	bne.n	404ea2 <__sprint_r.part.0+0x2a>
  404eba:	2300      	movs	r3, #0
  404ebc:	f8cb 3008 	str.w	r3, [fp, #8]
  404ec0:	f8cb 3004 	str.w	r3, [fp, #4]
  404ec4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ec8:	f8db 3008 	ldr.w	r3, [fp, #8]
  404ecc:	f02a 0a03 	bic.w	sl, sl, #3
  404ed0:	eba3 030a 	sub.w	r3, r3, sl
  404ed4:	f8cb 3008 	str.w	r3, [fp, #8]
  404ed8:	f109 0908 	add.w	r9, r9, #8
  404edc:	2b00      	cmp	r3, #0
  404ede:	d1d8      	bne.n	404e92 <__sprint_r.part.0+0x1a>
  404ee0:	2000      	movs	r0, #0
  404ee2:	e7ea      	b.n	404eba <__sprint_r.part.0+0x42>
  404ee4:	f002 f9ca 	bl	40727c <__sfvwrite_r>
  404ee8:	2300      	movs	r3, #0
  404eea:	f8cb 3008 	str.w	r3, [fp, #8]
  404eee:	f8cb 3004 	str.w	r3, [fp, #4]
  404ef2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ef6:	bf00      	nop

00404ef8 <_vfiprintf_r>:
  404ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404efc:	b0ad      	sub	sp, #180	; 0xb4
  404efe:	461d      	mov	r5, r3
  404f00:	468b      	mov	fp, r1
  404f02:	4690      	mov	r8, r2
  404f04:	9307      	str	r3, [sp, #28]
  404f06:	9006      	str	r0, [sp, #24]
  404f08:	b118      	cbz	r0, 404f12 <_vfiprintf_r+0x1a>
  404f0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404f0c:	2b00      	cmp	r3, #0
  404f0e:	f000 80f3 	beq.w	4050f8 <_vfiprintf_r+0x200>
  404f12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404f16:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404f1a:	07df      	lsls	r7, r3, #31
  404f1c:	b281      	uxth	r1, r0
  404f1e:	d402      	bmi.n	404f26 <_vfiprintf_r+0x2e>
  404f20:	058e      	lsls	r6, r1, #22
  404f22:	f140 80fc 	bpl.w	40511e <_vfiprintf_r+0x226>
  404f26:	048c      	lsls	r4, r1, #18
  404f28:	d40a      	bmi.n	404f40 <_vfiprintf_r+0x48>
  404f2a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404f2e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404f32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404f36:	f8ab 100c 	strh.w	r1, [fp, #12]
  404f3a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404f3e:	b289      	uxth	r1, r1
  404f40:	0708      	lsls	r0, r1, #28
  404f42:	f140 80b3 	bpl.w	4050ac <_vfiprintf_r+0x1b4>
  404f46:	f8db 3010 	ldr.w	r3, [fp, #16]
  404f4a:	2b00      	cmp	r3, #0
  404f4c:	f000 80ae 	beq.w	4050ac <_vfiprintf_r+0x1b4>
  404f50:	f001 031a 	and.w	r3, r1, #26
  404f54:	2b0a      	cmp	r3, #10
  404f56:	f000 80b5 	beq.w	4050c4 <_vfiprintf_r+0x1cc>
  404f5a:	2300      	movs	r3, #0
  404f5c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404f60:	930b      	str	r3, [sp, #44]	; 0x2c
  404f62:	9311      	str	r3, [sp, #68]	; 0x44
  404f64:	9310      	str	r3, [sp, #64]	; 0x40
  404f66:	9303      	str	r3, [sp, #12]
  404f68:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404f6c:	46ca      	mov	sl, r9
  404f6e:	f8cd b010 	str.w	fp, [sp, #16]
  404f72:	f898 3000 	ldrb.w	r3, [r8]
  404f76:	4644      	mov	r4, r8
  404f78:	b1fb      	cbz	r3, 404fba <_vfiprintf_r+0xc2>
  404f7a:	2b25      	cmp	r3, #37	; 0x25
  404f7c:	d102      	bne.n	404f84 <_vfiprintf_r+0x8c>
  404f7e:	e01c      	b.n	404fba <_vfiprintf_r+0xc2>
  404f80:	2b25      	cmp	r3, #37	; 0x25
  404f82:	d003      	beq.n	404f8c <_vfiprintf_r+0x94>
  404f84:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404f88:	2b00      	cmp	r3, #0
  404f8a:	d1f9      	bne.n	404f80 <_vfiprintf_r+0x88>
  404f8c:	eba4 0508 	sub.w	r5, r4, r8
  404f90:	b19d      	cbz	r5, 404fba <_vfiprintf_r+0xc2>
  404f92:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f96:	f8ca 8000 	str.w	r8, [sl]
  404f9a:	3301      	adds	r3, #1
  404f9c:	442a      	add	r2, r5
  404f9e:	2b07      	cmp	r3, #7
  404fa0:	f8ca 5004 	str.w	r5, [sl, #4]
  404fa4:	9211      	str	r2, [sp, #68]	; 0x44
  404fa6:	9310      	str	r3, [sp, #64]	; 0x40
  404fa8:	dd7a      	ble.n	4050a0 <_vfiprintf_r+0x1a8>
  404faa:	2a00      	cmp	r2, #0
  404fac:	f040 84b0 	bne.w	405910 <_vfiprintf_r+0xa18>
  404fb0:	9b03      	ldr	r3, [sp, #12]
  404fb2:	9210      	str	r2, [sp, #64]	; 0x40
  404fb4:	442b      	add	r3, r5
  404fb6:	46ca      	mov	sl, r9
  404fb8:	9303      	str	r3, [sp, #12]
  404fba:	7823      	ldrb	r3, [r4, #0]
  404fbc:	2b00      	cmp	r3, #0
  404fbe:	f000 83e0 	beq.w	405782 <_vfiprintf_r+0x88a>
  404fc2:	2000      	movs	r0, #0
  404fc4:	f04f 0300 	mov.w	r3, #0
  404fc8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404fcc:	f104 0801 	add.w	r8, r4, #1
  404fd0:	7862      	ldrb	r2, [r4, #1]
  404fd2:	4605      	mov	r5, r0
  404fd4:	4606      	mov	r6, r0
  404fd6:	4603      	mov	r3, r0
  404fd8:	f04f 34ff 	mov.w	r4, #4294967295
  404fdc:	f108 0801 	add.w	r8, r8, #1
  404fe0:	f1a2 0120 	sub.w	r1, r2, #32
  404fe4:	2958      	cmp	r1, #88	; 0x58
  404fe6:	f200 82de 	bhi.w	4055a6 <_vfiprintf_r+0x6ae>
  404fea:	e8df f011 	tbh	[pc, r1, lsl #1]
  404fee:	0221      	.short	0x0221
  404ff0:	02dc02dc 	.word	0x02dc02dc
  404ff4:	02dc0229 	.word	0x02dc0229
  404ff8:	02dc02dc 	.word	0x02dc02dc
  404ffc:	02dc02dc 	.word	0x02dc02dc
  405000:	028902dc 	.word	0x028902dc
  405004:	02dc0295 	.word	0x02dc0295
  405008:	02bd00a2 	.word	0x02bd00a2
  40500c:	019f02dc 	.word	0x019f02dc
  405010:	01a401a4 	.word	0x01a401a4
  405014:	01a401a4 	.word	0x01a401a4
  405018:	01a401a4 	.word	0x01a401a4
  40501c:	01a401a4 	.word	0x01a401a4
  405020:	02dc01a4 	.word	0x02dc01a4
  405024:	02dc02dc 	.word	0x02dc02dc
  405028:	02dc02dc 	.word	0x02dc02dc
  40502c:	02dc02dc 	.word	0x02dc02dc
  405030:	02dc02dc 	.word	0x02dc02dc
  405034:	01b202dc 	.word	0x01b202dc
  405038:	02dc02dc 	.word	0x02dc02dc
  40503c:	02dc02dc 	.word	0x02dc02dc
  405040:	02dc02dc 	.word	0x02dc02dc
  405044:	02dc02dc 	.word	0x02dc02dc
  405048:	02dc02dc 	.word	0x02dc02dc
  40504c:	02dc0197 	.word	0x02dc0197
  405050:	02dc02dc 	.word	0x02dc02dc
  405054:	02dc02dc 	.word	0x02dc02dc
  405058:	02dc019b 	.word	0x02dc019b
  40505c:	025302dc 	.word	0x025302dc
  405060:	02dc02dc 	.word	0x02dc02dc
  405064:	02dc02dc 	.word	0x02dc02dc
  405068:	02dc02dc 	.word	0x02dc02dc
  40506c:	02dc02dc 	.word	0x02dc02dc
  405070:	02dc02dc 	.word	0x02dc02dc
  405074:	021b025a 	.word	0x021b025a
  405078:	02dc02dc 	.word	0x02dc02dc
  40507c:	026e02dc 	.word	0x026e02dc
  405080:	02dc021b 	.word	0x02dc021b
  405084:	027302dc 	.word	0x027302dc
  405088:	01f502dc 	.word	0x01f502dc
  40508c:	02090182 	.word	0x02090182
  405090:	02dc02d7 	.word	0x02dc02d7
  405094:	02dc029a 	.word	0x02dc029a
  405098:	02dc00a7 	.word	0x02dc00a7
  40509c:	022e02dc 	.word	0x022e02dc
  4050a0:	f10a 0a08 	add.w	sl, sl, #8
  4050a4:	9b03      	ldr	r3, [sp, #12]
  4050a6:	442b      	add	r3, r5
  4050a8:	9303      	str	r3, [sp, #12]
  4050aa:	e786      	b.n	404fba <_vfiprintf_r+0xc2>
  4050ac:	4659      	mov	r1, fp
  4050ae:	9806      	ldr	r0, [sp, #24]
  4050b0:	f000 fdac 	bl	405c0c <__swsetup_r>
  4050b4:	bb18      	cbnz	r0, 4050fe <_vfiprintf_r+0x206>
  4050b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4050ba:	f001 031a 	and.w	r3, r1, #26
  4050be:	2b0a      	cmp	r3, #10
  4050c0:	f47f af4b 	bne.w	404f5a <_vfiprintf_r+0x62>
  4050c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4050c8:	2b00      	cmp	r3, #0
  4050ca:	f6ff af46 	blt.w	404f5a <_vfiprintf_r+0x62>
  4050ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4050d2:	07db      	lsls	r3, r3, #31
  4050d4:	d405      	bmi.n	4050e2 <_vfiprintf_r+0x1ea>
  4050d6:	058f      	lsls	r7, r1, #22
  4050d8:	d403      	bmi.n	4050e2 <_vfiprintf_r+0x1ea>
  4050da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4050de:	f002 fa91 	bl	407604 <__retarget_lock_release_recursive>
  4050e2:	462b      	mov	r3, r5
  4050e4:	4642      	mov	r2, r8
  4050e6:	4659      	mov	r1, fp
  4050e8:	9806      	ldr	r0, [sp, #24]
  4050ea:	f000 fd4d 	bl	405b88 <__sbprintf>
  4050ee:	9003      	str	r0, [sp, #12]
  4050f0:	9803      	ldr	r0, [sp, #12]
  4050f2:	b02d      	add	sp, #180	; 0xb4
  4050f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050f8:	f001 feb4 	bl	406e64 <__sinit>
  4050fc:	e709      	b.n	404f12 <_vfiprintf_r+0x1a>
  4050fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405102:	07d9      	lsls	r1, r3, #31
  405104:	d404      	bmi.n	405110 <_vfiprintf_r+0x218>
  405106:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40510a:	059a      	lsls	r2, r3, #22
  40510c:	f140 84aa 	bpl.w	405a64 <_vfiprintf_r+0xb6c>
  405110:	f04f 33ff 	mov.w	r3, #4294967295
  405114:	9303      	str	r3, [sp, #12]
  405116:	9803      	ldr	r0, [sp, #12]
  405118:	b02d      	add	sp, #180	; 0xb4
  40511a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40511e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405122:	f002 fa6d 	bl	407600 <__retarget_lock_acquire_recursive>
  405126:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40512a:	b281      	uxth	r1, r0
  40512c:	e6fb      	b.n	404f26 <_vfiprintf_r+0x2e>
  40512e:	4276      	negs	r6, r6
  405130:	9207      	str	r2, [sp, #28]
  405132:	f043 0304 	orr.w	r3, r3, #4
  405136:	f898 2000 	ldrb.w	r2, [r8]
  40513a:	e74f      	b.n	404fdc <_vfiprintf_r+0xe4>
  40513c:	9608      	str	r6, [sp, #32]
  40513e:	069e      	lsls	r6, r3, #26
  405140:	f100 8450 	bmi.w	4059e4 <_vfiprintf_r+0xaec>
  405144:	9907      	ldr	r1, [sp, #28]
  405146:	06dd      	lsls	r5, r3, #27
  405148:	460a      	mov	r2, r1
  40514a:	f100 83ef 	bmi.w	40592c <_vfiprintf_r+0xa34>
  40514e:	0658      	lsls	r0, r3, #25
  405150:	f140 83ec 	bpl.w	40592c <_vfiprintf_r+0xa34>
  405154:	880e      	ldrh	r6, [r1, #0]
  405156:	3104      	adds	r1, #4
  405158:	2700      	movs	r7, #0
  40515a:	2201      	movs	r2, #1
  40515c:	9107      	str	r1, [sp, #28]
  40515e:	f04f 0100 	mov.w	r1, #0
  405162:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405166:	2500      	movs	r5, #0
  405168:	1c61      	adds	r1, r4, #1
  40516a:	f000 8116 	beq.w	40539a <_vfiprintf_r+0x4a2>
  40516e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405172:	9102      	str	r1, [sp, #8]
  405174:	ea56 0107 	orrs.w	r1, r6, r7
  405178:	f040 8114 	bne.w	4053a4 <_vfiprintf_r+0x4ac>
  40517c:	2c00      	cmp	r4, #0
  40517e:	f040 835c 	bne.w	40583a <_vfiprintf_r+0x942>
  405182:	2a00      	cmp	r2, #0
  405184:	f040 83b7 	bne.w	4058f6 <_vfiprintf_r+0x9fe>
  405188:	f013 0301 	ands.w	r3, r3, #1
  40518c:	9305      	str	r3, [sp, #20]
  40518e:	f000 8457 	beq.w	405a40 <_vfiprintf_r+0xb48>
  405192:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405196:	2330      	movs	r3, #48	; 0x30
  405198:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40519c:	9b05      	ldr	r3, [sp, #20]
  40519e:	42a3      	cmp	r3, r4
  4051a0:	bfb8      	it	lt
  4051a2:	4623      	movlt	r3, r4
  4051a4:	9301      	str	r3, [sp, #4]
  4051a6:	b10d      	cbz	r5, 4051ac <_vfiprintf_r+0x2b4>
  4051a8:	3301      	adds	r3, #1
  4051aa:	9301      	str	r3, [sp, #4]
  4051ac:	9b02      	ldr	r3, [sp, #8]
  4051ae:	f013 0302 	ands.w	r3, r3, #2
  4051b2:	9309      	str	r3, [sp, #36]	; 0x24
  4051b4:	d002      	beq.n	4051bc <_vfiprintf_r+0x2c4>
  4051b6:	9b01      	ldr	r3, [sp, #4]
  4051b8:	3302      	adds	r3, #2
  4051ba:	9301      	str	r3, [sp, #4]
  4051bc:	9b02      	ldr	r3, [sp, #8]
  4051be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4051c2:	930a      	str	r3, [sp, #40]	; 0x28
  4051c4:	f040 8217 	bne.w	4055f6 <_vfiprintf_r+0x6fe>
  4051c8:	9b08      	ldr	r3, [sp, #32]
  4051ca:	9a01      	ldr	r2, [sp, #4]
  4051cc:	1a9d      	subs	r5, r3, r2
  4051ce:	2d00      	cmp	r5, #0
  4051d0:	f340 8211 	ble.w	4055f6 <_vfiprintf_r+0x6fe>
  4051d4:	2d10      	cmp	r5, #16
  4051d6:	f340 8490 	ble.w	405afa <_vfiprintf_r+0xc02>
  4051da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4051dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051de:	4ec4      	ldr	r6, [pc, #784]	; (4054f0 <_vfiprintf_r+0x5f8>)
  4051e0:	46d6      	mov	lr, sl
  4051e2:	2710      	movs	r7, #16
  4051e4:	46a2      	mov	sl, r4
  4051e6:	4619      	mov	r1, r3
  4051e8:	9c06      	ldr	r4, [sp, #24]
  4051ea:	e007      	b.n	4051fc <_vfiprintf_r+0x304>
  4051ec:	f101 0c02 	add.w	ip, r1, #2
  4051f0:	f10e 0e08 	add.w	lr, lr, #8
  4051f4:	4601      	mov	r1, r0
  4051f6:	3d10      	subs	r5, #16
  4051f8:	2d10      	cmp	r5, #16
  4051fa:	dd11      	ble.n	405220 <_vfiprintf_r+0x328>
  4051fc:	1c48      	adds	r0, r1, #1
  4051fe:	3210      	adds	r2, #16
  405200:	2807      	cmp	r0, #7
  405202:	9211      	str	r2, [sp, #68]	; 0x44
  405204:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405208:	9010      	str	r0, [sp, #64]	; 0x40
  40520a:	ddef      	ble.n	4051ec <_vfiprintf_r+0x2f4>
  40520c:	2a00      	cmp	r2, #0
  40520e:	f040 81e4 	bne.w	4055da <_vfiprintf_r+0x6e2>
  405212:	3d10      	subs	r5, #16
  405214:	2d10      	cmp	r5, #16
  405216:	4611      	mov	r1, r2
  405218:	f04f 0c01 	mov.w	ip, #1
  40521c:	46ce      	mov	lr, r9
  40521e:	dced      	bgt.n	4051fc <_vfiprintf_r+0x304>
  405220:	4654      	mov	r4, sl
  405222:	4661      	mov	r1, ip
  405224:	46f2      	mov	sl, lr
  405226:	442a      	add	r2, r5
  405228:	2907      	cmp	r1, #7
  40522a:	9211      	str	r2, [sp, #68]	; 0x44
  40522c:	f8ca 6000 	str.w	r6, [sl]
  405230:	f8ca 5004 	str.w	r5, [sl, #4]
  405234:	9110      	str	r1, [sp, #64]	; 0x40
  405236:	f300 82ec 	bgt.w	405812 <_vfiprintf_r+0x91a>
  40523a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40523e:	f10a 0a08 	add.w	sl, sl, #8
  405242:	1c48      	adds	r0, r1, #1
  405244:	2d00      	cmp	r5, #0
  405246:	f040 81de 	bne.w	405606 <_vfiprintf_r+0x70e>
  40524a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40524c:	2b00      	cmp	r3, #0
  40524e:	f000 81f8 	beq.w	405642 <_vfiprintf_r+0x74a>
  405252:	3202      	adds	r2, #2
  405254:	a90e      	add	r1, sp, #56	; 0x38
  405256:	2302      	movs	r3, #2
  405258:	2807      	cmp	r0, #7
  40525a:	9211      	str	r2, [sp, #68]	; 0x44
  40525c:	9010      	str	r0, [sp, #64]	; 0x40
  40525e:	e88a 000a 	stmia.w	sl, {r1, r3}
  405262:	f340 81ea 	ble.w	40563a <_vfiprintf_r+0x742>
  405266:	2a00      	cmp	r2, #0
  405268:	f040 838c 	bne.w	405984 <_vfiprintf_r+0xa8c>
  40526c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40526e:	2b80      	cmp	r3, #128	; 0x80
  405270:	f04f 0001 	mov.w	r0, #1
  405274:	4611      	mov	r1, r2
  405276:	46ca      	mov	sl, r9
  405278:	f040 81e7 	bne.w	40564a <_vfiprintf_r+0x752>
  40527c:	9b08      	ldr	r3, [sp, #32]
  40527e:	9d01      	ldr	r5, [sp, #4]
  405280:	1b5e      	subs	r6, r3, r5
  405282:	2e00      	cmp	r6, #0
  405284:	f340 81e1 	ble.w	40564a <_vfiprintf_r+0x752>
  405288:	2e10      	cmp	r6, #16
  40528a:	4d9a      	ldr	r5, [pc, #616]	; (4054f4 <_vfiprintf_r+0x5fc>)
  40528c:	f340 8450 	ble.w	405b30 <_vfiprintf_r+0xc38>
  405290:	46d4      	mov	ip, sl
  405292:	2710      	movs	r7, #16
  405294:	46a2      	mov	sl, r4
  405296:	9c06      	ldr	r4, [sp, #24]
  405298:	e007      	b.n	4052aa <_vfiprintf_r+0x3b2>
  40529a:	f101 0e02 	add.w	lr, r1, #2
  40529e:	f10c 0c08 	add.w	ip, ip, #8
  4052a2:	4601      	mov	r1, r0
  4052a4:	3e10      	subs	r6, #16
  4052a6:	2e10      	cmp	r6, #16
  4052a8:	dd11      	ble.n	4052ce <_vfiprintf_r+0x3d6>
  4052aa:	1c48      	adds	r0, r1, #1
  4052ac:	3210      	adds	r2, #16
  4052ae:	2807      	cmp	r0, #7
  4052b0:	9211      	str	r2, [sp, #68]	; 0x44
  4052b2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4052b6:	9010      	str	r0, [sp, #64]	; 0x40
  4052b8:	ddef      	ble.n	40529a <_vfiprintf_r+0x3a2>
  4052ba:	2a00      	cmp	r2, #0
  4052bc:	f040 829d 	bne.w	4057fa <_vfiprintf_r+0x902>
  4052c0:	3e10      	subs	r6, #16
  4052c2:	2e10      	cmp	r6, #16
  4052c4:	f04f 0e01 	mov.w	lr, #1
  4052c8:	4611      	mov	r1, r2
  4052ca:	46cc      	mov	ip, r9
  4052cc:	dced      	bgt.n	4052aa <_vfiprintf_r+0x3b2>
  4052ce:	4654      	mov	r4, sl
  4052d0:	46e2      	mov	sl, ip
  4052d2:	4432      	add	r2, r6
  4052d4:	f1be 0f07 	cmp.w	lr, #7
  4052d8:	9211      	str	r2, [sp, #68]	; 0x44
  4052da:	e88a 0060 	stmia.w	sl, {r5, r6}
  4052de:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4052e2:	f300 8369 	bgt.w	4059b8 <_vfiprintf_r+0xac0>
  4052e6:	f10a 0a08 	add.w	sl, sl, #8
  4052ea:	f10e 0001 	add.w	r0, lr, #1
  4052ee:	4671      	mov	r1, lr
  4052f0:	e1ab      	b.n	40564a <_vfiprintf_r+0x752>
  4052f2:	9608      	str	r6, [sp, #32]
  4052f4:	f013 0220 	ands.w	r2, r3, #32
  4052f8:	f040 838c 	bne.w	405a14 <_vfiprintf_r+0xb1c>
  4052fc:	f013 0110 	ands.w	r1, r3, #16
  405300:	f040 831a 	bne.w	405938 <_vfiprintf_r+0xa40>
  405304:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405308:	f000 8316 	beq.w	405938 <_vfiprintf_r+0xa40>
  40530c:	9807      	ldr	r0, [sp, #28]
  40530e:	460a      	mov	r2, r1
  405310:	4601      	mov	r1, r0
  405312:	3104      	adds	r1, #4
  405314:	8806      	ldrh	r6, [r0, #0]
  405316:	9107      	str	r1, [sp, #28]
  405318:	2700      	movs	r7, #0
  40531a:	e720      	b.n	40515e <_vfiprintf_r+0x266>
  40531c:	9608      	str	r6, [sp, #32]
  40531e:	f043 0310 	orr.w	r3, r3, #16
  405322:	e7e7      	b.n	4052f4 <_vfiprintf_r+0x3fc>
  405324:	9608      	str	r6, [sp, #32]
  405326:	f043 0310 	orr.w	r3, r3, #16
  40532a:	e708      	b.n	40513e <_vfiprintf_r+0x246>
  40532c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405330:	f898 2000 	ldrb.w	r2, [r8]
  405334:	e652      	b.n	404fdc <_vfiprintf_r+0xe4>
  405336:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40533a:	2600      	movs	r6, #0
  40533c:	f818 2b01 	ldrb.w	r2, [r8], #1
  405340:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  405344:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  405348:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40534c:	2909      	cmp	r1, #9
  40534e:	d9f5      	bls.n	40533c <_vfiprintf_r+0x444>
  405350:	e646      	b.n	404fe0 <_vfiprintf_r+0xe8>
  405352:	9608      	str	r6, [sp, #32]
  405354:	2800      	cmp	r0, #0
  405356:	f040 8408 	bne.w	405b6a <_vfiprintf_r+0xc72>
  40535a:	f043 0310 	orr.w	r3, r3, #16
  40535e:	069e      	lsls	r6, r3, #26
  405360:	f100 834c 	bmi.w	4059fc <_vfiprintf_r+0xb04>
  405364:	06dd      	lsls	r5, r3, #27
  405366:	f100 82f3 	bmi.w	405950 <_vfiprintf_r+0xa58>
  40536a:	0658      	lsls	r0, r3, #25
  40536c:	f140 82f0 	bpl.w	405950 <_vfiprintf_r+0xa58>
  405370:	9d07      	ldr	r5, [sp, #28]
  405372:	f9b5 6000 	ldrsh.w	r6, [r5]
  405376:	462a      	mov	r2, r5
  405378:	17f7      	asrs	r7, r6, #31
  40537a:	3204      	adds	r2, #4
  40537c:	4630      	mov	r0, r6
  40537e:	4639      	mov	r1, r7
  405380:	9207      	str	r2, [sp, #28]
  405382:	2800      	cmp	r0, #0
  405384:	f171 0200 	sbcs.w	r2, r1, #0
  405388:	f2c0 835d 	blt.w	405a46 <_vfiprintf_r+0xb4e>
  40538c:	1c61      	adds	r1, r4, #1
  40538e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405392:	f04f 0201 	mov.w	r2, #1
  405396:	f47f aeea 	bne.w	40516e <_vfiprintf_r+0x276>
  40539a:	ea56 0107 	orrs.w	r1, r6, r7
  40539e:	f000 824d 	beq.w	40583c <_vfiprintf_r+0x944>
  4053a2:	9302      	str	r3, [sp, #8]
  4053a4:	2a01      	cmp	r2, #1
  4053a6:	f000 828c 	beq.w	4058c2 <_vfiprintf_r+0x9ca>
  4053aa:	2a02      	cmp	r2, #2
  4053ac:	f040 825c 	bne.w	405868 <_vfiprintf_r+0x970>
  4053b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4053b2:	46cb      	mov	fp, r9
  4053b4:	0933      	lsrs	r3, r6, #4
  4053b6:	f006 010f 	and.w	r1, r6, #15
  4053ba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4053be:	093a      	lsrs	r2, r7, #4
  4053c0:	461e      	mov	r6, r3
  4053c2:	4617      	mov	r7, r2
  4053c4:	5c43      	ldrb	r3, [r0, r1]
  4053c6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4053ca:	ea56 0307 	orrs.w	r3, r6, r7
  4053ce:	d1f1      	bne.n	4053b4 <_vfiprintf_r+0x4bc>
  4053d0:	eba9 030b 	sub.w	r3, r9, fp
  4053d4:	9305      	str	r3, [sp, #20]
  4053d6:	e6e1      	b.n	40519c <_vfiprintf_r+0x2a4>
  4053d8:	2800      	cmp	r0, #0
  4053da:	f040 83c0 	bne.w	405b5e <_vfiprintf_r+0xc66>
  4053de:	0699      	lsls	r1, r3, #26
  4053e0:	f100 8367 	bmi.w	405ab2 <_vfiprintf_r+0xbba>
  4053e4:	06da      	lsls	r2, r3, #27
  4053e6:	f100 80f1 	bmi.w	4055cc <_vfiprintf_r+0x6d4>
  4053ea:	065b      	lsls	r3, r3, #25
  4053ec:	f140 80ee 	bpl.w	4055cc <_vfiprintf_r+0x6d4>
  4053f0:	9a07      	ldr	r2, [sp, #28]
  4053f2:	6813      	ldr	r3, [r2, #0]
  4053f4:	3204      	adds	r2, #4
  4053f6:	9207      	str	r2, [sp, #28]
  4053f8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4053fc:	801a      	strh	r2, [r3, #0]
  4053fe:	e5b8      	b.n	404f72 <_vfiprintf_r+0x7a>
  405400:	9807      	ldr	r0, [sp, #28]
  405402:	4a3d      	ldr	r2, [pc, #244]	; (4054f8 <_vfiprintf_r+0x600>)
  405404:	9608      	str	r6, [sp, #32]
  405406:	920b      	str	r2, [sp, #44]	; 0x2c
  405408:	6806      	ldr	r6, [r0, #0]
  40540a:	2278      	movs	r2, #120	; 0x78
  40540c:	2130      	movs	r1, #48	; 0x30
  40540e:	3004      	adds	r0, #4
  405410:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405414:	f043 0302 	orr.w	r3, r3, #2
  405418:	9007      	str	r0, [sp, #28]
  40541a:	2700      	movs	r7, #0
  40541c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405420:	2202      	movs	r2, #2
  405422:	e69c      	b.n	40515e <_vfiprintf_r+0x266>
  405424:	9608      	str	r6, [sp, #32]
  405426:	2800      	cmp	r0, #0
  405428:	d099      	beq.n	40535e <_vfiprintf_r+0x466>
  40542a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40542e:	e796      	b.n	40535e <_vfiprintf_r+0x466>
  405430:	f898 2000 	ldrb.w	r2, [r8]
  405434:	2d00      	cmp	r5, #0
  405436:	f47f add1 	bne.w	404fdc <_vfiprintf_r+0xe4>
  40543a:	2001      	movs	r0, #1
  40543c:	2520      	movs	r5, #32
  40543e:	e5cd      	b.n	404fdc <_vfiprintf_r+0xe4>
  405440:	f043 0301 	orr.w	r3, r3, #1
  405444:	f898 2000 	ldrb.w	r2, [r8]
  405448:	e5c8      	b.n	404fdc <_vfiprintf_r+0xe4>
  40544a:	9608      	str	r6, [sp, #32]
  40544c:	2800      	cmp	r0, #0
  40544e:	f040 8393 	bne.w	405b78 <_vfiprintf_r+0xc80>
  405452:	4929      	ldr	r1, [pc, #164]	; (4054f8 <_vfiprintf_r+0x600>)
  405454:	910b      	str	r1, [sp, #44]	; 0x2c
  405456:	069f      	lsls	r7, r3, #26
  405458:	f100 82e8 	bmi.w	405a2c <_vfiprintf_r+0xb34>
  40545c:	9807      	ldr	r0, [sp, #28]
  40545e:	06de      	lsls	r6, r3, #27
  405460:	4601      	mov	r1, r0
  405462:	f100 8270 	bmi.w	405946 <_vfiprintf_r+0xa4e>
  405466:	065d      	lsls	r5, r3, #25
  405468:	f140 826d 	bpl.w	405946 <_vfiprintf_r+0xa4e>
  40546c:	3104      	adds	r1, #4
  40546e:	8806      	ldrh	r6, [r0, #0]
  405470:	9107      	str	r1, [sp, #28]
  405472:	2700      	movs	r7, #0
  405474:	07d8      	lsls	r0, r3, #31
  405476:	f140 8222 	bpl.w	4058be <_vfiprintf_r+0x9c6>
  40547a:	ea56 0107 	orrs.w	r1, r6, r7
  40547e:	f000 821e 	beq.w	4058be <_vfiprintf_r+0x9c6>
  405482:	2130      	movs	r1, #48	; 0x30
  405484:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405488:	f043 0302 	orr.w	r3, r3, #2
  40548c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405490:	2202      	movs	r2, #2
  405492:	e664      	b.n	40515e <_vfiprintf_r+0x266>
  405494:	9608      	str	r6, [sp, #32]
  405496:	2800      	cmp	r0, #0
  405498:	f040 836b 	bne.w	405b72 <_vfiprintf_r+0xc7a>
  40549c:	4917      	ldr	r1, [pc, #92]	; (4054fc <_vfiprintf_r+0x604>)
  40549e:	910b      	str	r1, [sp, #44]	; 0x2c
  4054a0:	e7d9      	b.n	405456 <_vfiprintf_r+0x55e>
  4054a2:	9907      	ldr	r1, [sp, #28]
  4054a4:	9608      	str	r6, [sp, #32]
  4054a6:	680a      	ldr	r2, [r1, #0]
  4054a8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4054ac:	f04f 0000 	mov.w	r0, #0
  4054b0:	460a      	mov	r2, r1
  4054b2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4054b6:	3204      	adds	r2, #4
  4054b8:	2001      	movs	r0, #1
  4054ba:	9001      	str	r0, [sp, #4]
  4054bc:	9207      	str	r2, [sp, #28]
  4054be:	9005      	str	r0, [sp, #20]
  4054c0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4054c4:	9302      	str	r3, [sp, #8]
  4054c6:	2400      	movs	r4, #0
  4054c8:	e670      	b.n	4051ac <_vfiprintf_r+0x2b4>
  4054ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054ce:	f898 2000 	ldrb.w	r2, [r8]
  4054d2:	e583      	b.n	404fdc <_vfiprintf_r+0xe4>
  4054d4:	f898 2000 	ldrb.w	r2, [r8]
  4054d8:	2a6c      	cmp	r2, #108	; 0x6c
  4054da:	bf03      	ittte	eq
  4054dc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4054e0:	f043 0320 	orreq.w	r3, r3, #32
  4054e4:	f108 0801 	addeq.w	r8, r8, #1
  4054e8:	f043 0310 	orrne.w	r3, r3, #16
  4054ec:	e576      	b.n	404fdc <_vfiprintf_r+0xe4>
  4054ee:	bf00      	nop
  4054f0:	00409918 	.word	0x00409918
  4054f4:	00409928 	.word	0x00409928
  4054f8:	004098d8 	.word	0x004098d8
  4054fc:	004098c4 	.word	0x004098c4
  405500:	9907      	ldr	r1, [sp, #28]
  405502:	680e      	ldr	r6, [r1, #0]
  405504:	460a      	mov	r2, r1
  405506:	2e00      	cmp	r6, #0
  405508:	f102 0204 	add.w	r2, r2, #4
  40550c:	f6ff ae0f 	blt.w	40512e <_vfiprintf_r+0x236>
  405510:	9207      	str	r2, [sp, #28]
  405512:	f898 2000 	ldrb.w	r2, [r8]
  405516:	e561      	b.n	404fdc <_vfiprintf_r+0xe4>
  405518:	f898 2000 	ldrb.w	r2, [r8]
  40551c:	2001      	movs	r0, #1
  40551e:	252b      	movs	r5, #43	; 0x2b
  405520:	e55c      	b.n	404fdc <_vfiprintf_r+0xe4>
  405522:	9907      	ldr	r1, [sp, #28]
  405524:	9608      	str	r6, [sp, #32]
  405526:	f8d1 b000 	ldr.w	fp, [r1]
  40552a:	f04f 0200 	mov.w	r2, #0
  40552e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405532:	1d0e      	adds	r6, r1, #4
  405534:	f1bb 0f00 	cmp.w	fp, #0
  405538:	f000 82e5 	beq.w	405b06 <_vfiprintf_r+0xc0e>
  40553c:	1c67      	adds	r7, r4, #1
  40553e:	f000 82c4 	beq.w	405aca <_vfiprintf_r+0xbd2>
  405542:	4622      	mov	r2, r4
  405544:	2100      	movs	r1, #0
  405546:	4658      	mov	r0, fp
  405548:	9301      	str	r3, [sp, #4]
  40554a:	f002 fba1 	bl	407c90 <memchr>
  40554e:	9b01      	ldr	r3, [sp, #4]
  405550:	2800      	cmp	r0, #0
  405552:	f000 82e5 	beq.w	405b20 <_vfiprintf_r+0xc28>
  405556:	eba0 020b 	sub.w	r2, r0, fp
  40555a:	9205      	str	r2, [sp, #20]
  40555c:	9607      	str	r6, [sp, #28]
  40555e:	9302      	str	r3, [sp, #8]
  405560:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405564:	2400      	movs	r4, #0
  405566:	e619      	b.n	40519c <_vfiprintf_r+0x2a4>
  405568:	f898 2000 	ldrb.w	r2, [r8]
  40556c:	2a2a      	cmp	r2, #42	; 0x2a
  40556e:	f108 0701 	add.w	r7, r8, #1
  405572:	f000 82e9 	beq.w	405b48 <_vfiprintf_r+0xc50>
  405576:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40557a:	2909      	cmp	r1, #9
  40557c:	46b8      	mov	r8, r7
  40557e:	f04f 0400 	mov.w	r4, #0
  405582:	f63f ad2d 	bhi.w	404fe0 <_vfiprintf_r+0xe8>
  405586:	f818 2b01 	ldrb.w	r2, [r8], #1
  40558a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40558e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405592:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405596:	2909      	cmp	r1, #9
  405598:	d9f5      	bls.n	405586 <_vfiprintf_r+0x68e>
  40559a:	e521      	b.n	404fe0 <_vfiprintf_r+0xe8>
  40559c:	f043 0320 	orr.w	r3, r3, #32
  4055a0:	f898 2000 	ldrb.w	r2, [r8]
  4055a4:	e51a      	b.n	404fdc <_vfiprintf_r+0xe4>
  4055a6:	9608      	str	r6, [sp, #32]
  4055a8:	2800      	cmp	r0, #0
  4055aa:	f040 82db 	bne.w	405b64 <_vfiprintf_r+0xc6c>
  4055ae:	2a00      	cmp	r2, #0
  4055b0:	f000 80e7 	beq.w	405782 <_vfiprintf_r+0x88a>
  4055b4:	2101      	movs	r1, #1
  4055b6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4055ba:	f04f 0200 	mov.w	r2, #0
  4055be:	9101      	str	r1, [sp, #4]
  4055c0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4055c4:	9105      	str	r1, [sp, #20]
  4055c6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4055ca:	e77b      	b.n	4054c4 <_vfiprintf_r+0x5cc>
  4055cc:	9a07      	ldr	r2, [sp, #28]
  4055ce:	6813      	ldr	r3, [r2, #0]
  4055d0:	3204      	adds	r2, #4
  4055d2:	9207      	str	r2, [sp, #28]
  4055d4:	9a03      	ldr	r2, [sp, #12]
  4055d6:	601a      	str	r2, [r3, #0]
  4055d8:	e4cb      	b.n	404f72 <_vfiprintf_r+0x7a>
  4055da:	aa0f      	add	r2, sp, #60	; 0x3c
  4055dc:	9904      	ldr	r1, [sp, #16]
  4055de:	4620      	mov	r0, r4
  4055e0:	f7ff fc4a 	bl	404e78 <__sprint_r.part.0>
  4055e4:	2800      	cmp	r0, #0
  4055e6:	f040 8139 	bne.w	40585c <_vfiprintf_r+0x964>
  4055ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055ee:	f101 0c01 	add.w	ip, r1, #1
  4055f2:	46ce      	mov	lr, r9
  4055f4:	e5ff      	b.n	4051f6 <_vfiprintf_r+0x2fe>
  4055f6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055fa:	1c48      	adds	r0, r1, #1
  4055fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405600:	2d00      	cmp	r5, #0
  405602:	f43f ae22 	beq.w	40524a <_vfiprintf_r+0x352>
  405606:	3201      	adds	r2, #1
  405608:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40560c:	2101      	movs	r1, #1
  40560e:	2807      	cmp	r0, #7
  405610:	9211      	str	r2, [sp, #68]	; 0x44
  405612:	9010      	str	r0, [sp, #64]	; 0x40
  405614:	f8ca 5000 	str.w	r5, [sl]
  405618:	f8ca 1004 	str.w	r1, [sl, #4]
  40561c:	f340 8108 	ble.w	405830 <_vfiprintf_r+0x938>
  405620:	2a00      	cmp	r2, #0
  405622:	f040 81bc 	bne.w	40599e <_vfiprintf_r+0xaa6>
  405626:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405628:	2b00      	cmp	r3, #0
  40562a:	f43f ae1f 	beq.w	40526c <_vfiprintf_r+0x374>
  40562e:	ab0e      	add	r3, sp, #56	; 0x38
  405630:	2202      	movs	r2, #2
  405632:	4608      	mov	r0, r1
  405634:	931c      	str	r3, [sp, #112]	; 0x70
  405636:	921d      	str	r2, [sp, #116]	; 0x74
  405638:	46ca      	mov	sl, r9
  40563a:	4601      	mov	r1, r0
  40563c:	f10a 0a08 	add.w	sl, sl, #8
  405640:	3001      	adds	r0, #1
  405642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405644:	2b80      	cmp	r3, #128	; 0x80
  405646:	f43f ae19 	beq.w	40527c <_vfiprintf_r+0x384>
  40564a:	9b05      	ldr	r3, [sp, #20]
  40564c:	1ae4      	subs	r4, r4, r3
  40564e:	2c00      	cmp	r4, #0
  405650:	dd2e      	ble.n	4056b0 <_vfiprintf_r+0x7b8>
  405652:	2c10      	cmp	r4, #16
  405654:	4db3      	ldr	r5, [pc, #716]	; (405924 <_vfiprintf_r+0xa2c>)
  405656:	dd1e      	ble.n	405696 <_vfiprintf_r+0x79e>
  405658:	46d6      	mov	lr, sl
  40565a:	2610      	movs	r6, #16
  40565c:	9f06      	ldr	r7, [sp, #24]
  40565e:	f8dd a010 	ldr.w	sl, [sp, #16]
  405662:	e006      	b.n	405672 <_vfiprintf_r+0x77a>
  405664:	1c88      	adds	r0, r1, #2
  405666:	f10e 0e08 	add.w	lr, lr, #8
  40566a:	4619      	mov	r1, r3
  40566c:	3c10      	subs	r4, #16
  40566e:	2c10      	cmp	r4, #16
  405670:	dd10      	ble.n	405694 <_vfiprintf_r+0x79c>
  405672:	1c4b      	adds	r3, r1, #1
  405674:	3210      	adds	r2, #16
  405676:	2b07      	cmp	r3, #7
  405678:	9211      	str	r2, [sp, #68]	; 0x44
  40567a:	e88e 0060 	stmia.w	lr, {r5, r6}
  40567e:	9310      	str	r3, [sp, #64]	; 0x40
  405680:	ddf0      	ble.n	405664 <_vfiprintf_r+0x76c>
  405682:	2a00      	cmp	r2, #0
  405684:	d165      	bne.n	405752 <_vfiprintf_r+0x85a>
  405686:	3c10      	subs	r4, #16
  405688:	2c10      	cmp	r4, #16
  40568a:	f04f 0001 	mov.w	r0, #1
  40568e:	4611      	mov	r1, r2
  405690:	46ce      	mov	lr, r9
  405692:	dcee      	bgt.n	405672 <_vfiprintf_r+0x77a>
  405694:	46f2      	mov	sl, lr
  405696:	4422      	add	r2, r4
  405698:	2807      	cmp	r0, #7
  40569a:	9211      	str	r2, [sp, #68]	; 0x44
  40569c:	f8ca 5000 	str.w	r5, [sl]
  4056a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4056a4:	9010      	str	r0, [sp, #64]	; 0x40
  4056a6:	f300 8085 	bgt.w	4057b4 <_vfiprintf_r+0x8bc>
  4056aa:	f10a 0a08 	add.w	sl, sl, #8
  4056ae:	3001      	adds	r0, #1
  4056b0:	9905      	ldr	r1, [sp, #20]
  4056b2:	f8ca b000 	str.w	fp, [sl]
  4056b6:	440a      	add	r2, r1
  4056b8:	2807      	cmp	r0, #7
  4056ba:	9211      	str	r2, [sp, #68]	; 0x44
  4056bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4056c0:	9010      	str	r0, [sp, #64]	; 0x40
  4056c2:	f340 8082 	ble.w	4057ca <_vfiprintf_r+0x8d2>
  4056c6:	2a00      	cmp	r2, #0
  4056c8:	f040 8118 	bne.w	4058fc <_vfiprintf_r+0xa04>
  4056cc:	9b02      	ldr	r3, [sp, #8]
  4056ce:	9210      	str	r2, [sp, #64]	; 0x40
  4056d0:	0758      	lsls	r0, r3, #29
  4056d2:	d535      	bpl.n	405740 <_vfiprintf_r+0x848>
  4056d4:	9b08      	ldr	r3, [sp, #32]
  4056d6:	9901      	ldr	r1, [sp, #4]
  4056d8:	1a5c      	subs	r4, r3, r1
  4056da:	2c00      	cmp	r4, #0
  4056dc:	f340 80e7 	ble.w	4058ae <_vfiprintf_r+0x9b6>
  4056e0:	46ca      	mov	sl, r9
  4056e2:	2c10      	cmp	r4, #16
  4056e4:	f340 8218 	ble.w	405b18 <_vfiprintf_r+0xc20>
  4056e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4056ea:	4e8f      	ldr	r6, [pc, #572]	; (405928 <_vfiprintf_r+0xa30>)
  4056ec:	9f06      	ldr	r7, [sp, #24]
  4056ee:	f8dd b010 	ldr.w	fp, [sp, #16]
  4056f2:	2510      	movs	r5, #16
  4056f4:	e006      	b.n	405704 <_vfiprintf_r+0x80c>
  4056f6:	1c88      	adds	r0, r1, #2
  4056f8:	f10a 0a08 	add.w	sl, sl, #8
  4056fc:	4619      	mov	r1, r3
  4056fe:	3c10      	subs	r4, #16
  405700:	2c10      	cmp	r4, #16
  405702:	dd11      	ble.n	405728 <_vfiprintf_r+0x830>
  405704:	1c4b      	adds	r3, r1, #1
  405706:	3210      	adds	r2, #16
  405708:	2b07      	cmp	r3, #7
  40570a:	9211      	str	r2, [sp, #68]	; 0x44
  40570c:	f8ca 6000 	str.w	r6, [sl]
  405710:	f8ca 5004 	str.w	r5, [sl, #4]
  405714:	9310      	str	r3, [sp, #64]	; 0x40
  405716:	ddee      	ble.n	4056f6 <_vfiprintf_r+0x7fe>
  405718:	bb42      	cbnz	r2, 40576c <_vfiprintf_r+0x874>
  40571a:	3c10      	subs	r4, #16
  40571c:	2c10      	cmp	r4, #16
  40571e:	f04f 0001 	mov.w	r0, #1
  405722:	4611      	mov	r1, r2
  405724:	46ca      	mov	sl, r9
  405726:	dced      	bgt.n	405704 <_vfiprintf_r+0x80c>
  405728:	4422      	add	r2, r4
  40572a:	2807      	cmp	r0, #7
  40572c:	9211      	str	r2, [sp, #68]	; 0x44
  40572e:	f8ca 6000 	str.w	r6, [sl]
  405732:	f8ca 4004 	str.w	r4, [sl, #4]
  405736:	9010      	str	r0, [sp, #64]	; 0x40
  405738:	dd51      	ble.n	4057de <_vfiprintf_r+0x8e6>
  40573a:	2a00      	cmp	r2, #0
  40573c:	f040 819b 	bne.w	405a76 <_vfiprintf_r+0xb7e>
  405740:	9b03      	ldr	r3, [sp, #12]
  405742:	9a08      	ldr	r2, [sp, #32]
  405744:	9901      	ldr	r1, [sp, #4]
  405746:	428a      	cmp	r2, r1
  405748:	bfac      	ite	ge
  40574a:	189b      	addge	r3, r3, r2
  40574c:	185b      	addlt	r3, r3, r1
  40574e:	9303      	str	r3, [sp, #12]
  405750:	e04e      	b.n	4057f0 <_vfiprintf_r+0x8f8>
  405752:	aa0f      	add	r2, sp, #60	; 0x3c
  405754:	4651      	mov	r1, sl
  405756:	4638      	mov	r0, r7
  405758:	f7ff fb8e 	bl	404e78 <__sprint_r.part.0>
  40575c:	2800      	cmp	r0, #0
  40575e:	f040 813f 	bne.w	4059e0 <_vfiprintf_r+0xae8>
  405762:	9910      	ldr	r1, [sp, #64]	; 0x40
  405764:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405766:	1c48      	adds	r0, r1, #1
  405768:	46ce      	mov	lr, r9
  40576a:	e77f      	b.n	40566c <_vfiprintf_r+0x774>
  40576c:	aa0f      	add	r2, sp, #60	; 0x3c
  40576e:	4659      	mov	r1, fp
  405770:	4638      	mov	r0, r7
  405772:	f7ff fb81 	bl	404e78 <__sprint_r.part.0>
  405776:	b960      	cbnz	r0, 405792 <_vfiprintf_r+0x89a>
  405778:	9910      	ldr	r1, [sp, #64]	; 0x40
  40577a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40577c:	1c48      	adds	r0, r1, #1
  40577e:	46ca      	mov	sl, r9
  405780:	e7bd      	b.n	4056fe <_vfiprintf_r+0x806>
  405782:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405784:	f8dd b010 	ldr.w	fp, [sp, #16]
  405788:	2b00      	cmp	r3, #0
  40578a:	f040 81d4 	bne.w	405b36 <_vfiprintf_r+0xc3e>
  40578e:	2300      	movs	r3, #0
  405790:	9310      	str	r3, [sp, #64]	; 0x40
  405792:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405796:	f013 0f01 	tst.w	r3, #1
  40579a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40579e:	d102      	bne.n	4057a6 <_vfiprintf_r+0x8ae>
  4057a0:	059a      	lsls	r2, r3, #22
  4057a2:	f140 80de 	bpl.w	405962 <_vfiprintf_r+0xa6a>
  4057a6:	065b      	lsls	r3, r3, #25
  4057a8:	f53f acb2 	bmi.w	405110 <_vfiprintf_r+0x218>
  4057ac:	9803      	ldr	r0, [sp, #12]
  4057ae:	b02d      	add	sp, #180	; 0xb4
  4057b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057b4:	2a00      	cmp	r2, #0
  4057b6:	f040 8106 	bne.w	4059c6 <_vfiprintf_r+0xace>
  4057ba:	9a05      	ldr	r2, [sp, #20]
  4057bc:	921d      	str	r2, [sp, #116]	; 0x74
  4057be:	2301      	movs	r3, #1
  4057c0:	9211      	str	r2, [sp, #68]	; 0x44
  4057c2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4057c6:	9310      	str	r3, [sp, #64]	; 0x40
  4057c8:	46ca      	mov	sl, r9
  4057ca:	f10a 0a08 	add.w	sl, sl, #8
  4057ce:	9b02      	ldr	r3, [sp, #8]
  4057d0:	0759      	lsls	r1, r3, #29
  4057d2:	d504      	bpl.n	4057de <_vfiprintf_r+0x8e6>
  4057d4:	9b08      	ldr	r3, [sp, #32]
  4057d6:	9901      	ldr	r1, [sp, #4]
  4057d8:	1a5c      	subs	r4, r3, r1
  4057da:	2c00      	cmp	r4, #0
  4057dc:	dc81      	bgt.n	4056e2 <_vfiprintf_r+0x7ea>
  4057de:	9b03      	ldr	r3, [sp, #12]
  4057e0:	9908      	ldr	r1, [sp, #32]
  4057e2:	9801      	ldr	r0, [sp, #4]
  4057e4:	4281      	cmp	r1, r0
  4057e6:	bfac      	ite	ge
  4057e8:	185b      	addge	r3, r3, r1
  4057ea:	181b      	addlt	r3, r3, r0
  4057ec:	9303      	str	r3, [sp, #12]
  4057ee:	bb72      	cbnz	r2, 40584e <_vfiprintf_r+0x956>
  4057f0:	2300      	movs	r3, #0
  4057f2:	9310      	str	r3, [sp, #64]	; 0x40
  4057f4:	46ca      	mov	sl, r9
  4057f6:	f7ff bbbc 	b.w	404f72 <_vfiprintf_r+0x7a>
  4057fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4057fc:	9904      	ldr	r1, [sp, #16]
  4057fe:	4620      	mov	r0, r4
  405800:	f7ff fb3a 	bl	404e78 <__sprint_r.part.0>
  405804:	bb50      	cbnz	r0, 40585c <_vfiprintf_r+0x964>
  405806:	9910      	ldr	r1, [sp, #64]	; 0x40
  405808:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40580a:	f101 0e01 	add.w	lr, r1, #1
  40580e:	46cc      	mov	ip, r9
  405810:	e548      	b.n	4052a4 <_vfiprintf_r+0x3ac>
  405812:	2a00      	cmp	r2, #0
  405814:	f040 8140 	bne.w	405a98 <_vfiprintf_r+0xba0>
  405818:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40581c:	2900      	cmp	r1, #0
  40581e:	f000 811b 	beq.w	405a58 <_vfiprintf_r+0xb60>
  405822:	2201      	movs	r2, #1
  405824:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405828:	4610      	mov	r0, r2
  40582a:	921d      	str	r2, [sp, #116]	; 0x74
  40582c:	911c      	str	r1, [sp, #112]	; 0x70
  40582e:	46ca      	mov	sl, r9
  405830:	4601      	mov	r1, r0
  405832:	f10a 0a08 	add.w	sl, sl, #8
  405836:	3001      	adds	r0, #1
  405838:	e507      	b.n	40524a <_vfiprintf_r+0x352>
  40583a:	9b02      	ldr	r3, [sp, #8]
  40583c:	2a01      	cmp	r2, #1
  40583e:	f000 8098 	beq.w	405972 <_vfiprintf_r+0xa7a>
  405842:	2a02      	cmp	r2, #2
  405844:	d10d      	bne.n	405862 <_vfiprintf_r+0x96a>
  405846:	9302      	str	r3, [sp, #8]
  405848:	2600      	movs	r6, #0
  40584a:	2700      	movs	r7, #0
  40584c:	e5b0      	b.n	4053b0 <_vfiprintf_r+0x4b8>
  40584e:	aa0f      	add	r2, sp, #60	; 0x3c
  405850:	9904      	ldr	r1, [sp, #16]
  405852:	9806      	ldr	r0, [sp, #24]
  405854:	f7ff fb10 	bl	404e78 <__sprint_r.part.0>
  405858:	2800      	cmp	r0, #0
  40585a:	d0c9      	beq.n	4057f0 <_vfiprintf_r+0x8f8>
  40585c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405860:	e797      	b.n	405792 <_vfiprintf_r+0x89a>
  405862:	9302      	str	r3, [sp, #8]
  405864:	2600      	movs	r6, #0
  405866:	2700      	movs	r7, #0
  405868:	4649      	mov	r1, r9
  40586a:	e000      	b.n	40586e <_vfiprintf_r+0x976>
  40586c:	4659      	mov	r1, fp
  40586e:	08f2      	lsrs	r2, r6, #3
  405870:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405874:	08f8      	lsrs	r0, r7, #3
  405876:	f006 0307 	and.w	r3, r6, #7
  40587a:	4607      	mov	r7, r0
  40587c:	4616      	mov	r6, r2
  40587e:	3330      	adds	r3, #48	; 0x30
  405880:	ea56 0207 	orrs.w	r2, r6, r7
  405884:	f801 3c01 	strb.w	r3, [r1, #-1]
  405888:	f101 3bff 	add.w	fp, r1, #4294967295
  40588c:	d1ee      	bne.n	40586c <_vfiprintf_r+0x974>
  40588e:	9a02      	ldr	r2, [sp, #8]
  405890:	07d6      	lsls	r6, r2, #31
  405892:	f57f ad9d 	bpl.w	4053d0 <_vfiprintf_r+0x4d8>
  405896:	2b30      	cmp	r3, #48	; 0x30
  405898:	f43f ad9a 	beq.w	4053d0 <_vfiprintf_r+0x4d8>
  40589c:	3902      	subs	r1, #2
  40589e:	2330      	movs	r3, #48	; 0x30
  4058a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4058a4:	eba9 0301 	sub.w	r3, r9, r1
  4058a8:	9305      	str	r3, [sp, #20]
  4058aa:	468b      	mov	fp, r1
  4058ac:	e476      	b.n	40519c <_vfiprintf_r+0x2a4>
  4058ae:	9b03      	ldr	r3, [sp, #12]
  4058b0:	9a08      	ldr	r2, [sp, #32]
  4058b2:	428a      	cmp	r2, r1
  4058b4:	bfac      	ite	ge
  4058b6:	189b      	addge	r3, r3, r2
  4058b8:	185b      	addlt	r3, r3, r1
  4058ba:	9303      	str	r3, [sp, #12]
  4058bc:	e798      	b.n	4057f0 <_vfiprintf_r+0x8f8>
  4058be:	2202      	movs	r2, #2
  4058c0:	e44d      	b.n	40515e <_vfiprintf_r+0x266>
  4058c2:	2f00      	cmp	r7, #0
  4058c4:	bf08      	it	eq
  4058c6:	2e0a      	cmpeq	r6, #10
  4058c8:	d352      	bcc.n	405970 <_vfiprintf_r+0xa78>
  4058ca:	46cb      	mov	fp, r9
  4058cc:	4630      	mov	r0, r6
  4058ce:	4639      	mov	r1, r7
  4058d0:	220a      	movs	r2, #10
  4058d2:	2300      	movs	r3, #0
  4058d4:	f7fd fda2 	bl	40341c <__aeabi_uldivmod>
  4058d8:	3230      	adds	r2, #48	; 0x30
  4058da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4058de:	4630      	mov	r0, r6
  4058e0:	4639      	mov	r1, r7
  4058e2:	2300      	movs	r3, #0
  4058e4:	220a      	movs	r2, #10
  4058e6:	f7fd fd99 	bl	40341c <__aeabi_uldivmod>
  4058ea:	4606      	mov	r6, r0
  4058ec:	460f      	mov	r7, r1
  4058ee:	ea56 0307 	orrs.w	r3, r6, r7
  4058f2:	d1eb      	bne.n	4058cc <_vfiprintf_r+0x9d4>
  4058f4:	e56c      	b.n	4053d0 <_vfiprintf_r+0x4d8>
  4058f6:	9405      	str	r4, [sp, #20]
  4058f8:	46cb      	mov	fp, r9
  4058fa:	e44f      	b.n	40519c <_vfiprintf_r+0x2a4>
  4058fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4058fe:	9904      	ldr	r1, [sp, #16]
  405900:	9806      	ldr	r0, [sp, #24]
  405902:	f7ff fab9 	bl	404e78 <__sprint_r.part.0>
  405906:	2800      	cmp	r0, #0
  405908:	d1a8      	bne.n	40585c <_vfiprintf_r+0x964>
  40590a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40590c:	46ca      	mov	sl, r9
  40590e:	e75e      	b.n	4057ce <_vfiprintf_r+0x8d6>
  405910:	aa0f      	add	r2, sp, #60	; 0x3c
  405912:	9904      	ldr	r1, [sp, #16]
  405914:	9806      	ldr	r0, [sp, #24]
  405916:	f7ff faaf 	bl	404e78 <__sprint_r.part.0>
  40591a:	2800      	cmp	r0, #0
  40591c:	d19e      	bne.n	40585c <_vfiprintf_r+0x964>
  40591e:	46ca      	mov	sl, r9
  405920:	f7ff bbc0 	b.w	4050a4 <_vfiprintf_r+0x1ac>
  405924:	00409928 	.word	0x00409928
  405928:	00409918 	.word	0x00409918
  40592c:	3104      	adds	r1, #4
  40592e:	6816      	ldr	r6, [r2, #0]
  405930:	9107      	str	r1, [sp, #28]
  405932:	2201      	movs	r2, #1
  405934:	2700      	movs	r7, #0
  405936:	e412      	b.n	40515e <_vfiprintf_r+0x266>
  405938:	9807      	ldr	r0, [sp, #28]
  40593a:	4601      	mov	r1, r0
  40593c:	3104      	adds	r1, #4
  40593e:	6806      	ldr	r6, [r0, #0]
  405940:	9107      	str	r1, [sp, #28]
  405942:	2700      	movs	r7, #0
  405944:	e40b      	b.n	40515e <_vfiprintf_r+0x266>
  405946:	680e      	ldr	r6, [r1, #0]
  405948:	3104      	adds	r1, #4
  40594a:	9107      	str	r1, [sp, #28]
  40594c:	2700      	movs	r7, #0
  40594e:	e591      	b.n	405474 <_vfiprintf_r+0x57c>
  405950:	9907      	ldr	r1, [sp, #28]
  405952:	680e      	ldr	r6, [r1, #0]
  405954:	460a      	mov	r2, r1
  405956:	17f7      	asrs	r7, r6, #31
  405958:	3204      	adds	r2, #4
  40595a:	9207      	str	r2, [sp, #28]
  40595c:	4630      	mov	r0, r6
  40595e:	4639      	mov	r1, r7
  405960:	e50f      	b.n	405382 <_vfiprintf_r+0x48a>
  405962:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405966:	f001 fe4d 	bl	407604 <__retarget_lock_release_recursive>
  40596a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40596e:	e71a      	b.n	4057a6 <_vfiprintf_r+0x8ae>
  405970:	9b02      	ldr	r3, [sp, #8]
  405972:	9302      	str	r3, [sp, #8]
  405974:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405978:	3630      	adds	r6, #48	; 0x30
  40597a:	2301      	movs	r3, #1
  40597c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405980:	9305      	str	r3, [sp, #20]
  405982:	e40b      	b.n	40519c <_vfiprintf_r+0x2a4>
  405984:	aa0f      	add	r2, sp, #60	; 0x3c
  405986:	9904      	ldr	r1, [sp, #16]
  405988:	9806      	ldr	r0, [sp, #24]
  40598a:	f7ff fa75 	bl	404e78 <__sprint_r.part.0>
  40598e:	2800      	cmp	r0, #0
  405990:	f47f af64 	bne.w	40585c <_vfiprintf_r+0x964>
  405994:	9910      	ldr	r1, [sp, #64]	; 0x40
  405996:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405998:	1c48      	adds	r0, r1, #1
  40599a:	46ca      	mov	sl, r9
  40599c:	e651      	b.n	405642 <_vfiprintf_r+0x74a>
  40599e:	aa0f      	add	r2, sp, #60	; 0x3c
  4059a0:	9904      	ldr	r1, [sp, #16]
  4059a2:	9806      	ldr	r0, [sp, #24]
  4059a4:	f7ff fa68 	bl	404e78 <__sprint_r.part.0>
  4059a8:	2800      	cmp	r0, #0
  4059aa:	f47f af57 	bne.w	40585c <_vfiprintf_r+0x964>
  4059ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4059b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059b2:	1c48      	adds	r0, r1, #1
  4059b4:	46ca      	mov	sl, r9
  4059b6:	e448      	b.n	40524a <_vfiprintf_r+0x352>
  4059b8:	2a00      	cmp	r2, #0
  4059ba:	f040 8091 	bne.w	405ae0 <_vfiprintf_r+0xbe8>
  4059be:	2001      	movs	r0, #1
  4059c0:	4611      	mov	r1, r2
  4059c2:	46ca      	mov	sl, r9
  4059c4:	e641      	b.n	40564a <_vfiprintf_r+0x752>
  4059c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4059c8:	9904      	ldr	r1, [sp, #16]
  4059ca:	9806      	ldr	r0, [sp, #24]
  4059cc:	f7ff fa54 	bl	404e78 <__sprint_r.part.0>
  4059d0:	2800      	cmp	r0, #0
  4059d2:	f47f af43 	bne.w	40585c <_vfiprintf_r+0x964>
  4059d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4059d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059da:	3001      	adds	r0, #1
  4059dc:	46ca      	mov	sl, r9
  4059de:	e667      	b.n	4056b0 <_vfiprintf_r+0x7b8>
  4059e0:	46d3      	mov	fp, sl
  4059e2:	e6d6      	b.n	405792 <_vfiprintf_r+0x89a>
  4059e4:	9e07      	ldr	r6, [sp, #28]
  4059e6:	3607      	adds	r6, #7
  4059e8:	f026 0207 	bic.w	r2, r6, #7
  4059ec:	f102 0108 	add.w	r1, r2, #8
  4059f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4059f4:	9107      	str	r1, [sp, #28]
  4059f6:	2201      	movs	r2, #1
  4059f8:	f7ff bbb1 	b.w	40515e <_vfiprintf_r+0x266>
  4059fc:	9e07      	ldr	r6, [sp, #28]
  4059fe:	3607      	adds	r6, #7
  405a00:	f026 0607 	bic.w	r6, r6, #7
  405a04:	e9d6 0100 	ldrd	r0, r1, [r6]
  405a08:	f106 0208 	add.w	r2, r6, #8
  405a0c:	9207      	str	r2, [sp, #28]
  405a0e:	4606      	mov	r6, r0
  405a10:	460f      	mov	r7, r1
  405a12:	e4b6      	b.n	405382 <_vfiprintf_r+0x48a>
  405a14:	9e07      	ldr	r6, [sp, #28]
  405a16:	3607      	adds	r6, #7
  405a18:	f026 0207 	bic.w	r2, r6, #7
  405a1c:	f102 0108 	add.w	r1, r2, #8
  405a20:	e9d2 6700 	ldrd	r6, r7, [r2]
  405a24:	9107      	str	r1, [sp, #28]
  405a26:	2200      	movs	r2, #0
  405a28:	f7ff bb99 	b.w	40515e <_vfiprintf_r+0x266>
  405a2c:	9e07      	ldr	r6, [sp, #28]
  405a2e:	3607      	adds	r6, #7
  405a30:	f026 0107 	bic.w	r1, r6, #7
  405a34:	f101 0008 	add.w	r0, r1, #8
  405a38:	9007      	str	r0, [sp, #28]
  405a3a:	e9d1 6700 	ldrd	r6, r7, [r1]
  405a3e:	e519      	b.n	405474 <_vfiprintf_r+0x57c>
  405a40:	46cb      	mov	fp, r9
  405a42:	f7ff bbab 	b.w	40519c <_vfiprintf_r+0x2a4>
  405a46:	252d      	movs	r5, #45	; 0x2d
  405a48:	4276      	negs	r6, r6
  405a4a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405a4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405a52:	2201      	movs	r2, #1
  405a54:	f7ff bb88 	b.w	405168 <_vfiprintf_r+0x270>
  405a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a5a:	b9b3      	cbnz	r3, 405a8a <_vfiprintf_r+0xb92>
  405a5c:	4611      	mov	r1, r2
  405a5e:	2001      	movs	r0, #1
  405a60:	46ca      	mov	sl, r9
  405a62:	e5f2      	b.n	40564a <_vfiprintf_r+0x752>
  405a64:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405a68:	f001 fdcc 	bl	407604 <__retarget_lock_release_recursive>
  405a6c:	f04f 33ff 	mov.w	r3, #4294967295
  405a70:	9303      	str	r3, [sp, #12]
  405a72:	f7ff bb50 	b.w	405116 <_vfiprintf_r+0x21e>
  405a76:	aa0f      	add	r2, sp, #60	; 0x3c
  405a78:	9904      	ldr	r1, [sp, #16]
  405a7a:	9806      	ldr	r0, [sp, #24]
  405a7c:	f7ff f9fc 	bl	404e78 <__sprint_r.part.0>
  405a80:	2800      	cmp	r0, #0
  405a82:	f47f aeeb 	bne.w	40585c <_vfiprintf_r+0x964>
  405a86:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a88:	e6a9      	b.n	4057de <_vfiprintf_r+0x8e6>
  405a8a:	ab0e      	add	r3, sp, #56	; 0x38
  405a8c:	2202      	movs	r2, #2
  405a8e:	931c      	str	r3, [sp, #112]	; 0x70
  405a90:	921d      	str	r2, [sp, #116]	; 0x74
  405a92:	2001      	movs	r0, #1
  405a94:	46ca      	mov	sl, r9
  405a96:	e5d0      	b.n	40563a <_vfiprintf_r+0x742>
  405a98:	aa0f      	add	r2, sp, #60	; 0x3c
  405a9a:	9904      	ldr	r1, [sp, #16]
  405a9c:	9806      	ldr	r0, [sp, #24]
  405a9e:	f7ff f9eb 	bl	404e78 <__sprint_r.part.0>
  405aa2:	2800      	cmp	r0, #0
  405aa4:	f47f aeda 	bne.w	40585c <_vfiprintf_r+0x964>
  405aa8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405aaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405aac:	1c48      	adds	r0, r1, #1
  405aae:	46ca      	mov	sl, r9
  405ab0:	e5a4      	b.n	4055fc <_vfiprintf_r+0x704>
  405ab2:	9a07      	ldr	r2, [sp, #28]
  405ab4:	9903      	ldr	r1, [sp, #12]
  405ab6:	6813      	ldr	r3, [r2, #0]
  405ab8:	17cd      	asrs	r5, r1, #31
  405aba:	4608      	mov	r0, r1
  405abc:	3204      	adds	r2, #4
  405abe:	4629      	mov	r1, r5
  405ac0:	9207      	str	r2, [sp, #28]
  405ac2:	e9c3 0100 	strd	r0, r1, [r3]
  405ac6:	f7ff ba54 	b.w	404f72 <_vfiprintf_r+0x7a>
  405aca:	4658      	mov	r0, fp
  405acc:	9607      	str	r6, [sp, #28]
  405ace:	9302      	str	r3, [sp, #8]
  405ad0:	f7fd ff36 	bl	403940 <strlen>
  405ad4:	2400      	movs	r4, #0
  405ad6:	9005      	str	r0, [sp, #20]
  405ad8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405adc:	f7ff bb5e 	b.w	40519c <_vfiprintf_r+0x2a4>
  405ae0:	aa0f      	add	r2, sp, #60	; 0x3c
  405ae2:	9904      	ldr	r1, [sp, #16]
  405ae4:	9806      	ldr	r0, [sp, #24]
  405ae6:	f7ff f9c7 	bl	404e78 <__sprint_r.part.0>
  405aea:	2800      	cmp	r0, #0
  405aec:	f47f aeb6 	bne.w	40585c <_vfiprintf_r+0x964>
  405af0:	9910      	ldr	r1, [sp, #64]	; 0x40
  405af2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405af4:	1c48      	adds	r0, r1, #1
  405af6:	46ca      	mov	sl, r9
  405af8:	e5a7      	b.n	40564a <_vfiprintf_r+0x752>
  405afa:	9910      	ldr	r1, [sp, #64]	; 0x40
  405afc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405afe:	4e20      	ldr	r6, [pc, #128]	; (405b80 <_vfiprintf_r+0xc88>)
  405b00:	3101      	adds	r1, #1
  405b02:	f7ff bb90 	b.w	405226 <_vfiprintf_r+0x32e>
  405b06:	2c06      	cmp	r4, #6
  405b08:	bf28      	it	cs
  405b0a:	2406      	movcs	r4, #6
  405b0c:	9405      	str	r4, [sp, #20]
  405b0e:	9607      	str	r6, [sp, #28]
  405b10:	9401      	str	r4, [sp, #4]
  405b12:	f8df b070 	ldr.w	fp, [pc, #112]	; 405b84 <_vfiprintf_r+0xc8c>
  405b16:	e4d5      	b.n	4054c4 <_vfiprintf_r+0x5cc>
  405b18:	9810      	ldr	r0, [sp, #64]	; 0x40
  405b1a:	4e19      	ldr	r6, [pc, #100]	; (405b80 <_vfiprintf_r+0xc88>)
  405b1c:	3001      	adds	r0, #1
  405b1e:	e603      	b.n	405728 <_vfiprintf_r+0x830>
  405b20:	9405      	str	r4, [sp, #20]
  405b22:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405b26:	9607      	str	r6, [sp, #28]
  405b28:	9302      	str	r3, [sp, #8]
  405b2a:	4604      	mov	r4, r0
  405b2c:	f7ff bb36 	b.w	40519c <_vfiprintf_r+0x2a4>
  405b30:	4686      	mov	lr, r0
  405b32:	f7ff bbce 	b.w	4052d2 <_vfiprintf_r+0x3da>
  405b36:	9806      	ldr	r0, [sp, #24]
  405b38:	aa0f      	add	r2, sp, #60	; 0x3c
  405b3a:	4659      	mov	r1, fp
  405b3c:	f7ff f99c 	bl	404e78 <__sprint_r.part.0>
  405b40:	2800      	cmp	r0, #0
  405b42:	f43f ae24 	beq.w	40578e <_vfiprintf_r+0x896>
  405b46:	e624      	b.n	405792 <_vfiprintf_r+0x89a>
  405b48:	9907      	ldr	r1, [sp, #28]
  405b4a:	f898 2001 	ldrb.w	r2, [r8, #1]
  405b4e:	680c      	ldr	r4, [r1, #0]
  405b50:	3104      	adds	r1, #4
  405b52:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405b56:	46b8      	mov	r8, r7
  405b58:	9107      	str	r1, [sp, #28]
  405b5a:	f7ff ba3f 	b.w	404fdc <_vfiprintf_r+0xe4>
  405b5e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405b62:	e43c      	b.n	4053de <_vfiprintf_r+0x4e6>
  405b64:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405b68:	e521      	b.n	4055ae <_vfiprintf_r+0x6b6>
  405b6a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405b6e:	f7ff bbf4 	b.w	40535a <_vfiprintf_r+0x462>
  405b72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405b76:	e491      	b.n	40549c <_vfiprintf_r+0x5a4>
  405b78:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405b7c:	e469      	b.n	405452 <_vfiprintf_r+0x55a>
  405b7e:	bf00      	nop
  405b80:	00409918 	.word	0x00409918
  405b84:	004098ec 	.word	0x004098ec

00405b88 <__sbprintf>:
  405b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b8c:	460c      	mov	r4, r1
  405b8e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405b92:	8989      	ldrh	r1, [r1, #12]
  405b94:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405b96:	89e5      	ldrh	r5, [r4, #14]
  405b98:	9619      	str	r6, [sp, #100]	; 0x64
  405b9a:	f021 0102 	bic.w	r1, r1, #2
  405b9e:	4606      	mov	r6, r0
  405ba0:	69e0      	ldr	r0, [r4, #28]
  405ba2:	f8ad 100c 	strh.w	r1, [sp, #12]
  405ba6:	4617      	mov	r7, r2
  405ba8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405bac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405bae:	f8ad 500e 	strh.w	r5, [sp, #14]
  405bb2:	4698      	mov	r8, r3
  405bb4:	ad1a      	add	r5, sp, #104	; 0x68
  405bb6:	2300      	movs	r3, #0
  405bb8:	9007      	str	r0, [sp, #28]
  405bba:	a816      	add	r0, sp, #88	; 0x58
  405bbc:	9209      	str	r2, [sp, #36]	; 0x24
  405bbe:	9306      	str	r3, [sp, #24]
  405bc0:	9500      	str	r5, [sp, #0]
  405bc2:	9504      	str	r5, [sp, #16]
  405bc4:	9102      	str	r1, [sp, #8]
  405bc6:	9105      	str	r1, [sp, #20]
  405bc8:	f001 fd16 	bl	4075f8 <__retarget_lock_init_recursive>
  405bcc:	4643      	mov	r3, r8
  405bce:	463a      	mov	r2, r7
  405bd0:	4669      	mov	r1, sp
  405bd2:	4630      	mov	r0, r6
  405bd4:	f7ff f990 	bl	404ef8 <_vfiprintf_r>
  405bd8:	1e05      	subs	r5, r0, #0
  405bda:	db07      	blt.n	405bec <__sbprintf+0x64>
  405bdc:	4630      	mov	r0, r6
  405bde:	4669      	mov	r1, sp
  405be0:	f001 f8e8 	bl	406db4 <_fflush_r>
  405be4:	2800      	cmp	r0, #0
  405be6:	bf18      	it	ne
  405be8:	f04f 35ff 	movne.w	r5, #4294967295
  405bec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405bf0:	065b      	lsls	r3, r3, #25
  405bf2:	d503      	bpl.n	405bfc <__sbprintf+0x74>
  405bf4:	89a3      	ldrh	r3, [r4, #12]
  405bf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405bfa:	81a3      	strh	r3, [r4, #12]
  405bfc:	9816      	ldr	r0, [sp, #88]	; 0x58
  405bfe:	f001 fcfd 	bl	4075fc <__retarget_lock_close_recursive>
  405c02:	4628      	mov	r0, r5
  405c04:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405c0c <__swsetup_r>:
  405c0c:	b538      	push	{r3, r4, r5, lr}
  405c0e:	4b30      	ldr	r3, [pc, #192]	; (405cd0 <__swsetup_r+0xc4>)
  405c10:	681b      	ldr	r3, [r3, #0]
  405c12:	4605      	mov	r5, r0
  405c14:	460c      	mov	r4, r1
  405c16:	b113      	cbz	r3, 405c1e <__swsetup_r+0x12>
  405c18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405c1a:	2a00      	cmp	r2, #0
  405c1c:	d038      	beq.n	405c90 <__swsetup_r+0x84>
  405c1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405c22:	b293      	uxth	r3, r2
  405c24:	0718      	lsls	r0, r3, #28
  405c26:	d50c      	bpl.n	405c42 <__swsetup_r+0x36>
  405c28:	6920      	ldr	r0, [r4, #16]
  405c2a:	b1a8      	cbz	r0, 405c58 <__swsetup_r+0x4c>
  405c2c:	f013 0201 	ands.w	r2, r3, #1
  405c30:	d01e      	beq.n	405c70 <__swsetup_r+0x64>
  405c32:	6963      	ldr	r3, [r4, #20]
  405c34:	2200      	movs	r2, #0
  405c36:	425b      	negs	r3, r3
  405c38:	61a3      	str	r3, [r4, #24]
  405c3a:	60a2      	str	r2, [r4, #8]
  405c3c:	b1f0      	cbz	r0, 405c7c <__swsetup_r+0x70>
  405c3e:	2000      	movs	r0, #0
  405c40:	bd38      	pop	{r3, r4, r5, pc}
  405c42:	06d9      	lsls	r1, r3, #27
  405c44:	d53c      	bpl.n	405cc0 <__swsetup_r+0xb4>
  405c46:	0758      	lsls	r0, r3, #29
  405c48:	d426      	bmi.n	405c98 <__swsetup_r+0x8c>
  405c4a:	6920      	ldr	r0, [r4, #16]
  405c4c:	f042 0308 	orr.w	r3, r2, #8
  405c50:	81a3      	strh	r3, [r4, #12]
  405c52:	b29b      	uxth	r3, r3
  405c54:	2800      	cmp	r0, #0
  405c56:	d1e9      	bne.n	405c2c <__swsetup_r+0x20>
  405c58:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405c5c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405c60:	d0e4      	beq.n	405c2c <__swsetup_r+0x20>
  405c62:	4628      	mov	r0, r5
  405c64:	4621      	mov	r1, r4
  405c66:	f001 fcfd 	bl	407664 <__smakebuf_r>
  405c6a:	89a3      	ldrh	r3, [r4, #12]
  405c6c:	6920      	ldr	r0, [r4, #16]
  405c6e:	e7dd      	b.n	405c2c <__swsetup_r+0x20>
  405c70:	0799      	lsls	r1, r3, #30
  405c72:	bf58      	it	pl
  405c74:	6962      	ldrpl	r2, [r4, #20]
  405c76:	60a2      	str	r2, [r4, #8]
  405c78:	2800      	cmp	r0, #0
  405c7a:	d1e0      	bne.n	405c3e <__swsetup_r+0x32>
  405c7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c80:	061a      	lsls	r2, r3, #24
  405c82:	d5dd      	bpl.n	405c40 <__swsetup_r+0x34>
  405c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c88:	81a3      	strh	r3, [r4, #12]
  405c8a:	f04f 30ff 	mov.w	r0, #4294967295
  405c8e:	bd38      	pop	{r3, r4, r5, pc}
  405c90:	4618      	mov	r0, r3
  405c92:	f001 f8e7 	bl	406e64 <__sinit>
  405c96:	e7c2      	b.n	405c1e <__swsetup_r+0x12>
  405c98:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405c9a:	b151      	cbz	r1, 405cb2 <__swsetup_r+0xa6>
  405c9c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405ca0:	4299      	cmp	r1, r3
  405ca2:	d004      	beq.n	405cae <__swsetup_r+0xa2>
  405ca4:	4628      	mov	r0, r5
  405ca6:	f001 fa03 	bl	4070b0 <_free_r>
  405caa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405cae:	2300      	movs	r3, #0
  405cb0:	6323      	str	r3, [r4, #48]	; 0x30
  405cb2:	2300      	movs	r3, #0
  405cb4:	6920      	ldr	r0, [r4, #16]
  405cb6:	6063      	str	r3, [r4, #4]
  405cb8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405cbc:	6020      	str	r0, [r4, #0]
  405cbe:	e7c5      	b.n	405c4c <__swsetup_r+0x40>
  405cc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405cc4:	2309      	movs	r3, #9
  405cc6:	602b      	str	r3, [r5, #0]
  405cc8:	f04f 30ff 	mov.w	r0, #4294967295
  405ccc:	81a2      	strh	r2, [r4, #12]
  405cce:	bd38      	pop	{r3, r4, r5, pc}
  405cd0:	20400014 	.word	0x20400014

00405cd4 <register_fini>:
  405cd4:	4b02      	ldr	r3, [pc, #8]	; (405ce0 <register_fini+0xc>)
  405cd6:	b113      	cbz	r3, 405cde <register_fini+0xa>
  405cd8:	4802      	ldr	r0, [pc, #8]	; (405ce4 <register_fini+0x10>)
  405cda:	f000 b805 	b.w	405ce8 <atexit>
  405cde:	4770      	bx	lr
  405ce0:	00000000 	.word	0x00000000
  405ce4:	00406ed5 	.word	0x00406ed5

00405ce8 <atexit>:
  405ce8:	2300      	movs	r3, #0
  405cea:	4601      	mov	r1, r0
  405cec:	461a      	mov	r2, r3
  405cee:	4618      	mov	r0, r3
  405cf0:	f002 bf42 	b.w	408b78 <__register_exitproc>

00405cf4 <quorem>:
  405cf4:	6902      	ldr	r2, [r0, #16]
  405cf6:	690b      	ldr	r3, [r1, #16]
  405cf8:	4293      	cmp	r3, r2
  405cfa:	f300 808d 	bgt.w	405e18 <quorem+0x124>
  405cfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d02:	f103 38ff 	add.w	r8, r3, #4294967295
  405d06:	f101 0714 	add.w	r7, r1, #20
  405d0a:	f100 0b14 	add.w	fp, r0, #20
  405d0e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405d12:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405d16:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405d1a:	b083      	sub	sp, #12
  405d1c:	3201      	adds	r2, #1
  405d1e:	fbb3 f9f2 	udiv	r9, r3, r2
  405d22:	eb0b 0304 	add.w	r3, fp, r4
  405d26:	9400      	str	r4, [sp, #0]
  405d28:	eb07 0a04 	add.w	sl, r7, r4
  405d2c:	9301      	str	r3, [sp, #4]
  405d2e:	f1b9 0f00 	cmp.w	r9, #0
  405d32:	d039      	beq.n	405da8 <quorem+0xb4>
  405d34:	2500      	movs	r5, #0
  405d36:	462e      	mov	r6, r5
  405d38:	46bc      	mov	ip, r7
  405d3a:	46de      	mov	lr, fp
  405d3c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405d40:	f8de 3000 	ldr.w	r3, [lr]
  405d44:	b2a2      	uxth	r2, r4
  405d46:	fb09 5502 	mla	r5, r9, r2, r5
  405d4a:	0c22      	lsrs	r2, r4, #16
  405d4c:	0c2c      	lsrs	r4, r5, #16
  405d4e:	fb09 4202 	mla	r2, r9, r2, r4
  405d52:	b2ad      	uxth	r5, r5
  405d54:	1b75      	subs	r5, r6, r5
  405d56:	b296      	uxth	r6, r2
  405d58:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405d5c:	fa15 f383 	uxtah	r3, r5, r3
  405d60:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405d64:	b29b      	uxth	r3, r3
  405d66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405d6a:	45e2      	cmp	sl, ip
  405d6c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405d70:	f84e 3b04 	str.w	r3, [lr], #4
  405d74:	ea4f 4626 	mov.w	r6, r6, asr #16
  405d78:	d2e0      	bcs.n	405d3c <quorem+0x48>
  405d7a:	9b00      	ldr	r3, [sp, #0]
  405d7c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405d80:	b993      	cbnz	r3, 405da8 <quorem+0xb4>
  405d82:	9c01      	ldr	r4, [sp, #4]
  405d84:	1f23      	subs	r3, r4, #4
  405d86:	459b      	cmp	fp, r3
  405d88:	d20c      	bcs.n	405da4 <quorem+0xb0>
  405d8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405d8e:	b94b      	cbnz	r3, 405da4 <quorem+0xb0>
  405d90:	f1a4 0308 	sub.w	r3, r4, #8
  405d94:	e002      	b.n	405d9c <quorem+0xa8>
  405d96:	681a      	ldr	r2, [r3, #0]
  405d98:	3b04      	subs	r3, #4
  405d9a:	b91a      	cbnz	r2, 405da4 <quorem+0xb0>
  405d9c:	459b      	cmp	fp, r3
  405d9e:	f108 38ff 	add.w	r8, r8, #4294967295
  405da2:	d3f8      	bcc.n	405d96 <quorem+0xa2>
  405da4:	f8c0 8010 	str.w	r8, [r0, #16]
  405da8:	4604      	mov	r4, r0
  405daa:	f002 fac9 	bl	408340 <__mcmp>
  405dae:	2800      	cmp	r0, #0
  405db0:	db2e      	blt.n	405e10 <quorem+0x11c>
  405db2:	f109 0901 	add.w	r9, r9, #1
  405db6:	465d      	mov	r5, fp
  405db8:	2300      	movs	r3, #0
  405dba:	f857 1b04 	ldr.w	r1, [r7], #4
  405dbe:	6828      	ldr	r0, [r5, #0]
  405dc0:	b28a      	uxth	r2, r1
  405dc2:	1a9a      	subs	r2, r3, r2
  405dc4:	0c0b      	lsrs	r3, r1, #16
  405dc6:	fa12 f280 	uxtah	r2, r2, r0
  405dca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405dce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405dd2:	b292      	uxth	r2, r2
  405dd4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405dd8:	45ba      	cmp	sl, r7
  405dda:	f845 2b04 	str.w	r2, [r5], #4
  405dde:	ea4f 4323 	mov.w	r3, r3, asr #16
  405de2:	d2ea      	bcs.n	405dba <quorem+0xc6>
  405de4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405de8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405dec:	b982      	cbnz	r2, 405e10 <quorem+0x11c>
  405dee:	1f1a      	subs	r2, r3, #4
  405df0:	4593      	cmp	fp, r2
  405df2:	d20b      	bcs.n	405e0c <quorem+0x118>
  405df4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405df8:	b942      	cbnz	r2, 405e0c <quorem+0x118>
  405dfa:	3b08      	subs	r3, #8
  405dfc:	e002      	b.n	405e04 <quorem+0x110>
  405dfe:	681a      	ldr	r2, [r3, #0]
  405e00:	3b04      	subs	r3, #4
  405e02:	b91a      	cbnz	r2, 405e0c <quorem+0x118>
  405e04:	459b      	cmp	fp, r3
  405e06:	f108 38ff 	add.w	r8, r8, #4294967295
  405e0a:	d3f8      	bcc.n	405dfe <quorem+0x10a>
  405e0c:	f8c4 8010 	str.w	r8, [r4, #16]
  405e10:	4648      	mov	r0, r9
  405e12:	b003      	add	sp, #12
  405e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e18:	2000      	movs	r0, #0
  405e1a:	4770      	bx	lr
  405e1c:	0000      	movs	r0, r0
	...

00405e20 <_dtoa_r>:
  405e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e24:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405e26:	b09b      	sub	sp, #108	; 0x6c
  405e28:	4604      	mov	r4, r0
  405e2a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405e2c:	4692      	mov	sl, r2
  405e2e:	469b      	mov	fp, r3
  405e30:	b141      	cbz	r1, 405e44 <_dtoa_r+0x24>
  405e32:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405e34:	604a      	str	r2, [r1, #4]
  405e36:	2301      	movs	r3, #1
  405e38:	4093      	lsls	r3, r2
  405e3a:	608b      	str	r3, [r1, #8]
  405e3c:	f002 f8a8 	bl	407f90 <_Bfree>
  405e40:	2300      	movs	r3, #0
  405e42:	6423      	str	r3, [r4, #64]	; 0x40
  405e44:	f1bb 0f00 	cmp.w	fp, #0
  405e48:	465d      	mov	r5, fp
  405e4a:	db35      	blt.n	405eb8 <_dtoa_r+0x98>
  405e4c:	2300      	movs	r3, #0
  405e4e:	6033      	str	r3, [r6, #0]
  405e50:	4b9d      	ldr	r3, [pc, #628]	; (4060c8 <_dtoa_r+0x2a8>)
  405e52:	43ab      	bics	r3, r5
  405e54:	d015      	beq.n	405e82 <_dtoa_r+0x62>
  405e56:	4650      	mov	r0, sl
  405e58:	4659      	mov	r1, fp
  405e5a:	2200      	movs	r2, #0
  405e5c:	2300      	movs	r3, #0
  405e5e:	f003 fc03 	bl	409668 <__aeabi_dcmpeq>
  405e62:	4680      	mov	r8, r0
  405e64:	2800      	cmp	r0, #0
  405e66:	d02d      	beq.n	405ec4 <_dtoa_r+0xa4>
  405e68:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405e6a:	2301      	movs	r3, #1
  405e6c:	6013      	str	r3, [r2, #0]
  405e6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e70:	2b00      	cmp	r3, #0
  405e72:	f000 80bd 	beq.w	405ff0 <_dtoa_r+0x1d0>
  405e76:	4895      	ldr	r0, [pc, #596]	; (4060cc <_dtoa_r+0x2ac>)
  405e78:	6018      	str	r0, [r3, #0]
  405e7a:	3801      	subs	r0, #1
  405e7c:	b01b      	add	sp, #108	; 0x6c
  405e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e82:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405e84:	f242 730f 	movw	r3, #9999	; 0x270f
  405e88:	6013      	str	r3, [r2, #0]
  405e8a:	f1ba 0f00 	cmp.w	sl, #0
  405e8e:	d10d      	bne.n	405eac <_dtoa_r+0x8c>
  405e90:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405e94:	b955      	cbnz	r5, 405eac <_dtoa_r+0x8c>
  405e96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e98:	488d      	ldr	r0, [pc, #564]	; (4060d0 <_dtoa_r+0x2b0>)
  405e9a:	2b00      	cmp	r3, #0
  405e9c:	d0ee      	beq.n	405e7c <_dtoa_r+0x5c>
  405e9e:	f100 0308 	add.w	r3, r0, #8
  405ea2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405ea4:	6013      	str	r3, [r2, #0]
  405ea6:	b01b      	add	sp, #108	; 0x6c
  405ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405eac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405eae:	4889      	ldr	r0, [pc, #548]	; (4060d4 <_dtoa_r+0x2b4>)
  405eb0:	2b00      	cmp	r3, #0
  405eb2:	d0e3      	beq.n	405e7c <_dtoa_r+0x5c>
  405eb4:	1cc3      	adds	r3, r0, #3
  405eb6:	e7f4      	b.n	405ea2 <_dtoa_r+0x82>
  405eb8:	2301      	movs	r3, #1
  405eba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405ebe:	6033      	str	r3, [r6, #0]
  405ec0:	46ab      	mov	fp, r5
  405ec2:	e7c5      	b.n	405e50 <_dtoa_r+0x30>
  405ec4:	aa18      	add	r2, sp, #96	; 0x60
  405ec6:	ab19      	add	r3, sp, #100	; 0x64
  405ec8:	9201      	str	r2, [sp, #4]
  405eca:	9300      	str	r3, [sp, #0]
  405ecc:	4652      	mov	r2, sl
  405ece:	465b      	mov	r3, fp
  405ed0:	4620      	mov	r0, r4
  405ed2:	f002 fad5 	bl	408480 <__d2b>
  405ed6:	0d2b      	lsrs	r3, r5, #20
  405ed8:	4681      	mov	r9, r0
  405eda:	d071      	beq.n	405fc0 <_dtoa_r+0x1a0>
  405edc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405ee0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405ee4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405ee6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405eea:	4650      	mov	r0, sl
  405eec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405ef0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405ef4:	2200      	movs	r2, #0
  405ef6:	4b78      	ldr	r3, [pc, #480]	; (4060d8 <_dtoa_r+0x2b8>)
  405ef8:	f002 ff9a 	bl	408e30 <__aeabi_dsub>
  405efc:	a36c      	add	r3, pc, #432	; (adr r3, 4060b0 <_dtoa_r+0x290>)
  405efe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f02:	f003 f949 	bl	409198 <__aeabi_dmul>
  405f06:	a36c      	add	r3, pc, #432	; (adr r3, 4060b8 <_dtoa_r+0x298>)
  405f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f0c:	f002 ff92 	bl	408e34 <__adddf3>
  405f10:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f14:	4630      	mov	r0, r6
  405f16:	f003 f8d9 	bl	4090cc <__aeabi_i2d>
  405f1a:	a369      	add	r3, pc, #420	; (adr r3, 4060c0 <_dtoa_r+0x2a0>)
  405f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f20:	f003 f93a 	bl	409198 <__aeabi_dmul>
  405f24:	4602      	mov	r2, r0
  405f26:	460b      	mov	r3, r1
  405f28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405f2c:	f002 ff82 	bl	408e34 <__adddf3>
  405f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405f34:	f003 fbe0 	bl	4096f8 <__aeabi_d2iz>
  405f38:	2200      	movs	r2, #0
  405f3a:	9002      	str	r0, [sp, #8]
  405f3c:	2300      	movs	r3, #0
  405f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405f42:	f003 fb9b 	bl	40967c <__aeabi_dcmplt>
  405f46:	2800      	cmp	r0, #0
  405f48:	f040 8173 	bne.w	406232 <_dtoa_r+0x412>
  405f4c:	9d02      	ldr	r5, [sp, #8]
  405f4e:	2d16      	cmp	r5, #22
  405f50:	f200 815d 	bhi.w	40620e <_dtoa_r+0x3ee>
  405f54:	4b61      	ldr	r3, [pc, #388]	; (4060dc <_dtoa_r+0x2bc>)
  405f56:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405f5a:	e9d3 0100 	ldrd	r0, r1, [r3]
  405f5e:	4652      	mov	r2, sl
  405f60:	465b      	mov	r3, fp
  405f62:	f003 fba9 	bl	4096b8 <__aeabi_dcmpgt>
  405f66:	2800      	cmp	r0, #0
  405f68:	f000 81c5 	beq.w	4062f6 <_dtoa_r+0x4d6>
  405f6c:	1e6b      	subs	r3, r5, #1
  405f6e:	9302      	str	r3, [sp, #8]
  405f70:	2300      	movs	r3, #0
  405f72:	930e      	str	r3, [sp, #56]	; 0x38
  405f74:	1bbf      	subs	r7, r7, r6
  405f76:	1e7b      	subs	r3, r7, #1
  405f78:	9306      	str	r3, [sp, #24]
  405f7a:	f100 8154 	bmi.w	406226 <_dtoa_r+0x406>
  405f7e:	2300      	movs	r3, #0
  405f80:	9308      	str	r3, [sp, #32]
  405f82:	9b02      	ldr	r3, [sp, #8]
  405f84:	2b00      	cmp	r3, #0
  405f86:	f2c0 8145 	blt.w	406214 <_dtoa_r+0x3f4>
  405f8a:	9a06      	ldr	r2, [sp, #24]
  405f8c:	930d      	str	r3, [sp, #52]	; 0x34
  405f8e:	4611      	mov	r1, r2
  405f90:	4419      	add	r1, r3
  405f92:	2300      	movs	r3, #0
  405f94:	9106      	str	r1, [sp, #24]
  405f96:	930c      	str	r3, [sp, #48]	; 0x30
  405f98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f9a:	2b09      	cmp	r3, #9
  405f9c:	d82a      	bhi.n	405ff4 <_dtoa_r+0x1d4>
  405f9e:	2b05      	cmp	r3, #5
  405fa0:	f340 865b 	ble.w	406c5a <_dtoa_r+0xe3a>
  405fa4:	3b04      	subs	r3, #4
  405fa6:	9324      	str	r3, [sp, #144]	; 0x90
  405fa8:	2500      	movs	r5, #0
  405faa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405fac:	3b02      	subs	r3, #2
  405fae:	2b03      	cmp	r3, #3
  405fb0:	f200 8642 	bhi.w	406c38 <_dtoa_r+0xe18>
  405fb4:	e8df f013 	tbh	[pc, r3, lsl #1]
  405fb8:	02c903d4 	.word	0x02c903d4
  405fbc:	046103df 	.word	0x046103df
  405fc0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405fc2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405fc4:	443e      	add	r6, r7
  405fc6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405fca:	2b20      	cmp	r3, #32
  405fcc:	f340 818e 	ble.w	4062ec <_dtoa_r+0x4cc>
  405fd0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405fd4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405fd8:	409d      	lsls	r5, r3
  405fda:	fa2a f000 	lsr.w	r0, sl, r0
  405fde:	4328      	orrs	r0, r5
  405fe0:	f003 f864 	bl	4090ac <__aeabi_ui2d>
  405fe4:	2301      	movs	r3, #1
  405fe6:	3e01      	subs	r6, #1
  405fe8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405fec:	9314      	str	r3, [sp, #80]	; 0x50
  405fee:	e781      	b.n	405ef4 <_dtoa_r+0xd4>
  405ff0:	483b      	ldr	r0, [pc, #236]	; (4060e0 <_dtoa_r+0x2c0>)
  405ff2:	e743      	b.n	405e7c <_dtoa_r+0x5c>
  405ff4:	2100      	movs	r1, #0
  405ff6:	6461      	str	r1, [r4, #68]	; 0x44
  405ff8:	4620      	mov	r0, r4
  405ffa:	9125      	str	r1, [sp, #148]	; 0x94
  405ffc:	f001 ffa2 	bl	407f44 <_Balloc>
  406000:	f04f 33ff 	mov.w	r3, #4294967295
  406004:	930a      	str	r3, [sp, #40]	; 0x28
  406006:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406008:	930f      	str	r3, [sp, #60]	; 0x3c
  40600a:	2301      	movs	r3, #1
  40600c:	9004      	str	r0, [sp, #16]
  40600e:	6420      	str	r0, [r4, #64]	; 0x40
  406010:	9224      	str	r2, [sp, #144]	; 0x90
  406012:	930b      	str	r3, [sp, #44]	; 0x2c
  406014:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406016:	2b00      	cmp	r3, #0
  406018:	f2c0 80d9 	blt.w	4061ce <_dtoa_r+0x3ae>
  40601c:	9a02      	ldr	r2, [sp, #8]
  40601e:	2a0e      	cmp	r2, #14
  406020:	f300 80d5 	bgt.w	4061ce <_dtoa_r+0x3ae>
  406024:	4b2d      	ldr	r3, [pc, #180]	; (4060dc <_dtoa_r+0x2bc>)
  406026:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40602a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40602e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  406032:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406034:	2b00      	cmp	r3, #0
  406036:	f2c0 83ba 	blt.w	4067ae <_dtoa_r+0x98e>
  40603a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40603e:	4650      	mov	r0, sl
  406040:	462a      	mov	r2, r5
  406042:	4633      	mov	r3, r6
  406044:	4659      	mov	r1, fp
  406046:	f003 f9d1 	bl	4093ec <__aeabi_ddiv>
  40604a:	f003 fb55 	bl	4096f8 <__aeabi_d2iz>
  40604e:	4680      	mov	r8, r0
  406050:	f003 f83c 	bl	4090cc <__aeabi_i2d>
  406054:	462a      	mov	r2, r5
  406056:	4633      	mov	r3, r6
  406058:	f003 f89e 	bl	409198 <__aeabi_dmul>
  40605c:	460b      	mov	r3, r1
  40605e:	4602      	mov	r2, r0
  406060:	4659      	mov	r1, fp
  406062:	4650      	mov	r0, sl
  406064:	f002 fee4 	bl	408e30 <__aeabi_dsub>
  406068:	9d04      	ldr	r5, [sp, #16]
  40606a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40606e:	702b      	strb	r3, [r5, #0]
  406070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406072:	2b01      	cmp	r3, #1
  406074:	4606      	mov	r6, r0
  406076:	460f      	mov	r7, r1
  406078:	f105 0501 	add.w	r5, r5, #1
  40607c:	d068      	beq.n	406150 <_dtoa_r+0x330>
  40607e:	2200      	movs	r2, #0
  406080:	4b18      	ldr	r3, [pc, #96]	; (4060e4 <_dtoa_r+0x2c4>)
  406082:	f003 f889 	bl	409198 <__aeabi_dmul>
  406086:	2200      	movs	r2, #0
  406088:	2300      	movs	r3, #0
  40608a:	4606      	mov	r6, r0
  40608c:	460f      	mov	r7, r1
  40608e:	f003 faeb 	bl	409668 <__aeabi_dcmpeq>
  406092:	2800      	cmp	r0, #0
  406094:	f040 8088 	bne.w	4061a8 <_dtoa_r+0x388>
  406098:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40609c:	f04f 0a00 	mov.w	sl, #0
  4060a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4060e4 <_dtoa_r+0x2c4>
  4060a4:	940c      	str	r4, [sp, #48]	; 0x30
  4060a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4060aa:	e028      	b.n	4060fe <_dtoa_r+0x2de>
  4060ac:	f3af 8000 	nop.w
  4060b0:	636f4361 	.word	0x636f4361
  4060b4:	3fd287a7 	.word	0x3fd287a7
  4060b8:	8b60c8b3 	.word	0x8b60c8b3
  4060bc:	3fc68a28 	.word	0x3fc68a28
  4060c0:	509f79fb 	.word	0x509f79fb
  4060c4:	3fd34413 	.word	0x3fd34413
  4060c8:	7ff00000 	.word	0x7ff00000
  4060cc:	004098f5 	.word	0x004098f5
  4060d0:	00409938 	.word	0x00409938
  4060d4:	00409944 	.word	0x00409944
  4060d8:	3ff80000 	.word	0x3ff80000
  4060dc:	00409980 	.word	0x00409980
  4060e0:	004098f4 	.word	0x004098f4
  4060e4:	40240000 	.word	0x40240000
  4060e8:	f003 f856 	bl	409198 <__aeabi_dmul>
  4060ec:	2200      	movs	r2, #0
  4060ee:	2300      	movs	r3, #0
  4060f0:	4606      	mov	r6, r0
  4060f2:	460f      	mov	r7, r1
  4060f4:	f003 fab8 	bl	409668 <__aeabi_dcmpeq>
  4060f8:	2800      	cmp	r0, #0
  4060fa:	f040 83c1 	bne.w	406880 <_dtoa_r+0xa60>
  4060fe:	4642      	mov	r2, r8
  406100:	464b      	mov	r3, r9
  406102:	4630      	mov	r0, r6
  406104:	4639      	mov	r1, r7
  406106:	f003 f971 	bl	4093ec <__aeabi_ddiv>
  40610a:	f003 faf5 	bl	4096f8 <__aeabi_d2iz>
  40610e:	4604      	mov	r4, r0
  406110:	f002 ffdc 	bl	4090cc <__aeabi_i2d>
  406114:	4642      	mov	r2, r8
  406116:	464b      	mov	r3, r9
  406118:	f003 f83e 	bl	409198 <__aeabi_dmul>
  40611c:	4602      	mov	r2, r0
  40611e:	460b      	mov	r3, r1
  406120:	4630      	mov	r0, r6
  406122:	4639      	mov	r1, r7
  406124:	f002 fe84 	bl	408e30 <__aeabi_dsub>
  406128:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40612c:	9e04      	ldr	r6, [sp, #16]
  40612e:	f805 eb01 	strb.w	lr, [r5], #1
  406132:	eba5 0e06 	sub.w	lr, r5, r6
  406136:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406138:	45b6      	cmp	lr, r6
  40613a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40613e:	4652      	mov	r2, sl
  406140:	465b      	mov	r3, fp
  406142:	d1d1      	bne.n	4060e8 <_dtoa_r+0x2c8>
  406144:	46a0      	mov	r8, r4
  406146:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40614a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40614c:	4606      	mov	r6, r0
  40614e:	460f      	mov	r7, r1
  406150:	4632      	mov	r2, r6
  406152:	463b      	mov	r3, r7
  406154:	4630      	mov	r0, r6
  406156:	4639      	mov	r1, r7
  406158:	f002 fe6c 	bl	408e34 <__adddf3>
  40615c:	4606      	mov	r6, r0
  40615e:	460f      	mov	r7, r1
  406160:	4602      	mov	r2, r0
  406162:	460b      	mov	r3, r1
  406164:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406168:	f003 fa88 	bl	40967c <__aeabi_dcmplt>
  40616c:	b948      	cbnz	r0, 406182 <_dtoa_r+0x362>
  40616e:	4632      	mov	r2, r6
  406170:	463b      	mov	r3, r7
  406172:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406176:	f003 fa77 	bl	409668 <__aeabi_dcmpeq>
  40617a:	b1a8      	cbz	r0, 4061a8 <_dtoa_r+0x388>
  40617c:	f018 0f01 	tst.w	r8, #1
  406180:	d012      	beq.n	4061a8 <_dtoa_r+0x388>
  406182:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406186:	9a04      	ldr	r2, [sp, #16]
  406188:	1e6b      	subs	r3, r5, #1
  40618a:	e004      	b.n	406196 <_dtoa_r+0x376>
  40618c:	429a      	cmp	r2, r3
  40618e:	f000 8401 	beq.w	406994 <_dtoa_r+0xb74>
  406192:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  406196:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40619a:	f103 0501 	add.w	r5, r3, #1
  40619e:	d0f5      	beq.n	40618c <_dtoa_r+0x36c>
  4061a0:	f108 0801 	add.w	r8, r8, #1
  4061a4:	f883 8000 	strb.w	r8, [r3]
  4061a8:	4649      	mov	r1, r9
  4061aa:	4620      	mov	r0, r4
  4061ac:	f001 fef0 	bl	407f90 <_Bfree>
  4061b0:	2200      	movs	r2, #0
  4061b2:	9b02      	ldr	r3, [sp, #8]
  4061b4:	702a      	strb	r2, [r5, #0]
  4061b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4061b8:	3301      	adds	r3, #1
  4061ba:	6013      	str	r3, [r2, #0]
  4061bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4061be:	2b00      	cmp	r3, #0
  4061c0:	f000 839e 	beq.w	406900 <_dtoa_r+0xae0>
  4061c4:	9804      	ldr	r0, [sp, #16]
  4061c6:	601d      	str	r5, [r3, #0]
  4061c8:	b01b      	add	sp, #108	; 0x6c
  4061ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4061d0:	2a00      	cmp	r2, #0
  4061d2:	d03e      	beq.n	406252 <_dtoa_r+0x432>
  4061d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4061d6:	2a01      	cmp	r2, #1
  4061d8:	f340 8311 	ble.w	4067fe <_dtoa_r+0x9de>
  4061dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4061e0:	1e5f      	subs	r7, r3, #1
  4061e2:	42ba      	cmp	r2, r7
  4061e4:	f2c0 838f 	blt.w	406906 <_dtoa_r+0xae6>
  4061e8:	1bd7      	subs	r7, r2, r7
  4061ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061ec:	2b00      	cmp	r3, #0
  4061ee:	f2c0 848b 	blt.w	406b08 <_dtoa_r+0xce8>
  4061f2:	9d08      	ldr	r5, [sp, #32]
  4061f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061f6:	9a08      	ldr	r2, [sp, #32]
  4061f8:	441a      	add	r2, r3
  4061fa:	9208      	str	r2, [sp, #32]
  4061fc:	9a06      	ldr	r2, [sp, #24]
  4061fe:	2101      	movs	r1, #1
  406200:	441a      	add	r2, r3
  406202:	4620      	mov	r0, r4
  406204:	9206      	str	r2, [sp, #24]
  406206:	f001 ff5d 	bl	4080c4 <__i2b>
  40620a:	4606      	mov	r6, r0
  40620c:	e024      	b.n	406258 <_dtoa_r+0x438>
  40620e:	2301      	movs	r3, #1
  406210:	930e      	str	r3, [sp, #56]	; 0x38
  406212:	e6af      	b.n	405f74 <_dtoa_r+0x154>
  406214:	9a08      	ldr	r2, [sp, #32]
  406216:	9b02      	ldr	r3, [sp, #8]
  406218:	1ad2      	subs	r2, r2, r3
  40621a:	425b      	negs	r3, r3
  40621c:	930c      	str	r3, [sp, #48]	; 0x30
  40621e:	2300      	movs	r3, #0
  406220:	9208      	str	r2, [sp, #32]
  406222:	930d      	str	r3, [sp, #52]	; 0x34
  406224:	e6b8      	b.n	405f98 <_dtoa_r+0x178>
  406226:	f1c7 0301 	rsb	r3, r7, #1
  40622a:	9308      	str	r3, [sp, #32]
  40622c:	2300      	movs	r3, #0
  40622e:	9306      	str	r3, [sp, #24]
  406230:	e6a7      	b.n	405f82 <_dtoa_r+0x162>
  406232:	9d02      	ldr	r5, [sp, #8]
  406234:	4628      	mov	r0, r5
  406236:	f002 ff49 	bl	4090cc <__aeabi_i2d>
  40623a:	4602      	mov	r2, r0
  40623c:	460b      	mov	r3, r1
  40623e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406242:	f003 fa11 	bl	409668 <__aeabi_dcmpeq>
  406246:	2800      	cmp	r0, #0
  406248:	f47f ae80 	bne.w	405f4c <_dtoa_r+0x12c>
  40624c:	1e6b      	subs	r3, r5, #1
  40624e:	9302      	str	r3, [sp, #8]
  406250:	e67c      	b.n	405f4c <_dtoa_r+0x12c>
  406252:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406254:	9d08      	ldr	r5, [sp, #32]
  406256:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406258:	2d00      	cmp	r5, #0
  40625a:	dd0c      	ble.n	406276 <_dtoa_r+0x456>
  40625c:	9906      	ldr	r1, [sp, #24]
  40625e:	2900      	cmp	r1, #0
  406260:	460b      	mov	r3, r1
  406262:	dd08      	ble.n	406276 <_dtoa_r+0x456>
  406264:	42a9      	cmp	r1, r5
  406266:	9a08      	ldr	r2, [sp, #32]
  406268:	bfa8      	it	ge
  40626a:	462b      	movge	r3, r5
  40626c:	1ad2      	subs	r2, r2, r3
  40626e:	1aed      	subs	r5, r5, r3
  406270:	1acb      	subs	r3, r1, r3
  406272:	9208      	str	r2, [sp, #32]
  406274:	9306      	str	r3, [sp, #24]
  406276:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406278:	b1d3      	cbz	r3, 4062b0 <_dtoa_r+0x490>
  40627a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40627c:	2b00      	cmp	r3, #0
  40627e:	f000 82b7 	beq.w	4067f0 <_dtoa_r+0x9d0>
  406282:	2f00      	cmp	r7, #0
  406284:	dd10      	ble.n	4062a8 <_dtoa_r+0x488>
  406286:	4631      	mov	r1, r6
  406288:	463a      	mov	r2, r7
  40628a:	4620      	mov	r0, r4
  40628c:	f001 ffb6 	bl	4081fc <__pow5mult>
  406290:	464a      	mov	r2, r9
  406292:	4601      	mov	r1, r0
  406294:	4606      	mov	r6, r0
  406296:	4620      	mov	r0, r4
  406298:	f001 ff1e 	bl	4080d8 <__multiply>
  40629c:	4649      	mov	r1, r9
  40629e:	4680      	mov	r8, r0
  4062a0:	4620      	mov	r0, r4
  4062a2:	f001 fe75 	bl	407f90 <_Bfree>
  4062a6:	46c1      	mov	r9, r8
  4062a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4062aa:	1bda      	subs	r2, r3, r7
  4062ac:	f040 82a1 	bne.w	4067f2 <_dtoa_r+0x9d2>
  4062b0:	2101      	movs	r1, #1
  4062b2:	4620      	mov	r0, r4
  4062b4:	f001 ff06 	bl	4080c4 <__i2b>
  4062b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062ba:	2b00      	cmp	r3, #0
  4062bc:	4680      	mov	r8, r0
  4062be:	dd1c      	ble.n	4062fa <_dtoa_r+0x4da>
  4062c0:	4601      	mov	r1, r0
  4062c2:	461a      	mov	r2, r3
  4062c4:	4620      	mov	r0, r4
  4062c6:	f001 ff99 	bl	4081fc <__pow5mult>
  4062ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4062cc:	2b01      	cmp	r3, #1
  4062ce:	4680      	mov	r8, r0
  4062d0:	f340 8254 	ble.w	40677c <_dtoa_r+0x95c>
  4062d4:	2300      	movs	r3, #0
  4062d6:	930c      	str	r3, [sp, #48]	; 0x30
  4062d8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4062dc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4062e0:	6918      	ldr	r0, [r3, #16]
  4062e2:	f001 fe9f 	bl	408024 <__hi0bits>
  4062e6:	f1c0 0020 	rsb	r0, r0, #32
  4062ea:	e010      	b.n	40630e <_dtoa_r+0x4ee>
  4062ec:	f1c3 0520 	rsb	r5, r3, #32
  4062f0:	fa0a f005 	lsl.w	r0, sl, r5
  4062f4:	e674      	b.n	405fe0 <_dtoa_r+0x1c0>
  4062f6:	900e      	str	r0, [sp, #56]	; 0x38
  4062f8:	e63c      	b.n	405f74 <_dtoa_r+0x154>
  4062fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4062fc:	2b01      	cmp	r3, #1
  4062fe:	f340 8287 	ble.w	406810 <_dtoa_r+0x9f0>
  406302:	2300      	movs	r3, #0
  406304:	930c      	str	r3, [sp, #48]	; 0x30
  406306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406308:	2001      	movs	r0, #1
  40630a:	2b00      	cmp	r3, #0
  40630c:	d1e4      	bne.n	4062d8 <_dtoa_r+0x4b8>
  40630e:	9a06      	ldr	r2, [sp, #24]
  406310:	4410      	add	r0, r2
  406312:	f010 001f 	ands.w	r0, r0, #31
  406316:	f000 80a1 	beq.w	40645c <_dtoa_r+0x63c>
  40631a:	f1c0 0320 	rsb	r3, r0, #32
  40631e:	2b04      	cmp	r3, #4
  406320:	f340 849e 	ble.w	406c60 <_dtoa_r+0xe40>
  406324:	9b08      	ldr	r3, [sp, #32]
  406326:	f1c0 001c 	rsb	r0, r0, #28
  40632a:	4403      	add	r3, r0
  40632c:	9308      	str	r3, [sp, #32]
  40632e:	4613      	mov	r3, r2
  406330:	4403      	add	r3, r0
  406332:	4405      	add	r5, r0
  406334:	9306      	str	r3, [sp, #24]
  406336:	9b08      	ldr	r3, [sp, #32]
  406338:	2b00      	cmp	r3, #0
  40633a:	dd05      	ble.n	406348 <_dtoa_r+0x528>
  40633c:	4649      	mov	r1, r9
  40633e:	461a      	mov	r2, r3
  406340:	4620      	mov	r0, r4
  406342:	f001 ffab 	bl	40829c <__lshift>
  406346:	4681      	mov	r9, r0
  406348:	9b06      	ldr	r3, [sp, #24]
  40634a:	2b00      	cmp	r3, #0
  40634c:	dd05      	ble.n	40635a <_dtoa_r+0x53a>
  40634e:	4641      	mov	r1, r8
  406350:	461a      	mov	r2, r3
  406352:	4620      	mov	r0, r4
  406354:	f001 ffa2 	bl	40829c <__lshift>
  406358:	4680      	mov	r8, r0
  40635a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40635c:	2b00      	cmp	r3, #0
  40635e:	f040 8086 	bne.w	40646e <_dtoa_r+0x64e>
  406362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406364:	2b00      	cmp	r3, #0
  406366:	f340 8266 	ble.w	406836 <_dtoa_r+0xa16>
  40636a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40636c:	2b00      	cmp	r3, #0
  40636e:	f000 8098 	beq.w	4064a2 <_dtoa_r+0x682>
  406372:	2d00      	cmp	r5, #0
  406374:	dd05      	ble.n	406382 <_dtoa_r+0x562>
  406376:	4631      	mov	r1, r6
  406378:	462a      	mov	r2, r5
  40637a:	4620      	mov	r0, r4
  40637c:	f001 ff8e 	bl	40829c <__lshift>
  406380:	4606      	mov	r6, r0
  406382:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406384:	2b00      	cmp	r3, #0
  406386:	f040 8337 	bne.w	4069f8 <_dtoa_r+0xbd8>
  40638a:	9606      	str	r6, [sp, #24]
  40638c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40638e:	9a04      	ldr	r2, [sp, #16]
  406390:	f8dd b018 	ldr.w	fp, [sp, #24]
  406394:	3b01      	subs	r3, #1
  406396:	18d3      	adds	r3, r2, r3
  406398:	930b      	str	r3, [sp, #44]	; 0x2c
  40639a:	f00a 0301 	and.w	r3, sl, #1
  40639e:	930c      	str	r3, [sp, #48]	; 0x30
  4063a0:	4617      	mov	r7, r2
  4063a2:	46c2      	mov	sl, r8
  4063a4:	4651      	mov	r1, sl
  4063a6:	4648      	mov	r0, r9
  4063a8:	f7ff fca4 	bl	405cf4 <quorem>
  4063ac:	4631      	mov	r1, r6
  4063ae:	4605      	mov	r5, r0
  4063b0:	4648      	mov	r0, r9
  4063b2:	f001 ffc5 	bl	408340 <__mcmp>
  4063b6:	465a      	mov	r2, fp
  4063b8:	900a      	str	r0, [sp, #40]	; 0x28
  4063ba:	4651      	mov	r1, sl
  4063bc:	4620      	mov	r0, r4
  4063be:	f001 ffdb 	bl	408378 <__mdiff>
  4063c2:	68c2      	ldr	r2, [r0, #12]
  4063c4:	4680      	mov	r8, r0
  4063c6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4063ca:	2a00      	cmp	r2, #0
  4063cc:	f040 822b 	bne.w	406826 <_dtoa_r+0xa06>
  4063d0:	4601      	mov	r1, r0
  4063d2:	4648      	mov	r0, r9
  4063d4:	9308      	str	r3, [sp, #32]
  4063d6:	f001 ffb3 	bl	408340 <__mcmp>
  4063da:	4641      	mov	r1, r8
  4063dc:	9006      	str	r0, [sp, #24]
  4063de:	4620      	mov	r0, r4
  4063e0:	f001 fdd6 	bl	407f90 <_Bfree>
  4063e4:	9a06      	ldr	r2, [sp, #24]
  4063e6:	9b08      	ldr	r3, [sp, #32]
  4063e8:	b932      	cbnz	r2, 4063f8 <_dtoa_r+0x5d8>
  4063ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4063ec:	b921      	cbnz	r1, 4063f8 <_dtoa_r+0x5d8>
  4063ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4063f0:	2a00      	cmp	r2, #0
  4063f2:	f000 83ef 	beq.w	406bd4 <_dtoa_r+0xdb4>
  4063f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4063f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4063fa:	2900      	cmp	r1, #0
  4063fc:	f2c0 829f 	blt.w	40693e <_dtoa_r+0xb1e>
  406400:	d105      	bne.n	40640e <_dtoa_r+0x5ee>
  406402:	9924      	ldr	r1, [sp, #144]	; 0x90
  406404:	b919      	cbnz	r1, 40640e <_dtoa_r+0x5ee>
  406406:	990c      	ldr	r1, [sp, #48]	; 0x30
  406408:	2900      	cmp	r1, #0
  40640a:	f000 8298 	beq.w	40693e <_dtoa_r+0xb1e>
  40640e:	2a00      	cmp	r2, #0
  406410:	f300 8306 	bgt.w	406a20 <_dtoa_r+0xc00>
  406414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406416:	703b      	strb	r3, [r7, #0]
  406418:	f107 0801 	add.w	r8, r7, #1
  40641c:	4297      	cmp	r7, r2
  40641e:	4645      	mov	r5, r8
  406420:	f000 830c 	beq.w	406a3c <_dtoa_r+0xc1c>
  406424:	4649      	mov	r1, r9
  406426:	2300      	movs	r3, #0
  406428:	220a      	movs	r2, #10
  40642a:	4620      	mov	r0, r4
  40642c:	f001 fdba 	bl	407fa4 <__multadd>
  406430:	455e      	cmp	r6, fp
  406432:	4681      	mov	r9, r0
  406434:	4631      	mov	r1, r6
  406436:	f04f 0300 	mov.w	r3, #0
  40643a:	f04f 020a 	mov.w	r2, #10
  40643e:	4620      	mov	r0, r4
  406440:	f000 81eb 	beq.w	40681a <_dtoa_r+0x9fa>
  406444:	f001 fdae 	bl	407fa4 <__multadd>
  406448:	4659      	mov	r1, fp
  40644a:	4606      	mov	r6, r0
  40644c:	2300      	movs	r3, #0
  40644e:	220a      	movs	r2, #10
  406450:	4620      	mov	r0, r4
  406452:	f001 fda7 	bl	407fa4 <__multadd>
  406456:	4647      	mov	r7, r8
  406458:	4683      	mov	fp, r0
  40645a:	e7a3      	b.n	4063a4 <_dtoa_r+0x584>
  40645c:	201c      	movs	r0, #28
  40645e:	9b08      	ldr	r3, [sp, #32]
  406460:	4403      	add	r3, r0
  406462:	9308      	str	r3, [sp, #32]
  406464:	9b06      	ldr	r3, [sp, #24]
  406466:	4403      	add	r3, r0
  406468:	4405      	add	r5, r0
  40646a:	9306      	str	r3, [sp, #24]
  40646c:	e763      	b.n	406336 <_dtoa_r+0x516>
  40646e:	4641      	mov	r1, r8
  406470:	4648      	mov	r0, r9
  406472:	f001 ff65 	bl	408340 <__mcmp>
  406476:	2800      	cmp	r0, #0
  406478:	f6bf af73 	bge.w	406362 <_dtoa_r+0x542>
  40647c:	9f02      	ldr	r7, [sp, #8]
  40647e:	4649      	mov	r1, r9
  406480:	2300      	movs	r3, #0
  406482:	220a      	movs	r2, #10
  406484:	4620      	mov	r0, r4
  406486:	3f01      	subs	r7, #1
  406488:	9702      	str	r7, [sp, #8]
  40648a:	f001 fd8b 	bl	407fa4 <__multadd>
  40648e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406490:	4681      	mov	r9, r0
  406492:	2b00      	cmp	r3, #0
  406494:	f040 83b6 	bne.w	406c04 <_dtoa_r+0xde4>
  406498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40649a:	2b00      	cmp	r3, #0
  40649c:	f340 83bf 	ble.w	406c1e <_dtoa_r+0xdfe>
  4064a0:	930a      	str	r3, [sp, #40]	; 0x28
  4064a2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4064a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4064a8:	465d      	mov	r5, fp
  4064aa:	e002      	b.n	4064b2 <_dtoa_r+0x692>
  4064ac:	f001 fd7a 	bl	407fa4 <__multadd>
  4064b0:	4681      	mov	r9, r0
  4064b2:	4641      	mov	r1, r8
  4064b4:	4648      	mov	r0, r9
  4064b6:	f7ff fc1d 	bl	405cf4 <quorem>
  4064ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4064be:	f805 ab01 	strb.w	sl, [r5], #1
  4064c2:	eba5 030b 	sub.w	r3, r5, fp
  4064c6:	42bb      	cmp	r3, r7
  4064c8:	f04f 020a 	mov.w	r2, #10
  4064cc:	f04f 0300 	mov.w	r3, #0
  4064d0:	4649      	mov	r1, r9
  4064d2:	4620      	mov	r0, r4
  4064d4:	dbea      	blt.n	4064ac <_dtoa_r+0x68c>
  4064d6:	9b04      	ldr	r3, [sp, #16]
  4064d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4064da:	2a01      	cmp	r2, #1
  4064dc:	bfac      	ite	ge
  4064de:	189b      	addge	r3, r3, r2
  4064e0:	3301      	addlt	r3, #1
  4064e2:	461d      	mov	r5, r3
  4064e4:	f04f 0b00 	mov.w	fp, #0
  4064e8:	4649      	mov	r1, r9
  4064ea:	2201      	movs	r2, #1
  4064ec:	4620      	mov	r0, r4
  4064ee:	f001 fed5 	bl	40829c <__lshift>
  4064f2:	4641      	mov	r1, r8
  4064f4:	4681      	mov	r9, r0
  4064f6:	f001 ff23 	bl	408340 <__mcmp>
  4064fa:	2800      	cmp	r0, #0
  4064fc:	f340 823d 	ble.w	40697a <_dtoa_r+0xb5a>
  406500:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406504:	9904      	ldr	r1, [sp, #16]
  406506:	1e6b      	subs	r3, r5, #1
  406508:	e004      	b.n	406514 <_dtoa_r+0x6f4>
  40650a:	428b      	cmp	r3, r1
  40650c:	f000 81ae 	beq.w	40686c <_dtoa_r+0xa4c>
  406510:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406514:	2a39      	cmp	r2, #57	; 0x39
  406516:	f103 0501 	add.w	r5, r3, #1
  40651a:	d0f6      	beq.n	40650a <_dtoa_r+0x6ea>
  40651c:	3201      	adds	r2, #1
  40651e:	701a      	strb	r2, [r3, #0]
  406520:	4641      	mov	r1, r8
  406522:	4620      	mov	r0, r4
  406524:	f001 fd34 	bl	407f90 <_Bfree>
  406528:	2e00      	cmp	r6, #0
  40652a:	f43f ae3d 	beq.w	4061a8 <_dtoa_r+0x388>
  40652e:	f1bb 0f00 	cmp.w	fp, #0
  406532:	d005      	beq.n	406540 <_dtoa_r+0x720>
  406534:	45b3      	cmp	fp, r6
  406536:	d003      	beq.n	406540 <_dtoa_r+0x720>
  406538:	4659      	mov	r1, fp
  40653a:	4620      	mov	r0, r4
  40653c:	f001 fd28 	bl	407f90 <_Bfree>
  406540:	4631      	mov	r1, r6
  406542:	4620      	mov	r0, r4
  406544:	f001 fd24 	bl	407f90 <_Bfree>
  406548:	e62e      	b.n	4061a8 <_dtoa_r+0x388>
  40654a:	2300      	movs	r3, #0
  40654c:	930b      	str	r3, [sp, #44]	; 0x2c
  40654e:	9b02      	ldr	r3, [sp, #8]
  406550:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406552:	4413      	add	r3, r2
  406554:	930f      	str	r3, [sp, #60]	; 0x3c
  406556:	3301      	adds	r3, #1
  406558:	2b01      	cmp	r3, #1
  40655a:	461f      	mov	r7, r3
  40655c:	461e      	mov	r6, r3
  40655e:	930a      	str	r3, [sp, #40]	; 0x28
  406560:	bfb8      	it	lt
  406562:	2701      	movlt	r7, #1
  406564:	2100      	movs	r1, #0
  406566:	2f17      	cmp	r7, #23
  406568:	6461      	str	r1, [r4, #68]	; 0x44
  40656a:	d90a      	bls.n	406582 <_dtoa_r+0x762>
  40656c:	2201      	movs	r2, #1
  40656e:	2304      	movs	r3, #4
  406570:	005b      	lsls	r3, r3, #1
  406572:	f103 0014 	add.w	r0, r3, #20
  406576:	4287      	cmp	r7, r0
  406578:	4611      	mov	r1, r2
  40657a:	f102 0201 	add.w	r2, r2, #1
  40657e:	d2f7      	bcs.n	406570 <_dtoa_r+0x750>
  406580:	6461      	str	r1, [r4, #68]	; 0x44
  406582:	4620      	mov	r0, r4
  406584:	f001 fcde 	bl	407f44 <_Balloc>
  406588:	2e0e      	cmp	r6, #14
  40658a:	9004      	str	r0, [sp, #16]
  40658c:	6420      	str	r0, [r4, #64]	; 0x40
  40658e:	f63f ad41 	bhi.w	406014 <_dtoa_r+0x1f4>
  406592:	2d00      	cmp	r5, #0
  406594:	f43f ad3e 	beq.w	406014 <_dtoa_r+0x1f4>
  406598:	9902      	ldr	r1, [sp, #8]
  40659a:	2900      	cmp	r1, #0
  40659c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4065a0:	f340 8202 	ble.w	4069a8 <_dtoa_r+0xb88>
  4065a4:	4bb8      	ldr	r3, [pc, #736]	; (406888 <_dtoa_r+0xa68>)
  4065a6:	f001 020f 	and.w	r2, r1, #15
  4065aa:	110d      	asrs	r5, r1, #4
  4065ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4065b0:	06e9      	lsls	r1, r5, #27
  4065b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4065b6:	f140 81ae 	bpl.w	406916 <_dtoa_r+0xaf6>
  4065ba:	4bb4      	ldr	r3, [pc, #720]	; (40688c <_dtoa_r+0xa6c>)
  4065bc:	4650      	mov	r0, sl
  4065be:	4659      	mov	r1, fp
  4065c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4065c4:	f002 ff12 	bl	4093ec <__aeabi_ddiv>
  4065c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4065cc:	f005 050f 	and.w	r5, r5, #15
  4065d0:	f04f 0a03 	mov.w	sl, #3
  4065d4:	b18d      	cbz	r5, 4065fa <_dtoa_r+0x7da>
  4065d6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40688c <_dtoa_r+0xa6c>
  4065da:	07ea      	lsls	r2, r5, #31
  4065dc:	d509      	bpl.n	4065f2 <_dtoa_r+0x7d2>
  4065de:	4630      	mov	r0, r6
  4065e0:	4639      	mov	r1, r7
  4065e2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4065e6:	f002 fdd7 	bl	409198 <__aeabi_dmul>
  4065ea:	f10a 0a01 	add.w	sl, sl, #1
  4065ee:	4606      	mov	r6, r0
  4065f0:	460f      	mov	r7, r1
  4065f2:	106d      	asrs	r5, r5, #1
  4065f4:	f108 0808 	add.w	r8, r8, #8
  4065f8:	d1ef      	bne.n	4065da <_dtoa_r+0x7ba>
  4065fa:	463b      	mov	r3, r7
  4065fc:	4632      	mov	r2, r6
  4065fe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406602:	f002 fef3 	bl	4093ec <__aeabi_ddiv>
  406606:	4607      	mov	r7, r0
  406608:	4688      	mov	r8, r1
  40660a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40660c:	b143      	cbz	r3, 406620 <_dtoa_r+0x800>
  40660e:	2200      	movs	r2, #0
  406610:	4b9f      	ldr	r3, [pc, #636]	; (406890 <_dtoa_r+0xa70>)
  406612:	4638      	mov	r0, r7
  406614:	4641      	mov	r1, r8
  406616:	f003 f831 	bl	40967c <__aeabi_dcmplt>
  40661a:	2800      	cmp	r0, #0
  40661c:	f040 8286 	bne.w	406b2c <_dtoa_r+0xd0c>
  406620:	4650      	mov	r0, sl
  406622:	f002 fd53 	bl	4090cc <__aeabi_i2d>
  406626:	463a      	mov	r2, r7
  406628:	4643      	mov	r3, r8
  40662a:	f002 fdb5 	bl	409198 <__aeabi_dmul>
  40662e:	4b99      	ldr	r3, [pc, #612]	; (406894 <_dtoa_r+0xa74>)
  406630:	2200      	movs	r2, #0
  406632:	f002 fbff 	bl	408e34 <__adddf3>
  406636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406638:	4605      	mov	r5, r0
  40663a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40663e:	2b00      	cmp	r3, #0
  406640:	f000 813e 	beq.w	4068c0 <_dtoa_r+0xaa0>
  406644:	9b02      	ldr	r3, [sp, #8]
  406646:	9315      	str	r3, [sp, #84]	; 0x54
  406648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40664a:	9312      	str	r3, [sp, #72]	; 0x48
  40664c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40664e:	2b00      	cmp	r3, #0
  406650:	f000 81fa 	beq.w	406a48 <_dtoa_r+0xc28>
  406654:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406656:	4b8c      	ldr	r3, [pc, #560]	; (406888 <_dtoa_r+0xa68>)
  406658:	498f      	ldr	r1, [pc, #572]	; (406898 <_dtoa_r+0xa78>)
  40665a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40665e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406662:	2000      	movs	r0, #0
  406664:	f002 fec2 	bl	4093ec <__aeabi_ddiv>
  406668:	462a      	mov	r2, r5
  40666a:	4633      	mov	r3, r6
  40666c:	f002 fbe0 	bl	408e30 <__aeabi_dsub>
  406670:	4682      	mov	sl, r0
  406672:	468b      	mov	fp, r1
  406674:	4638      	mov	r0, r7
  406676:	4641      	mov	r1, r8
  406678:	f003 f83e 	bl	4096f8 <__aeabi_d2iz>
  40667c:	4605      	mov	r5, r0
  40667e:	f002 fd25 	bl	4090cc <__aeabi_i2d>
  406682:	4602      	mov	r2, r0
  406684:	460b      	mov	r3, r1
  406686:	4638      	mov	r0, r7
  406688:	4641      	mov	r1, r8
  40668a:	f002 fbd1 	bl	408e30 <__aeabi_dsub>
  40668e:	3530      	adds	r5, #48	; 0x30
  406690:	fa5f f885 	uxtb.w	r8, r5
  406694:	9d04      	ldr	r5, [sp, #16]
  406696:	4606      	mov	r6, r0
  406698:	460f      	mov	r7, r1
  40669a:	f885 8000 	strb.w	r8, [r5]
  40669e:	4602      	mov	r2, r0
  4066a0:	460b      	mov	r3, r1
  4066a2:	4650      	mov	r0, sl
  4066a4:	4659      	mov	r1, fp
  4066a6:	3501      	adds	r5, #1
  4066a8:	f003 f806 	bl	4096b8 <__aeabi_dcmpgt>
  4066ac:	2800      	cmp	r0, #0
  4066ae:	d154      	bne.n	40675a <_dtoa_r+0x93a>
  4066b0:	4632      	mov	r2, r6
  4066b2:	463b      	mov	r3, r7
  4066b4:	2000      	movs	r0, #0
  4066b6:	4976      	ldr	r1, [pc, #472]	; (406890 <_dtoa_r+0xa70>)
  4066b8:	f002 fbba 	bl	408e30 <__aeabi_dsub>
  4066bc:	4602      	mov	r2, r0
  4066be:	460b      	mov	r3, r1
  4066c0:	4650      	mov	r0, sl
  4066c2:	4659      	mov	r1, fp
  4066c4:	f002 fff8 	bl	4096b8 <__aeabi_dcmpgt>
  4066c8:	2800      	cmp	r0, #0
  4066ca:	f040 8270 	bne.w	406bae <_dtoa_r+0xd8e>
  4066ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4066d0:	2a01      	cmp	r2, #1
  4066d2:	f000 8111 	beq.w	4068f8 <_dtoa_r+0xad8>
  4066d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4066d8:	9a04      	ldr	r2, [sp, #16]
  4066da:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4066de:	4413      	add	r3, r2
  4066e0:	4699      	mov	r9, r3
  4066e2:	e00d      	b.n	406700 <_dtoa_r+0x8e0>
  4066e4:	2000      	movs	r0, #0
  4066e6:	496a      	ldr	r1, [pc, #424]	; (406890 <_dtoa_r+0xa70>)
  4066e8:	f002 fba2 	bl	408e30 <__aeabi_dsub>
  4066ec:	4652      	mov	r2, sl
  4066ee:	465b      	mov	r3, fp
  4066f0:	f002 ffc4 	bl	40967c <__aeabi_dcmplt>
  4066f4:	2800      	cmp	r0, #0
  4066f6:	f040 8258 	bne.w	406baa <_dtoa_r+0xd8a>
  4066fa:	454d      	cmp	r5, r9
  4066fc:	f000 80fa 	beq.w	4068f4 <_dtoa_r+0xad4>
  406700:	4650      	mov	r0, sl
  406702:	4659      	mov	r1, fp
  406704:	2200      	movs	r2, #0
  406706:	4b65      	ldr	r3, [pc, #404]	; (40689c <_dtoa_r+0xa7c>)
  406708:	f002 fd46 	bl	409198 <__aeabi_dmul>
  40670c:	2200      	movs	r2, #0
  40670e:	4b63      	ldr	r3, [pc, #396]	; (40689c <_dtoa_r+0xa7c>)
  406710:	4682      	mov	sl, r0
  406712:	468b      	mov	fp, r1
  406714:	4630      	mov	r0, r6
  406716:	4639      	mov	r1, r7
  406718:	f002 fd3e 	bl	409198 <__aeabi_dmul>
  40671c:	460f      	mov	r7, r1
  40671e:	4606      	mov	r6, r0
  406720:	f002 ffea 	bl	4096f8 <__aeabi_d2iz>
  406724:	4680      	mov	r8, r0
  406726:	f002 fcd1 	bl	4090cc <__aeabi_i2d>
  40672a:	4602      	mov	r2, r0
  40672c:	460b      	mov	r3, r1
  40672e:	4630      	mov	r0, r6
  406730:	4639      	mov	r1, r7
  406732:	f002 fb7d 	bl	408e30 <__aeabi_dsub>
  406736:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40673a:	fa5f f888 	uxtb.w	r8, r8
  40673e:	4652      	mov	r2, sl
  406740:	465b      	mov	r3, fp
  406742:	f805 8b01 	strb.w	r8, [r5], #1
  406746:	4606      	mov	r6, r0
  406748:	460f      	mov	r7, r1
  40674a:	f002 ff97 	bl	40967c <__aeabi_dcmplt>
  40674e:	4632      	mov	r2, r6
  406750:	463b      	mov	r3, r7
  406752:	2800      	cmp	r0, #0
  406754:	d0c6      	beq.n	4066e4 <_dtoa_r+0x8c4>
  406756:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40675a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40675c:	9302      	str	r3, [sp, #8]
  40675e:	e523      	b.n	4061a8 <_dtoa_r+0x388>
  406760:	2300      	movs	r3, #0
  406762:	930b      	str	r3, [sp, #44]	; 0x2c
  406764:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406766:	2b00      	cmp	r3, #0
  406768:	f340 80dc 	ble.w	406924 <_dtoa_r+0xb04>
  40676c:	461f      	mov	r7, r3
  40676e:	461e      	mov	r6, r3
  406770:	930f      	str	r3, [sp, #60]	; 0x3c
  406772:	930a      	str	r3, [sp, #40]	; 0x28
  406774:	e6f6      	b.n	406564 <_dtoa_r+0x744>
  406776:	2301      	movs	r3, #1
  406778:	930b      	str	r3, [sp, #44]	; 0x2c
  40677a:	e7f3      	b.n	406764 <_dtoa_r+0x944>
  40677c:	f1ba 0f00 	cmp.w	sl, #0
  406780:	f47f ada8 	bne.w	4062d4 <_dtoa_r+0x4b4>
  406784:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406788:	2b00      	cmp	r3, #0
  40678a:	f47f adba 	bne.w	406302 <_dtoa_r+0x4e2>
  40678e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406792:	0d3f      	lsrs	r7, r7, #20
  406794:	053f      	lsls	r7, r7, #20
  406796:	2f00      	cmp	r7, #0
  406798:	f000 820d 	beq.w	406bb6 <_dtoa_r+0xd96>
  40679c:	9b08      	ldr	r3, [sp, #32]
  40679e:	3301      	adds	r3, #1
  4067a0:	9308      	str	r3, [sp, #32]
  4067a2:	9b06      	ldr	r3, [sp, #24]
  4067a4:	3301      	adds	r3, #1
  4067a6:	9306      	str	r3, [sp, #24]
  4067a8:	2301      	movs	r3, #1
  4067aa:	930c      	str	r3, [sp, #48]	; 0x30
  4067ac:	e5ab      	b.n	406306 <_dtoa_r+0x4e6>
  4067ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4067b0:	2b00      	cmp	r3, #0
  4067b2:	f73f ac42 	bgt.w	40603a <_dtoa_r+0x21a>
  4067b6:	f040 8221 	bne.w	406bfc <_dtoa_r+0xddc>
  4067ba:	2200      	movs	r2, #0
  4067bc:	4b38      	ldr	r3, [pc, #224]	; (4068a0 <_dtoa_r+0xa80>)
  4067be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4067c2:	f002 fce9 	bl	409198 <__aeabi_dmul>
  4067c6:	4652      	mov	r2, sl
  4067c8:	465b      	mov	r3, fp
  4067ca:	f002 ff6b 	bl	4096a4 <__aeabi_dcmpge>
  4067ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4067d2:	4646      	mov	r6, r8
  4067d4:	2800      	cmp	r0, #0
  4067d6:	d041      	beq.n	40685c <_dtoa_r+0xa3c>
  4067d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4067da:	9d04      	ldr	r5, [sp, #16]
  4067dc:	43db      	mvns	r3, r3
  4067de:	9302      	str	r3, [sp, #8]
  4067e0:	4641      	mov	r1, r8
  4067e2:	4620      	mov	r0, r4
  4067e4:	f001 fbd4 	bl	407f90 <_Bfree>
  4067e8:	2e00      	cmp	r6, #0
  4067ea:	f43f acdd 	beq.w	4061a8 <_dtoa_r+0x388>
  4067ee:	e6a7      	b.n	406540 <_dtoa_r+0x720>
  4067f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4067f2:	4649      	mov	r1, r9
  4067f4:	4620      	mov	r0, r4
  4067f6:	f001 fd01 	bl	4081fc <__pow5mult>
  4067fa:	4681      	mov	r9, r0
  4067fc:	e558      	b.n	4062b0 <_dtoa_r+0x490>
  4067fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406800:	2a00      	cmp	r2, #0
  406802:	f000 8187 	beq.w	406b14 <_dtoa_r+0xcf4>
  406806:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40680a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40680c:	9d08      	ldr	r5, [sp, #32]
  40680e:	e4f2      	b.n	4061f6 <_dtoa_r+0x3d6>
  406810:	f1ba 0f00 	cmp.w	sl, #0
  406814:	f47f ad75 	bne.w	406302 <_dtoa_r+0x4e2>
  406818:	e7b4      	b.n	406784 <_dtoa_r+0x964>
  40681a:	f001 fbc3 	bl	407fa4 <__multadd>
  40681e:	4647      	mov	r7, r8
  406820:	4606      	mov	r6, r0
  406822:	4683      	mov	fp, r0
  406824:	e5be      	b.n	4063a4 <_dtoa_r+0x584>
  406826:	4601      	mov	r1, r0
  406828:	4620      	mov	r0, r4
  40682a:	9306      	str	r3, [sp, #24]
  40682c:	f001 fbb0 	bl	407f90 <_Bfree>
  406830:	2201      	movs	r2, #1
  406832:	9b06      	ldr	r3, [sp, #24]
  406834:	e5e0      	b.n	4063f8 <_dtoa_r+0x5d8>
  406836:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406838:	2b02      	cmp	r3, #2
  40683a:	f77f ad96 	ble.w	40636a <_dtoa_r+0x54a>
  40683e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406840:	2b00      	cmp	r3, #0
  406842:	d1c9      	bne.n	4067d8 <_dtoa_r+0x9b8>
  406844:	4641      	mov	r1, r8
  406846:	2205      	movs	r2, #5
  406848:	4620      	mov	r0, r4
  40684a:	f001 fbab 	bl	407fa4 <__multadd>
  40684e:	4601      	mov	r1, r0
  406850:	4680      	mov	r8, r0
  406852:	4648      	mov	r0, r9
  406854:	f001 fd74 	bl	408340 <__mcmp>
  406858:	2800      	cmp	r0, #0
  40685a:	ddbd      	ble.n	4067d8 <_dtoa_r+0x9b8>
  40685c:	9a02      	ldr	r2, [sp, #8]
  40685e:	9904      	ldr	r1, [sp, #16]
  406860:	2331      	movs	r3, #49	; 0x31
  406862:	3201      	adds	r2, #1
  406864:	9202      	str	r2, [sp, #8]
  406866:	700b      	strb	r3, [r1, #0]
  406868:	1c4d      	adds	r5, r1, #1
  40686a:	e7b9      	b.n	4067e0 <_dtoa_r+0x9c0>
  40686c:	9a02      	ldr	r2, [sp, #8]
  40686e:	3201      	adds	r2, #1
  406870:	9202      	str	r2, [sp, #8]
  406872:	9a04      	ldr	r2, [sp, #16]
  406874:	2331      	movs	r3, #49	; 0x31
  406876:	7013      	strb	r3, [r2, #0]
  406878:	e652      	b.n	406520 <_dtoa_r+0x700>
  40687a:	2301      	movs	r3, #1
  40687c:	930b      	str	r3, [sp, #44]	; 0x2c
  40687e:	e666      	b.n	40654e <_dtoa_r+0x72e>
  406880:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406884:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406886:	e48f      	b.n	4061a8 <_dtoa_r+0x388>
  406888:	00409980 	.word	0x00409980
  40688c:	00409958 	.word	0x00409958
  406890:	3ff00000 	.word	0x3ff00000
  406894:	401c0000 	.word	0x401c0000
  406898:	3fe00000 	.word	0x3fe00000
  40689c:	40240000 	.word	0x40240000
  4068a0:	40140000 	.word	0x40140000
  4068a4:	4650      	mov	r0, sl
  4068a6:	f002 fc11 	bl	4090cc <__aeabi_i2d>
  4068aa:	463a      	mov	r2, r7
  4068ac:	4643      	mov	r3, r8
  4068ae:	f002 fc73 	bl	409198 <__aeabi_dmul>
  4068b2:	2200      	movs	r2, #0
  4068b4:	4bc1      	ldr	r3, [pc, #772]	; (406bbc <_dtoa_r+0xd9c>)
  4068b6:	f002 fabd 	bl	408e34 <__adddf3>
  4068ba:	4605      	mov	r5, r0
  4068bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4068c0:	4641      	mov	r1, r8
  4068c2:	2200      	movs	r2, #0
  4068c4:	4bbe      	ldr	r3, [pc, #760]	; (406bc0 <_dtoa_r+0xda0>)
  4068c6:	4638      	mov	r0, r7
  4068c8:	f002 fab2 	bl	408e30 <__aeabi_dsub>
  4068cc:	462a      	mov	r2, r5
  4068ce:	4633      	mov	r3, r6
  4068d0:	4682      	mov	sl, r0
  4068d2:	468b      	mov	fp, r1
  4068d4:	f002 fef0 	bl	4096b8 <__aeabi_dcmpgt>
  4068d8:	4680      	mov	r8, r0
  4068da:	2800      	cmp	r0, #0
  4068dc:	f040 8110 	bne.w	406b00 <_dtoa_r+0xce0>
  4068e0:	462a      	mov	r2, r5
  4068e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4068e6:	4650      	mov	r0, sl
  4068e8:	4659      	mov	r1, fp
  4068ea:	f002 fec7 	bl	40967c <__aeabi_dcmplt>
  4068ee:	b118      	cbz	r0, 4068f8 <_dtoa_r+0xad8>
  4068f0:	4646      	mov	r6, r8
  4068f2:	e771      	b.n	4067d8 <_dtoa_r+0x9b8>
  4068f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4068f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4068fc:	f7ff bb8a 	b.w	406014 <_dtoa_r+0x1f4>
  406900:	9804      	ldr	r0, [sp, #16]
  406902:	f7ff babb 	b.w	405e7c <_dtoa_r+0x5c>
  406906:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406908:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40690a:	970c      	str	r7, [sp, #48]	; 0x30
  40690c:	1afb      	subs	r3, r7, r3
  40690e:	441a      	add	r2, r3
  406910:	920d      	str	r2, [sp, #52]	; 0x34
  406912:	2700      	movs	r7, #0
  406914:	e469      	b.n	4061ea <_dtoa_r+0x3ca>
  406916:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40691a:	f04f 0a02 	mov.w	sl, #2
  40691e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406922:	e657      	b.n	4065d4 <_dtoa_r+0x7b4>
  406924:	2100      	movs	r1, #0
  406926:	2301      	movs	r3, #1
  406928:	6461      	str	r1, [r4, #68]	; 0x44
  40692a:	4620      	mov	r0, r4
  40692c:	9325      	str	r3, [sp, #148]	; 0x94
  40692e:	f001 fb09 	bl	407f44 <_Balloc>
  406932:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406934:	9004      	str	r0, [sp, #16]
  406936:	6420      	str	r0, [r4, #64]	; 0x40
  406938:	930a      	str	r3, [sp, #40]	; 0x28
  40693a:	930f      	str	r3, [sp, #60]	; 0x3c
  40693c:	e629      	b.n	406592 <_dtoa_r+0x772>
  40693e:	2a00      	cmp	r2, #0
  406940:	46d0      	mov	r8, sl
  406942:	f8cd b018 	str.w	fp, [sp, #24]
  406946:	469a      	mov	sl, r3
  406948:	dd11      	ble.n	40696e <_dtoa_r+0xb4e>
  40694a:	4649      	mov	r1, r9
  40694c:	2201      	movs	r2, #1
  40694e:	4620      	mov	r0, r4
  406950:	f001 fca4 	bl	40829c <__lshift>
  406954:	4641      	mov	r1, r8
  406956:	4681      	mov	r9, r0
  406958:	f001 fcf2 	bl	408340 <__mcmp>
  40695c:	2800      	cmp	r0, #0
  40695e:	f340 8146 	ble.w	406bee <_dtoa_r+0xdce>
  406962:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406966:	f000 8106 	beq.w	406b76 <_dtoa_r+0xd56>
  40696a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40696e:	46b3      	mov	fp, r6
  406970:	f887 a000 	strb.w	sl, [r7]
  406974:	1c7d      	adds	r5, r7, #1
  406976:	9e06      	ldr	r6, [sp, #24]
  406978:	e5d2      	b.n	406520 <_dtoa_r+0x700>
  40697a:	d104      	bne.n	406986 <_dtoa_r+0xb66>
  40697c:	f01a 0f01 	tst.w	sl, #1
  406980:	d001      	beq.n	406986 <_dtoa_r+0xb66>
  406982:	e5bd      	b.n	406500 <_dtoa_r+0x6e0>
  406984:	4615      	mov	r5, r2
  406986:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40698a:	2b30      	cmp	r3, #48	; 0x30
  40698c:	f105 32ff 	add.w	r2, r5, #4294967295
  406990:	d0f8      	beq.n	406984 <_dtoa_r+0xb64>
  406992:	e5c5      	b.n	406520 <_dtoa_r+0x700>
  406994:	9904      	ldr	r1, [sp, #16]
  406996:	2230      	movs	r2, #48	; 0x30
  406998:	700a      	strb	r2, [r1, #0]
  40699a:	9a02      	ldr	r2, [sp, #8]
  40699c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4069a0:	3201      	adds	r2, #1
  4069a2:	9202      	str	r2, [sp, #8]
  4069a4:	f7ff bbfc 	b.w	4061a0 <_dtoa_r+0x380>
  4069a8:	f000 80bb 	beq.w	406b22 <_dtoa_r+0xd02>
  4069ac:	9b02      	ldr	r3, [sp, #8]
  4069ae:	425d      	negs	r5, r3
  4069b0:	4b84      	ldr	r3, [pc, #528]	; (406bc4 <_dtoa_r+0xda4>)
  4069b2:	f005 020f 	and.w	r2, r5, #15
  4069b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4069c2:	f002 fbe9 	bl	409198 <__aeabi_dmul>
  4069c6:	112d      	asrs	r5, r5, #4
  4069c8:	4607      	mov	r7, r0
  4069ca:	4688      	mov	r8, r1
  4069cc:	f000 812c 	beq.w	406c28 <_dtoa_r+0xe08>
  4069d0:	4e7d      	ldr	r6, [pc, #500]	; (406bc8 <_dtoa_r+0xda8>)
  4069d2:	f04f 0a02 	mov.w	sl, #2
  4069d6:	07eb      	lsls	r3, r5, #31
  4069d8:	d509      	bpl.n	4069ee <_dtoa_r+0xbce>
  4069da:	4638      	mov	r0, r7
  4069dc:	4641      	mov	r1, r8
  4069de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4069e2:	f002 fbd9 	bl	409198 <__aeabi_dmul>
  4069e6:	f10a 0a01 	add.w	sl, sl, #1
  4069ea:	4607      	mov	r7, r0
  4069ec:	4688      	mov	r8, r1
  4069ee:	106d      	asrs	r5, r5, #1
  4069f0:	f106 0608 	add.w	r6, r6, #8
  4069f4:	d1ef      	bne.n	4069d6 <_dtoa_r+0xbb6>
  4069f6:	e608      	b.n	40660a <_dtoa_r+0x7ea>
  4069f8:	6871      	ldr	r1, [r6, #4]
  4069fa:	4620      	mov	r0, r4
  4069fc:	f001 faa2 	bl	407f44 <_Balloc>
  406a00:	6933      	ldr	r3, [r6, #16]
  406a02:	3302      	adds	r3, #2
  406a04:	009a      	lsls	r2, r3, #2
  406a06:	4605      	mov	r5, r0
  406a08:	f106 010c 	add.w	r1, r6, #12
  406a0c:	300c      	adds	r0, #12
  406a0e:	f001 f98f 	bl	407d30 <memcpy>
  406a12:	4629      	mov	r1, r5
  406a14:	2201      	movs	r2, #1
  406a16:	4620      	mov	r0, r4
  406a18:	f001 fc40 	bl	40829c <__lshift>
  406a1c:	9006      	str	r0, [sp, #24]
  406a1e:	e4b5      	b.n	40638c <_dtoa_r+0x56c>
  406a20:	2b39      	cmp	r3, #57	; 0x39
  406a22:	f8cd b018 	str.w	fp, [sp, #24]
  406a26:	46d0      	mov	r8, sl
  406a28:	f000 80a5 	beq.w	406b76 <_dtoa_r+0xd56>
  406a2c:	f103 0a01 	add.w	sl, r3, #1
  406a30:	46b3      	mov	fp, r6
  406a32:	f887 a000 	strb.w	sl, [r7]
  406a36:	1c7d      	adds	r5, r7, #1
  406a38:	9e06      	ldr	r6, [sp, #24]
  406a3a:	e571      	b.n	406520 <_dtoa_r+0x700>
  406a3c:	465a      	mov	r2, fp
  406a3e:	46d0      	mov	r8, sl
  406a40:	46b3      	mov	fp, r6
  406a42:	469a      	mov	sl, r3
  406a44:	4616      	mov	r6, r2
  406a46:	e54f      	b.n	4064e8 <_dtoa_r+0x6c8>
  406a48:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a4a:	495e      	ldr	r1, [pc, #376]	; (406bc4 <_dtoa_r+0xda4>)
  406a4c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406a50:	462a      	mov	r2, r5
  406a52:	4633      	mov	r3, r6
  406a54:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406a58:	f002 fb9e 	bl	409198 <__aeabi_dmul>
  406a5c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406a60:	4638      	mov	r0, r7
  406a62:	4641      	mov	r1, r8
  406a64:	f002 fe48 	bl	4096f8 <__aeabi_d2iz>
  406a68:	4605      	mov	r5, r0
  406a6a:	f002 fb2f 	bl	4090cc <__aeabi_i2d>
  406a6e:	460b      	mov	r3, r1
  406a70:	4602      	mov	r2, r0
  406a72:	4641      	mov	r1, r8
  406a74:	4638      	mov	r0, r7
  406a76:	f002 f9db 	bl	408e30 <__aeabi_dsub>
  406a7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a7c:	460f      	mov	r7, r1
  406a7e:	9904      	ldr	r1, [sp, #16]
  406a80:	3530      	adds	r5, #48	; 0x30
  406a82:	2b01      	cmp	r3, #1
  406a84:	700d      	strb	r5, [r1, #0]
  406a86:	4606      	mov	r6, r0
  406a88:	f101 0501 	add.w	r5, r1, #1
  406a8c:	d026      	beq.n	406adc <_dtoa_r+0xcbc>
  406a8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a90:	9a04      	ldr	r2, [sp, #16]
  406a92:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406bd0 <_dtoa_r+0xdb0>
  406a96:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406a9a:	4413      	add	r3, r2
  406a9c:	f04f 0a00 	mov.w	sl, #0
  406aa0:	4699      	mov	r9, r3
  406aa2:	4652      	mov	r2, sl
  406aa4:	465b      	mov	r3, fp
  406aa6:	4630      	mov	r0, r6
  406aa8:	4639      	mov	r1, r7
  406aaa:	f002 fb75 	bl	409198 <__aeabi_dmul>
  406aae:	460f      	mov	r7, r1
  406ab0:	4606      	mov	r6, r0
  406ab2:	f002 fe21 	bl	4096f8 <__aeabi_d2iz>
  406ab6:	4680      	mov	r8, r0
  406ab8:	f002 fb08 	bl	4090cc <__aeabi_i2d>
  406abc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406ac0:	4602      	mov	r2, r0
  406ac2:	460b      	mov	r3, r1
  406ac4:	4630      	mov	r0, r6
  406ac6:	4639      	mov	r1, r7
  406ac8:	f002 f9b2 	bl	408e30 <__aeabi_dsub>
  406acc:	f805 8b01 	strb.w	r8, [r5], #1
  406ad0:	454d      	cmp	r5, r9
  406ad2:	4606      	mov	r6, r0
  406ad4:	460f      	mov	r7, r1
  406ad6:	d1e4      	bne.n	406aa2 <_dtoa_r+0xc82>
  406ad8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406adc:	4b3b      	ldr	r3, [pc, #236]	; (406bcc <_dtoa_r+0xdac>)
  406ade:	2200      	movs	r2, #0
  406ae0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406ae4:	f002 f9a6 	bl	408e34 <__adddf3>
  406ae8:	4632      	mov	r2, r6
  406aea:	463b      	mov	r3, r7
  406aec:	f002 fdc6 	bl	40967c <__aeabi_dcmplt>
  406af0:	2800      	cmp	r0, #0
  406af2:	d046      	beq.n	406b82 <_dtoa_r+0xd62>
  406af4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406af6:	9302      	str	r3, [sp, #8]
  406af8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406afc:	f7ff bb43 	b.w	406186 <_dtoa_r+0x366>
  406b00:	f04f 0800 	mov.w	r8, #0
  406b04:	4646      	mov	r6, r8
  406b06:	e6a9      	b.n	40685c <_dtoa_r+0xa3c>
  406b08:	9b08      	ldr	r3, [sp, #32]
  406b0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406b0c:	1a9d      	subs	r5, r3, r2
  406b0e:	2300      	movs	r3, #0
  406b10:	f7ff bb71 	b.w	4061f6 <_dtoa_r+0x3d6>
  406b14:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406b16:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406b18:	9d08      	ldr	r5, [sp, #32]
  406b1a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406b1e:	f7ff bb6a 	b.w	4061f6 <_dtoa_r+0x3d6>
  406b22:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406b26:	f04f 0a02 	mov.w	sl, #2
  406b2a:	e56e      	b.n	40660a <_dtoa_r+0x7ea>
  406b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b2e:	2b00      	cmp	r3, #0
  406b30:	f43f aeb8 	beq.w	4068a4 <_dtoa_r+0xa84>
  406b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b36:	2b00      	cmp	r3, #0
  406b38:	f77f aede 	ble.w	4068f8 <_dtoa_r+0xad8>
  406b3c:	2200      	movs	r2, #0
  406b3e:	4b24      	ldr	r3, [pc, #144]	; (406bd0 <_dtoa_r+0xdb0>)
  406b40:	4638      	mov	r0, r7
  406b42:	4641      	mov	r1, r8
  406b44:	f002 fb28 	bl	409198 <__aeabi_dmul>
  406b48:	4607      	mov	r7, r0
  406b4a:	4688      	mov	r8, r1
  406b4c:	f10a 0001 	add.w	r0, sl, #1
  406b50:	f002 fabc 	bl	4090cc <__aeabi_i2d>
  406b54:	463a      	mov	r2, r7
  406b56:	4643      	mov	r3, r8
  406b58:	f002 fb1e 	bl	409198 <__aeabi_dmul>
  406b5c:	2200      	movs	r2, #0
  406b5e:	4b17      	ldr	r3, [pc, #92]	; (406bbc <_dtoa_r+0xd9c>)
  406b60:	f002 f968 	bl	408e34 <__adddf3>
  406b64:	9a02      	ldr	r2, [sp, #8]
  406b66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b68:	9312      	str	r3, [sp, #72]	; 0x48
  406b6a:	3a01      	subs	r2, #1
  406b6c:	4605      	mov	r5, r0
  406b6e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406b72:	9215      	str	r2, [sp, #84]	; 0x54
  406b74:	e56a      	b.n	40664c <_dtoa_r+0x82c>
  406b76:	2239      	movs	r2, #57	; 0x39
  406b78:	46b3      	mov	fp, r6
  406b7a:	703a      	strb	r2, [r7, #0]
  406b7c:	9e06      	ldr	r6, [sp, #24]
  406b7e:	1c7d      	adds	r5, r7, #1
  406b80:	e4c0      	b.n	406504 <_dtoa_r+0x6e4>
  406b82:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406b86:	2000      	movs	r0, #0
  406b88:	4910      	ldr	r1, [pc, #64]	; (406bcc <_dtoa_r+0xdac>)
  406b8a:	f002 f951 	bl	408e30 <__aeabi_dsub>
  406b8e:	4632      	mov	r2, r6
  406b90:	463b      	mov	r3, r7
  406b92:	f002 fd91 	bl	4096b8 <__aeabi_dcmpgt>
  406b96:	b908      	cbnz	r0, 406b9c <_dtoa_r+0xd7c>
  406b98:	e6ae      	b.n	4068f8 <_dtoa_r+0xad8>
  406b9a:	4615      	mov	r5, r2
  406b9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406ba0:	2b30      	cmp	r3, #48	; 0x30
  406ba2:	f105 32ff 	add.w	r2, r5, #4294967295
  406ba6:	d0f8      	beq.n	406b9a <_dtoa_r+0xd7a>
  406ba8:	e5d7      	b.n	40675a <_dtoa_r+0x93a>
  406baa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406bae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406bb0:	9302      	str	r3, [sp, #8]
  406bb2:	f7ff bae8 	b.w	406186 <_dtoa_r+0x366>
  406bb6:	970c      	str	r7, [sp, #48]	; 0x30
  406bb8:	f7ff bba5 	b.w	406306 <_dtoa_r+0x4e6>
  406bbc:	401c0000 	.word	0x401c0000
  406bc0:	40140000 	.word	0x40140000
  406bc4:	00409980 	.word	0x00409980
  406bc8:	00409958 	.word	0x00409958
  406bcc:	3fe00000 	.word	0x3fe00000
  406bd0:	40240000 	.word	0x40240000
  406bd4:	2b39      	cmp	r3, #57	; 0x39
  406bd6:	f8cd b018 	str.w	fp, [sp, #24]
  406bda:	46d0      	mov	r8, sl
  406bdc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406be0:	469a      	mov	sl, r3
  406be2:	d0c8      	beq.n	406b76 <_dtoa_r+0xd56>
  406be4:	f1bb 0f00 	cmp.w	fp, #0
  406be8:	f73f aebf 	bgt.w	40696a <_dtoa_r+0xb4a>
  406bec:	e6bf      	b.n	40696e <_dtoa_r+0xb4e>
  406bee:	f47f aebe 	bne.w	40696e <_dtoa_r+0xb4e>
  406bf2:	f01a 0f01 	tst.w	sl, #1
  406bf6:	f43f aeba 	beq.w	40696e <_dtoa_r+0xb4e>
  406bfa:	e6b2      	b.n	406962 <_dtoa_r+0xb42>
  406bfc:	f04f 0800 	mov.w	r8, #0
  406c00:	4646      	mov	r6, r8
  406c02:	e5e9      	b.n	4067d8 <_dtoa_r+0x9b8>
  406c04:	4631      	mov	r1, r6
  406c06:	2300      	movs	r3, #0
  406c08:	220a      	movs	r2, #10
  406c0a:	4620      	mov	r0, r4
  406c0c:	f001 f9ca 	bl	407fa4 <__multadd>
  406c10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c12:	2b00      	cmp	r3, #0
  406c14:	4606      	mov	r6, r0
  406c16:	dd0a      	ble.n	406c2e <_dtoa_r+0xe0e>
  406c18:	930a      	str	r3, [sp, #40]	; 0x28
  406c1a:	f7ff bbaa 	b.w	406372 <_dtoa_r+0x552>
  406c1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406c20:	2b02      	cmp	r3, #2
  406c22:	dc23      	bgt.n	406c6c <_dtoa_r+0xe4c>
  406c24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c26:	e43b      	b.n	4064a0 <_dtoa_r+0x680>
  406c28:	f04f 0a02 	mov.w	sl, #2
  406c2c:	e4ed      	b.n	40660a <_dtoa_r+0x7ea>
  406c2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406c30:	2b02      	cmp	r3, #2
  406c32:	dc1b      	bgt.n	406c6c <_dtoa_r+0xe4c>
  406c34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c36:	e7ef      	b.n	406c18 <_dtoa_r+0xdf8>
  406c38:	2500      	movs	r5, #0
  406c3a:	6465      	str	r5, [r4, #68]	; 0x44
  406c3c:	4629      	mov	r1, r5
  406c3e:	4620      	mov	r0, r4
  406c40:	f001 f980 	bl	407f44 <_Balloc>
  406c44:	f04f 33ff 	mov.w	r3, #4294967295
  406c48:	930a      	str	r3, [sp, #40]	; 0x28
  406c4a:	930f      	str	r3, [sp, #60]	; 0x3c
  406c4c:	2301      	movs	r3, #1
  406c4e:	9004      	str	r0, [sp, #16]
  406c50:	9525      	str	r5, [sp, #148]	; 0x94
  406c52:	6420      	str	r0, [r4, #64]	; 0x40
  406c54:	930b      	str	r3, [sp, #44]	; 0x2c
  406c56:	f7ff b9dd 	b.w	406014 <_dtoa_r+0x1f4>
  406c5a:	2501      	movs	r5, #1
  406c5c:	f7ff b9a5 	b.w	405faa <_dtoa_r+0x18a>
  406c60:	f43f ab69 	beq.w	406336 <_dtoa_r+0x516>
  406c64:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406c68:	f7ff bbf9 	b.w	40645e <_dtoa_r+0x63e>
  406c6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c6e:	930a      	str	r3, [sp, #40]	; 0x28
  406c70:	e5e5      	b.n	40683e <_dtoa_r+0xa1e>
  406c72:	bf00      	nop

00406c74 <__sflush_r>:
  406c74:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406c78:	b29a      	uxth	r2, r3
  406c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c7e:	460d      	mov	r5, r1
  406c80:	0711      	lsls	r1, r2, #28
  406c82:	4680      	mov	r8, r0
  406c84:	d43a      	bmi.n	406cfc <__sflush_r+0x88>
  406c86:	686a      	ldr	r2, [r5, #4]
  406c88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406c8c:	2a00      	cmp	r2, #0
  406c8e:	81ab      	strh	r3, [r5, #12]
  406c90:	dd6f      	ble.n	406d72 <__sflush_r+0xfe>
  406c92:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406c94:	2c00      	cmp	r4, #0
  406c96:	d049      	beq.n	406d2c <__sflush_r+0xb8>
  406c98:	2200      	movs	r2, #0
  406c9a:	b29b      	uxth	r3, r3
  406c9c:	f8d8 6000 	ldr.w	r6, [r8]
  406ca0:	f8c8 2000 	str.w	r2, [r8]
  406ca4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406ca8:	d067      	beq.n	406d7a <__sflush_r+0x106>
  406caa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406cac:	075f      	lsls	r7, r3, #29
  406cae:	d505      	bpl.n	406cbc <__sflush_r+0x48>
  406cb0:	6869      	ldr	r1, [r5, #4]
  406cb2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406cb4:	1a52      	subs	r2, r2, r1
  406cb6:	b10b      	cbz	r3, 406cbc <__sflush_r+0x48>
  406cb8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406cba:	1ad2      	subs	r2, r2, r3
  406cbc:	2300      	movs	r3, #0
  406cbe:	69e9      	ldr	r1, [r5, #28]
  406cc0:	4640      	mov	r0, r8
  406cc2:	47a0      	blx	r4
  406cc4:	1c44      	adds	r4, r0, #1
  406cc6:	d03c      	beq.n	406d42 <__sflush_r+0xce>
  406cc8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406ccc:	692a      	ldr	r2, [r5, #16]
  406cce:	602a      	str	r2, [r5, #0]
  406cd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406cd4:	2200      	movs	r2, #0
  406cd6:	81ab      	strh	r3, [r5, #12]
  406cd8:	04db      	lsls	r3, r3, #19
  406cda:	606a      	str	r2, [r5, #4]
  406cdc:	d447      	bmi.n	406d6e <__sflush_r+0xfa>
  406cde:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406ce0:	f8c8 6000 	str.w	r6, [r8]
  406ce4:	b311      	cbz	r1, 406d2c <__sflush_r+0xb8>
  406ce6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406cea:	4299      	cmp	r1, r3
  406cec:	d002      	beq.n	406cf4 <__sflush_r+0x80>
  406cee:	4640      	mov	r0, r8
  406cf0:	f000 f9de 	bl	4070b0 <_free_r>
  406cf4:	2000      	movs	r0, #0
  406cf6:	6328      	str	r0, [r5, #48]	; 0x30
  406cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406cfc:	692e      	ldr	r6, [r5, #16]
  406cfe:	b1ae      	cbz	r6, 406d2c <__sflush_r+0xb8>
  406d00:	682c      	ldr	r4, [r5, #0]
  406d02:	602e      	str	r6, [r5, #0]
  406d04:	0791      	lsls	r1, r2, #30
  406d06:	bf0c      	ite	eq
  406d08:	696b      	ldreq	r3, [r5, #20]
  406d0a:	2300      	movne	r3, #0
  406d0c:	1ba4      	subs	r4, r4, r6
  406d0e:	60ab      	str	r3, [r5, #8]
  406d10:	e00a      	b.n	406d28 <__sflush_r+0xb4>
  406d12:	4623      	mov	r3, r4
  406d14:	4632      	mov	r2, r6
  406d16:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406d18:	69e9      	ldr	r1, [r5, #28]
  406d1a:	4640      	mov	r0, r8
  406d1c:	47b8      	blx	r7
  406d1e:	2800      	cmp	r0, #0
  406d20:	eba4 0400 	sub.w	r4, r4, r0
  406d24:	4406      	add	r6, r0
  406d26:	dd04      	ble.n	406d32 <__sflush_r+0xbe>
  406d28:	2c00      	cmp	r4, #0
  406d2a:	dcf2      	bgt.n	406d12 <__sflush_r+0x9e>
  406d2c:	2000      	movs	r0, #0
  406d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d32:	89ab      	ldrh	r3, [r5, #12]
  406d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d38:	81ab      	strh	r3, [r5, #12]
  406d3a:	f04f 30ff 	mov.w	r0, #4294967295
  406d3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d42:	f8d8 4000 	ldr.w	r4, [r8]
  406d46:	2c1d      	cmp	r4, #29
  406d48:	d8f3      	bhi.n	406d32 <__sflush_r+0xbe>
  406d4a:	4b19      	ldr	r3, [pc, #100]	; (406db0 <__sflush_r+0x13c>)
  406d4c:	40e3      	lsrs	r3, r4
  406d4e:	43db      	mvns	r3, r3
  406d50:	f013 0301 	ands.w	r3, r3, #1
  406d54:	d1ed      	bne.n	406d32 <__sflush_r+0xbe>
  406d56:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406d5a:	606b      	str	r3, [r5, #4]
  406d5c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406d60:	6929      	ldr	r1, [r5, #16]
  406d62:	81ab      	strh	r3, [r5, #12]
  406d64:	04da      	lsls	r2, r3, #19
  406d66:	6029      	str	r1, [r5, #0]
  406d68:	d5b9      	bpl.n	406cde <__sflush_r+0x6a>
  406d6a:	2c00      	cmp	r4, #0
  406d6c:	d1b7      	bne.n	406cde <__sflush_r+0x6a>
  406d6e:	6528      	str	r0, [r5, #80]	; 0x50
  406d70:	e7b5      	b.n	406cde <__sflush_r+0x6a>
  406d72:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406d74:	2a00      	cmp	r2, #0
  406d76:	dc8c      	bgt.n	406c92 <__sflush_r+0x1e>
  406d78:	e7d8      	b.n	406d2c <__sflush_r+0xb8>
  406d7a:	2301      	movs	r3, #1
  406d7c:	69e9      	ldr	r1, [r5, #28]
  406d7e:	4640      	mov	r0, r8
  406d80:	47a0      	blx	r4
  406d82:	1c43      	adds	r3, r0, #1
  406d84:	4602      	mov	r2, r0
  406d86:	d002      	beq.n	406d8e <__sflush_r+0x11a>
  406d88:	89ab      	ldrh	r3, [r5, #12]
  406d8a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406d8c:	e78e      	b.n	406cac <__sflush_r+0x38>
  406d8e:	f8d8 3000 	ldr.w	r3, [r8]
  406d92:	2b00      	cmp	r3, #0
  406d94:	d0f8      	beq.n	406d88 <__sflush_r+0x114>
  406d96:	2b1d      	cmp	r3, #29
  406d98:	d001      	beq.n	406d9e <__sflush_r+0x12a>
  406d9a:	2b16      	cmp	r3, #22
  406d9c:	d102      	bne.n	406da4 <__sflush_r+0x130>
  406d9e:	f8c8 6000 	str.w	r6, [r8]
  406da2:	e7c3      	b.n	406d2c <__sflush_r+0xb8>
  406da4:	89ab      	ldrh	r3, [r5, #12]
  406da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406daa:	81ab      	strh	r3, [r5, #12]
  406dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406db0:	20400001 	.word	0x20400001

00406db4 <_fflush_r>:
  406db4:	b538      	push	{r3, r4, r5, lr}
  406db6:	460d      	mov	r5, r1
  406db8:	4604      	mov	r4, r0
  406dba:	b108      	cbz	r0, 406dc0 <_fflush_r+0xc>
  406dbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406dbe:	b1bb      	cbz	r3, 406df0 <_fflush_r+0x3c>
  406dc0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406dc4:	b188      	cbz	r0, 406dea <_fflush_r+0x36>
  406dc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406dc8:	07db      	lsls	r3, r3, #31
  406dca:	d401      	bmi.n	406dd0 <_fflush_r+0x1c>
  406dcc:	0581      	lsls	r1, r0, #22
  406dce:	d517      	bpl.n	406e00 <_fflush_r+0x4c>
  406dd0:	4620      	mov	r0, r4
  406dd2:	4629      	mov	r1, r5
  406dd4:	f7ff ff4e 	bl	406c74 <__sflush_r>
  406dd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406dda:	07da      	lsls	r2, r3, #31
  406ddc:	4604      	mov	r4, r0
  406dde:	d402      	bmi.n	406de6 <_fflush_r+0x32>
  406de0:	89ab      	ldrh	r3, [r5, #12]
  406de2:	059b      	lsls	r3, r3, #22
  406de4:	d507      	bpl.n	406df6 <_fflush_r+0x42>
  406de6:	4620      	mov	r0, r4
  406de8:	bd38      	pop	{r3, r4, r5, pc}
  406dea:	4604      	mov	r4, r0
  406dec:	4620      	mov	r0, r4
  406dee:	bd38      	pop	{r3, r4, r5, pc}
  406df0:	f000 f838 	bl	406e64 <__sinit>
  406df4:	e7e4      	b.n	406dc0 <_fflush_r+0xc>
  406df6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406df8:	f000 fc04 	bl	407604 <__retarget_lock_release_recursive>
  406dfc:	4620      	mov	r0, r4
  406dfe:	bd38      	pop	{r3, r4, r5, pc}
  406e00:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406e02:	f000 fbfd 	bl	407600 <__retarget_lock_acquire_recursive>
  406e06:	e7e3      	b.n	406dd0 <_fflush_r+0x1c>

00406e08 <_cleanup_r>:
  406e08:	4901      	ldr	r1, [pc, #4]	; (406e10 <_cleanup_r+0x8>)
  406e0a:	f000 bbaf 	b.w	40756c <_fwalk_reent>
  406e0e:	bf00      	nop
  406e10:	00408cc1 	.word	0x00408cc1

00406e14 <std.isra.0>:
  406e14:	b510      	push	{r4, lr}
  406e16:	2300      	movs	r3, #0
  406e18:	4604      	mov	r4, r0
  406e1a:	8181      	strh	r1, [r0, #12]
  406e1c:	81c2      	strh	r2, [r0, #14]
  406e1e:	6003      	str	r3, [r0, #0]
  406e20:	6043      	str	r3, [r0, #4]
  406e22:	6083      	str	r3, [r0, #8]
  406e24:	6643      	str	r3, [r0, #100]	; 0x64
  406e26:	6103      	str	r3, [r0, #16]
  406e28:	6143      	str	r3, [r0, #20]
  406e2a:	6183      	str	r3, [r0, #24]
  406e2c:	4619      	mov	r1, r3
  406e2e:	2208      	movs	r2, #8
  406e30:	305c      	adds	r0, #92	; 0x5c
  406e32:	f7fc fcb7 	bl	4037a4 <memset>
  406e36:	4807      	ldr	r0, [pc, #28]	; (406e54 <std.isra.0+0x40>)
  406e38:	4907      	ldr	r1, [pc, #28]	; (406e58 <std.isra.0+0x44>)
  406e3a:	4a08      	ldr	r2, [pc, #32]	; (406e5c <std.isra.0+0x48>)
  406e3c:	4b08      	ldr	r3, [pc, #32]	; (406e60 <std.isra.0+0x4c>)
  406e3e:	6220      	str	r0, [r4, #32]
  406e40:	61e4      	str	r4, [r4, #28]
  406e42:	6261      	str	r1, [r4, #36]	; 0x24
  406e44:	62a2      	str	r2, [r4, #40]	; 0x28
  406e46:	62e3      	str	r3, [r4, #44]	; 0x2c
  406e48:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406e50:	f000 bbd2 	b.w	4075f8 <__retarget_lock_init_recursive>
  406e54:	004088a9 	.word	0x004088a9
  406e58:	004088cd 	.word	0x004088cd
  406e5c:	00408909 	.word	0x00408909
  406e60:	00408929 	.word	0x00408929

00406e64 <__sinit>:
  406e64:	b510      	push	{r4, lr}
  406e66:	4604      	mov	r4, r0
  406e68:	4812      	ldr	r0, [pc, #72]	; (406eb4 <__sinit+0x50>)
  406e6a:	f000 fbc9 	bl	407600 <__retarget_lock_acquire_recursive>
  406e6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406e70:	b9d2      	cbnz	r2, 406ea8 <__sinit+0x44>
  406e72:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406e76:	4810      	ldr	r0, [pc, #64]	; (406eb8 <__sinit+0x54>)
  406e78:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406e7c:	2103      	movs	r1, #3
  406e7e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406e82:	63e0      	str	r0, [r4, #60]	; 0x3c
  406e84:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406e88:	6860      	ldr	r0, [r4, #4]
  406e8a:	2104      	movs	r1, #4
  406e8c:	f7ff ffc2 	bl	406e14 <std.isra.0>
  406e90:	2201      	movs	r2, #1
  406e92:	2109      	movs	r1, #9
  406e94:	68a0      	ldr	r0, [r4, #8]
  406e96:	f7ff ffbd 	bl	406e14 <std.isra.0>
  406e9a:	2202      	movs	r2, #2
  406e9c:	2112      	movs	r1, #18
  406e9e:	68e0      	ldr	r0, [r4, #12]
  406ea0:	f7ff ffb8 	bl	406e14 <std.isra.0>
  406ea4:	2301      	movs	r3, #1
  406ea6:	63a3      	str	r3, [r4, #56]	; 0x38
  406ea8:	4802      	ldr	r0, [pc, #8]	; (406eb4 <__sinit+0x50>)
  406eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406eae:	f000 bba9 	b.w	407604 <__retarget_lock_release_recursive>
  406eb2:	bf00      	nop
  406eb4:	20400bd4 	.word	0x20400bd4
  406eb8:	00406e09 	.word	0x00406e09

00406ebc <__sfp_lock_acquire>:
  406ebc:	4801      	ldr	r0, [pc, #4]	; (406ec4 <__sfp_lock_acquire+0x8>)
  406ebe:	f000 bb9f 	b.w	407600 <__retarget_lock_acquire_recursive>
  406ec2:	bf00      	nop
  406ec4:	20400be8 	.word	0x20400be8

00406ec8 <__sfp_lock_release>:
  406ec8:	4801      	ldr	r0, [pc, #4]	; (406ed0 <__sfp_lock_release+0x8>)
  406eca:	f000 bb9b 	b.w	407604 <__retarget_lock_release_recursive>
  406ece:	bf00      	nop
  406ed0:	20400be8 	.word	0x20400be8

00406ed4 <__libc_fini_array>:
  406ed4:	b538      	push	{r3, r4, r5, lr}
  406ed6:	4c0a      	ldr	r4, [pc, #40]	; (406f00 <__libc_fini_array+0x2c>)
  406ed8:	4d0a      	ldr	r5, [pc, #40]	; (406f04 <__libc_fini_array+0x30>)
  406eda:	1b64      	subs	r4, r4, r5
  406edc:	10a4      	asrs	r4, r4, #2
  406ede:	d00a      	beq.n	406ef6 <__libc_fini_array+0x22>
  406ee0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406ee4:	3b01      	subs	r3, #1
  406ee6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406eea:	3c01      	subs	r4, #1
  406eec:	f855 3904 	ldr.w	r3, [r5], #-4
  406ef0:	4798      	blx	r3
  406ef2:	2c00      	cmp	r4, #0
  406ef4:	d1f9      	bne.n	406eea <__libc_fini_array+0x16>
  406ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406efa:	f002 be37 	b.w	409b6c <_fini>
  406efe:	bf00      	nop
  406f00:	00409b7c 	.word	0x00409b7c
  406f04:	00409b78 	.word	0x00409b78

00406f08 <__fputwc>:
  406f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406f0c:	b082      	sub	sp, #8
  406f0e:	4680      	mov	r8, r0
  406f10:	4689      	mov	r9, r1
  406f12:	4614      	mov	r4, r2
  406f14:	f000 fb54 	bl	4075c0 <__locale_mb_cur_max>
  406f18:	2801      	cmp	r0, #1
  406f1a:	d036      	beq.n	406f8a <__fputwc+0x82>
  406f1c:	464a      	mov	r2, r9
  406f1e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406f22:	a901      	add	r1, sp, #4
  406f24:	4640      	mov	r0, r8
  406f26:	f001 fdd9 	bl	408adc <_wcrtomb_r>
  406f2a:	1c42      	adds	r2, r0, #1
  406f2c:	4606      	mov	r6, r0
  406f2e:	d025      	beq.n	406f7c <__fputwc+0x74>
  406f30:	b3a8      	cbz	r0, 406f9e <__fputwc+0x96>
  406f32:	f89d e004 	ldrb.w	lr, [sp, #4]
  406f36:	2500      	movs	r5, #0
  406f38:	f10d 0a04 	add.w	sl, sp, #4
  406f3c:	e009      	b.n	406f52 <__fputwc+0x4a>
  406f3e:	6823      	ldr	r3, [r4, #0]
  406f40:	1c5a      	adds	r2, r3, #1
  406f42:	6022      	str	r2, [r4, #0]
  406f44:	f883 e000 	strb.w	lr, [r3]
  406f48:	3501      	adds	r5, #1
  406f4a:	42b5      	cmp	r5, r6
  406f4c:	d227      	bcs.n	406f9e <__fputwc+0x96>
  406f4e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406f52:	68a3      	ldr	r3, [r4, #8]
  406f54:	3b01      	subs	r3, #1
  406f56:	2b00      	cmp	r3, #0
  406f58:	60a3      	str	r3, [r4, #8]
  406f5a:	daf0      	bge.n	406f3e <__fputwc+0x36>
  406f5c:	69a7      	ldr	r7, [r4, #24]
  406f5e:	42bb      	cmp	r3, r7
  406f60:	4671      	mov	r1, lr
  406f62:	4622      	mov	r2, r4
  406f64:	4640      	mov	r0, r8
  406f66:	db02      	blt.n	406f6e <__fputwc+0x66>
  406f68:	f1be 0f0a 	cmp.w	lr, #10
  406f6c:	d1e7      	bne.n	406f3e <__fputwc+0x36>
  406f6e:	f001 fd5d 	bl	408a2c <__swbuf_r>
  406f72:	1c43      	adds	r3, r0, #1
  406f74:	d1e8      	bne.n	406f48 <__fputwc+0x40>
  406f76:	b002      	add	sp, #8
  406f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f7c:	89a3      	ldrh	r3, [r4, #12]
  406f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f82:	81a3      	strh	r3, [r4, #12]
  406f84:	b002      	add	sp, #8
  406f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f8a:	f109 33ff 	add.w	r3, r9, #4294967295
  406f8e:	2bfe      	cmp	r3, #254	; 0xfe
  406f90:	d8c4      	bhi.n	406f1c <__fputwc+0x14>
  406f92:	fa5f fe89 	uxtb.w	lr, r9
  406f96:	4606      	mov	r6, r0
  406f98:	f88d e004 	strb.w	lr, [sp, #4]
  406f9c:	e7cb      	b.n	406f36 <__fputwc+0x2e>
  406f9e:	4648      	mov	r0, r9
  406fa0:	b002      	add	sp, #8
  406fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fa6:	bf00      	nop

00406fa8 <_fputwc_r>:
  406fa8:	b530      	push	{r4, r5, lr}
  406faa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406fac:	f013 0f01 	tst.w	r3, #1
  406fb0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406fb4:	4614      	mov	r4, r2
  406fb6:	b083      	sub	sp, #12
  406fb8:	4605      	mov	r5, r0
  406fba:	b29a      	uxth	r2, r3
  406fbc:	d101      	bne.n	406fc2 <_fputwc_r+0x1a>
  406fbe:	0590      	lsls	r0, r2, #22
  406fc0:	d51c      	bpl.n	406ffc <_fputwc_r+0x54>
  406fc2:	0490      	lsls	r0, r2, #18
  406fc4:	d406      	bmi.n	406fd4 <_fputwc_r+0x2c>
  406fc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406fc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406fd0:	81a3      	strh	r3, [r4, #12]
  406fd2:	6662      	str	r2, [r4, #100]	; 0x64
  406fd4:	4628      	mov	r0, r5
  406fd6:	4622      	mov	r2, r4
  406fd8:	f7ff ff96 	bl	406f08 <__fputwc>
  406fdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406fde:	07da      	lsls	r2, r3, #31
  406fe0:	4605      	mov	r5, r0
  406fe2:	d402      	bmi.n	406fea <_fputwc_r+0x42>
  406fe4:	89a3      	ldrh	r3, [r4, #12]
  406fe6:	059b      	lsls	r3, r3, #22
  406fe8:	d502      	bpl.n	406ff0 <_fputwc_r+0x48>
  406fea:	4628      	mov	r0, r5
  406fec:	b003      	add	sp, #12
  406fee:	bd30      	pop	{r4, r5, pc}
  406ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406ff2:	f000 fb07 	bl	407604 <__retarget_lock_release_recursive>
  406ff6:	4628      	mov	r0, r5
  406ff8:	b003      	add	sp, #12
  406ffa:	bd30      	pop	{r4, r5, pc}
  406ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406ffe:	9101      	str	r1, [sp, #4]
  407000:	f000 fafe 	bl	407600 <__retarget_lock_acquire_recursive>
  407004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407008:	9901      	ldr	r1, [sp, #4]
  40700a:	b29a      	uxth	r2, r3
  40700c:	e7d9      	b.n	406fc2 <_fputwc_r+0x1a>
  40700e:	bf00      	nop

00407010 <_malloc_trim_r>:
  407010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407012:	4f24      	ldr	r7, [pc, #144]	; (4070a4 <_malloc_trim_r+0x94>)
  407014:	460c      	mov	r4, r1
  407016:	4606      	mov	r6, r0
  407018:	f000 ff88 	bl	407f2c <__malloc_lock>
  40701c:	68bb      	ldr	r3, [r7, #8]
  40701e:	685d      	ldr	r5, [r3, #4]
  407020:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407024:	310f      	adds	r1, #15
  407026:	f025 0503 	bic.w	r5, r5, #3
  40702a:	4429      	add	r1, r5
  40702c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407030:	f021 010f 	bic.w	r1, r1, #15
  407034:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407038:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40703c:	db07      	blt.n	40704e <_malloc_trim_r+0x3e>
  40703e:	2100      	movs	r1, #0
  407040:	4630      	mov	r0, r6
  407042:	f001 fc1f 	bl	408884 <_sbrk_r>
  407046:	68bb      	ldr	r3, [r7, #8]
  407048:	442b      	add	r3, r5
  40704a:	4298      	cmp	r0, r3
  40704c:	d004      	beq.n	407058 <_malloc_trim_r+0x48>
  40704e:	4630      	mov	r0, r6
  407050:	f000 ff72 	bl	407f38 <__malloc_unlock>
  407054:	2000      	movs	r0, #0
  407056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407058:	4261      	negs	r1, r4
  40705a:	4630      	mov	r0, r6
  40705c:	f001 fc12 	bl	408884 <_sbrk_r>
  407060:	3001      	adds	r0, #1
  407062:	d00d      	beq.n	407080 <_malloc_trim_r+0x70>
  407064:	4b10      	ldr	r3, [pc, #64]	; (4070a8 <_malloc_trim_r+0x98>)
  407066:	68ba      	ldr	r2, [r7, #8]
  407068:	6819      	ldr	r1, [r3, #0]
  40706a:	1b2d      	subs	r5, r5, r4
  40706c:	f045 0501 	orr.w	r5, r5, #1
  407070:	4630      	mov	r0, r6
  407072:	1b09      	subs	r1, r1, r4
  407074:	6055      	str	r5, [r2, #4]
  407076:	6019      	str	r1, [r3, #0]
  407078:	f000 ff5e 	bl	407f38 <__malloc_unlock>
  40707c:	2001      	movs	r0, #1
  40707e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407080:	2100      	movs	r1, #0
  407082:	4630      	mov	r0, r6
  407084:	f001 fbfe 	bl	408884 <_sbrk_r>
  407088:	68ba      	ldr	r2, [r7, #8]
  40708a:	1a83      	subs	r3, r0, r2
  40708c:	2b0f      	cmp	r3, #15
  40708e:	ddde      	ble.n	40704e <_malloc_trim_r+0x3e>
  407090:	4c06      	ldr	r4, [pc, #24]	; (4070ac <_malloc_trim_r+0x9c>)
  407092:	4905      	ldr	r1, [pc, #20]	; (4070a8 <_malloc_trim_r+0x98>)
  407094:	6824      	ldr	r4, [r4, #0]
  407096:	f043 0301 	orr.w	r3, r3, #1
  40709a:	1b00      	subs	r0, r0, r4
  40709c:	6053      	str	r3, [r2, #4]
  40709e:	6008      	str	r0, [r1, #0]
  4070a0:	e7d5      	b.n	40704e <_malloc_trim_r+0x3e>
  4070a2:	bf00      	nop
  4070a4:	204005b0 	.word	0x204005b0
  4070a8:	20400a7c 	.word	0x20400a7c
  4070ac:	204009b8 	.word	0x204009b8

004070b0 <_free_r>:
  4070b0:	2900      	cmp	r1, #0
  4070b2:	d044      	beq.n	40713e <_free_r+0x8e>
  4070b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070b8:	460d      	mov	r5, r1
  4070ba:	4680      	mov	r8, r0
  4070bc:	f000 ff36 	bl	407f2c <__malloc_lock>
  4070c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4070c4:	4969      	ldr	r1, [pc, #420]	; (40726c <_free_r+0x1bc>)
  4070c6:	f027 0301 	bic.w	r3, r7, #1
  4070ca:	f1a5 0408 	sub.w	r4, r5, #8
  4070ce:	18e2      	adds	r2, r4, r3
  4070d0:	688e      	ldr	r6, [r1, #8]
  4070d2:	6850      	ldr	r0, [r2, #4]
  4070d4:	42b2      	cmp	r2, r6
  4070d6:	f020 0003 	bic.w	r0, r0, #3
  4070da:	d05e      	beq.n	40719a <_free_r+0xea>
  4070dc:	07fe      	lsls	r6, r7, #31
  4070de:	6050      	str	r0, [r2, #4]
  4070e0:	d40b      	bmi.n	4070fa <_free_r+0x4a>
  4070e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4070e6:	1be4      	subs	r4, r4, r7
  4070e8:	f101 0e08 	add.w	lr, r1, #8
  4070ec:	68a5      	ldr	r5, [r4, #8]
  4070ee:	4575      	cmp	r5, lr
  4070f0:	443b      	add	r3, r7
  4070f2:	d06d      	beq.n	4071d0 <_free_r+0x120>
  4070f4:	68e7      	ldr	r7, [r4, #12]
  4070f6:	60ef      	str	r7, [r5, #12]
  4070f8:	60bd      	str	r5, [r7, #8]
  4070fa:	1815      	adds	r5, r2, r0
  4070fc:	686d      	ldr	r5, [r5, #4]
  4070fe:	07ed      	lsls	r5, r5, #31
  407100:	d53e      	bpl.n	407180 <_free_r+0xd0>
  407102:	f043 0201 	orr.w	r2, r3, #1
  407106:	6062      	str	r2, [r4, #4]
  407108:	50e3      	str	r3, [r4, r3]
  40710a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40710e:	d217      	bcs.n	407140 <_free_r+0x90>
  407110:	08db      	lsrs	r3, r3, #3
  407112:	1c58      	adds	r0, r3, #1
  407114:	109a      	asrs	r2, r3, #2
  407116:	684d      	ldr	r5, [r1, #4]
  407118:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40711c:	60a7      	str	r7, [r4, #8]
  40711e:	2301      	movs	r3, #1
  407120:	4093      	lsls	r3, r2
  407122:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407126:	432b      	orrs	r3, r5
  407128:	3a08      	subs	r2, #8
  40712a:	60e2      	str	r2, [r4, #12]
  40712c:	604b      	str	r3, [r1, #4]
  40712e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407132:	60fc      	str	r4, [r7, #12]
  407134:	4640      	mov	r0, r8
  407136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40713a:	f000 befd 	b.w	407f38 <__malloc_unlock>
  40713e:	4770      	bx	lr
  407140:	0a5a      	lsrs	r2, r3, #9
  407142:	2a04      	cmp	r2, #4
  407144:	d852      	bhi.n	4071ec <_free_r+0x13c>
  407146:	099a      	lsrs	r2, r3, #6
  407148:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40714c:	00ff      	lsls	r7, r7, #3
  40714e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407152:	19c8      	adds	r0, r1, r7
  407154:	59ca      	ldr	r2, [r1, r7]
  407156:	3808      	subs	r0, #8
  407158:	4290      	cmp	r0, r2
  40715a:	d04f      	beq.n	4071fc <_free_r+0x14c>
  40715c:	6851      	ldr	r1, [r2, #4]
  40715e:	f021 0103 	bic.w	r1, r1, #3
  407162:	428b      	cmp	r3, r1
  407164:	d232      	bcs.n	4071cc <_free_r+0x11c>
  407166:	6892      	ldr	r2, [r2, #8]
  407168:	4290      	cmp	r0, r2
  40716a:	d1f7      	bne.n	40715c <_free_r+0xac>
  40716c:	68c3      	ldr	r3, [r0, #12]
  40716e:	60a0      	str	r0, [r4, #8]
  407170:	60e3      	str	r3, [r4, #12]
  407172:	609c      	str	r4, [r3, #8]
  407174:	60c4      	str	r4, [r0, #12]
  407176:	4640      	mov	r0, r8
  407178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40717c:	f000 bedc 	b.w	407f38 <__malloc_unlock>
  407180:	6895      	ldr	r5, [r2, #8]
  407182:	4f3b      	ldr	r7, [pc, #236]	; (407270 <_free_r+0x1c0>)
  407184:	42bd      	cmp	r5, r7
  407186:	4403      	add	r3, r0
  407188:	d040      	beq.n	40720c <_free_r+0x15c>
  40718a:	68d0      	ldr	r0, [r2, #12]
  40718c:	60e8      	str	r0, [r5, #12]
  40718e:	f043 0201 	orr.w	r2, r3, #1
  407192:	6085      	str	r5, [r0, #8]
  407194:	6062      	str	r2, [r4, #4]
  407196:	50e3      	str	r3, [r4, r3]
  407198:	e7b7      	b.n	40710a <_free_r+0x5a>
  40719a:	07ff      	lsls	r7, r7, #31
  40719c:	4403      	add	r3, r0
  40719e:	d407      	bmi.n	4071b0 <_free_r+0x100>
  4071a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4071a4:	1aa4      	subs	r4, r4, r2
  4071a6:	4413      	add	r3, r2
  4071a8:	68a0      	ldr	r0, [r4, #8]
  4071aa:	68e2      	ldr	r2, [r4, #12]
  4071ac:	60c2      	str	r2, [r0, #12]
  4071ae:	6090      	str	r0, [r2, #8]
  4071b0:	4a30      	ldr	r2, [pc, #192]	; (407274 <_free_r+0x1c4>)
  4071b2:	6812      	ldr	r2, [r2, #0]
  4071b4:	f043 0001 	orr.w	r0, r3, #1
  4071b8:	4293      	cmp	r3, r2
  4071ba:	6060      	str	r0, [r4, #4]
  4071bc:	608c      	str	r4, [r1, #8]
  4071be:	d3b9      	bcc.n	407134 <_free_r+0x84>
  4071c0:	4b2d      	ldr	r3, [pc, #180]	; (407278 <_free_r+0x1c8>)
  4071c2:	4640      	mov	r0, r8
  4071c4:	6819      	ldr	r1, [r3, #0]
  4071c6:	f7ff ff23 	bl	407010 <_malloc_trim_r>
  4071ca:	e7b3      	b.n	407134 <_free_r+0x84>
  4071cc:	4610      	mov	r0, r2
  4071ce:	e7cd      	b.n	40716c <_free_r+0xbc>
  4071d0:	1811      	adds	r1, r2, r0
  4071d2:	6849      	ldr	r1, [r1, #4]
  4071d4:	07c9      	lsls	r1, r1, #31
  4071d6:	d444      	bmi.n	407262 <_free_r+0x1b2>
  4071d8:	6891      	ldr	r1, [r2, #8]
  4071da:	68d2      	ldr	r2, [r2, #12]
  4071dc:	60ca      	str	r2, [r1, #12]
  4071de:	4403      	add	r3, r0
  4071e0:	f043 0001 	orr.w	r0, r3, #1
  4071e4:	6091      	str	r1, [r2, #8]
  4071e6:	6060      	str	r0, [r4, #4]
  4071e8:	50e3      	str	r3, [r4, r3]
  4071ea:	e7a3      	b.n	407134 <_free_r+0x84>
  4071ec:	2a14      	cmp	r2, #20
  4071ee:	d816      	bhi.n	40721e <_free_r+0x16e>
  4071f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4071f4:	00ff      	lsls	r7, r7, #3
  4071f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4071fa:	e7aa      	b.n	407152 <_free_r+0xa2>
  4071fc:	10aa      	asrs	r2, r5, #2
  4071fe:	2301      	movs	r3, #1
  407200:	684d      	ldr	r5, [r1, #4]
  407202:	4093      	lsls	r3, r2
  407204:	432b      	orrs	r3, r5
  407206:	604b      	str	r3, [r1, #4]
  407208:	4603      	mov	r3, r0
  40720a:	e7b0      	b.n	40716e <_free_r+0xbe>
  40720c:	f043 0201 	orr.w	r2, r3, #1
  407210:	614c      	str	r4, [r1, #20]
  407212:	610c      	str	r4, [r1, #16]
  407214:	60e5      	str	r5, [r4, #12]
  407216:	60a5      	str	r5, [r4, #8]
  407218:	6062      	str	r2, [r4, #4]
  40721a:	50e3      	str	r3, [r4, r3]
  40721c:	e78a      	b.n	407134 <_free_r+0x84>
  40721e:	2a54      	cmp	r2, #84	; 0x54
  407220:	d806      	bhi.n	407230 <_free_r+0x180>
  407222:	0b1a      	lsrs	r2, r3, #12
  407224:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407228:	00ff      	lsls	r7, r7, #3
  40722a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40722e:	e790      	b.n	407152 <_free_r+0xa2>
  407230:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407234:	d806      	bhi.n	407244 <_free_r+0x194>
  407236:	0bda      	lsrs	r2, r3, #15
  407238:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40723c:	00ff      	lsls	r7, r7, #3
  40723e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407242:	e786      	b.n	407152 <_free_r+0xa2>
  407244:	f240 5054 	movw	r0, #1364	; 0x554
  407248:	4282      	cmp	r2, r0
  40724a:	d806      	bhi.n	40725a <_free_r+0x1aa>
  40724c:	0c9a      	lsrs	r2, r3, #18
  40724e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407252:	00ff      	lsls	r7, r7, #3
  407254:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407258:	e77b      	b.n	407152 <_free_r+0xa2>
  40725a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40725e:	257e      	movs	r5, #126	; 0x7e
  407260:	e777      	b.n	407152 <_free_r+0xa2>
  407262:	f043 0101 	orr.w	r1, r3, #1
  407266:	6061      	str	r1, [r4, #4]
  407268:	6013      	str	r3, [r2, #0]
  40726a:	e763      	b.n	407134 <_free_r+0x84>
  40726c:	204005b0 	.word	0x204005b0
  407270:	204005b8 	.word	0x204005b8
  407274:	204009bc 	.word	0x204009bc
  407278:	20400aac 	.word	0x20400aac

0040727c <__sfvwrite_r>:
  40727c:	6893      	ldr	r3, [r2, #8]
  40727e:	2b00      	cmp	r3, #0
  407280:	d073      	beq.n	40736a <__sfvwrite_r+0xee>
  407282:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407286:	898b      	ldrh	r3, [r1, #12]
  407288:	b083      	sub	sp, #12
  40728a:	460c      	mov	r4, r1
  40728c:	0719      	lsls	r1, r3, #28
  40728e:	9000      	str	r0, [sp, #0]
  407290:	4616      	mov	r6, r2
  407292:	d526      	bpl.n	4072e2 <__sfvwrite_r+0x66>
  407294:	6922      	ldr	r2, [r4, #16]
  407296:	b322      	cbz	r2, 4072e2 <__sfvwrite_r+0x66>
  407298:	f013 0002 	ands.w	r0, r3, #2
  40729c:	6835      	ldr	r5, [r6, #0]
  40729e:	d02c      	beq.n	4072fa <__sfvwrite_r+0x7e>
  4072a0:	f04f 0900 	mov.w	r9, #0
  4072a4:	4fb0      	ldr	r7, [pc, #704]	; (407568 <__sfvwrite_r+0x2ec>)
  4072a6:	46c8      	mov	r8, r9
  4072a8:	46b2      	mov	sl, r6
  4072aa:	45b8      	cmp	r8, r7
  4072ac:	4643      	mov	r3, r8
  4072ae:	464a      	mov	r2, r9
  4072b0:	bf28      	it	cs
  4072b2:	463b      	movcs	r3, r7
  4072b4:	9800      	ldr	r0, [sp, #0]
  4072b6:	f1b8 0f00 	cmp.w	r8, #0
  4072ba:	d050      	beq.n	40735e <__sfvwrite_r+0xe2>
  4072bc:	69e1      	ldr	r1, [r4, #28]
  4072be:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4072c0:	47b0      	blx	r6
  4072c2:	2800      	cmp	r0, #0
  4072c4:	dd58      	ble.n	407378 <__sfvwrite_r+0xfc>
  4072c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4072ca:	1a1b      	subs	r3, r3, r0
  4072cc:	4481      	add	r9, r0
  4072ce:	eba8 0800 	sub.w	r8, r8, r0
  4072d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4072d6:	2b00      	cmp	r3, #0
  4072d8:	d1e7      	bne.n	4072aa <__sfvwrite_r+0x2e>
  4072da:	2000      	movs	r0, #0
  4072dc:	b003      	add	sp, #12
  4072de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072e2:	4621      	mov	r1, r4
  4072e4:	9800      	ldr	r0, [sp, #0]
  4072e6:	f7fe fc91 	bl	405c0c <__swsetup_r>
  4072ea:	2800      	cmp	r0, #0
  4072ec:	f040 8133 	bne.w	407556 <__sfvwrite_r+0x2da>
  4072f0:	89a3      	ldrh	r3, [r4, #12]
  4072f2:	6835      	ldr	r5, [r6, #0]
  4072f4:	f013 0002 	ands.w	r0, r3, #2
  4072f8:	d1d2      	bne.n	4072a0 <__sfvwrite_r+0x24>
  4072fa:	f013 0901 	ands.w	r9, r3, #1
  4072fe:	d145      	bne.n	40738c <__sfvwrite_r+0x110>
  407300:	464f      	mov	r7, r9
  407302:	9601      	str	r6, [sp, #4]
  407304:	b337      	cbz	r7, 407354 <__sfvwrite_r+0xd8>
  407306:	059a      	lsls	r2, r3, #22
  407308:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40730c:	f140 8083 	bpl.w	407416 <__sfvwrite_r+0x19a>
  407310:	4547      	cmp	r7, r8
  407312:	46c3      	mov	fp, r8
  407314:	f0c0 80ab 	bcc.w	40746e <__sfvwrite_r+0x1f2>
  407318:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40731c:	f040 80ac 	bne.w	407478 <__sfvwrite_r+0x1fc>
  407320:	6820      	ldr	r0, [r4, #0]
  407322:	46ba      	mov	sl, r7
  407324:	465a      	mov	r2, fp
  407326:	4649      	mov	r1, r9
  407328:	f000 fd9c 	bl	407e64 <memmove>
  40732c:	68a2      	ldr	r2, [r4, #8]
  40732e:	6823      	ldr	r3, [r4, #0]
  407330:	eba2 0208 	sub.w	r2, r2, r8
  407334:	445b      	add	r3, fp
  407336:	60a2      	str	r2, [r4, #8]
  407338:	6023      	str	r3, [r4, #0]
  40733a:	9a01      	ldr	r2, [sp, #4]
  40733c:	6893      	ldr	r3, [r2, #8]
  40733e:	eba3 030a 	sub.w	r3, r3, sl
  407342:	44d1      	add	r9, sl
  407344:	eba7 070a 	sub.w	r7, r7, sl
  407348:	6093      	str	r3, [r2, #8]
  40734a:	2b00      	cmp	r3, #0
  40734c:	d0c5      	beq.n	4072da <__sfvwrite_r+0x5e>
  40734e:	89a3      	ldrh	r3, [r4, #12]
  407350:	2f00      	cmp	r7, #0
  407352:	d1d8      	bne.n	407306 <__sfvwrite_r+0x8a>
  407354:	f8d5 9000 	ldr.w	r9, [r5]
  407358:	686f      	ldr	r7, [r5, #4]
  40735a:	3508      	adds	r5, #8
  40735c:	e7d2      	b.n	407304 <__sfvwrite_r+0x88>
  40735e:	f8d5 9000 	ldr.w	r9, [r5]
  407362:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407366:	3508      	adds	r5, #8
  407368:	e79f      	b.n	4072aa <__sfvwrite_r+0x2e>
  40736a:	2000      	movs	r0, #0
  40736c:	4770      	bx	lr
  40736e:	4621      	mov	r1, r4
  407370:	9800      	ldr	r0, [sp, #0]
  407372:	f7ff fd1f 	bl	406db4 <_fflush_r>
  407376:	b370      	cbz	r0, 4073d6 <__sfvwrite_r+0x15a>
  407378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40737c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407380:	f04f 30ff 	mov.w	r0, #4294967295
  407384:	81a3      	strh	r3, [r4, #12]
  407386:	b003      	add	sp, #12
  407388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40738c:	4681      	mov	r9, r0
  40738e:	4633      	mov	r3, r6
  407390:	464e      	mov	r6, r9
  407392:	46a8      	mov	r8, r5
  407394:	469a      	mov	sl, r3
  407396:	464d      	mov	r5, r9
  407398:	b34e      	cbz	r6, 4073ee <__sfvwrite_r+0x172>
  40739a:	b380      	cbz	r0, 4073fe <__sfvwrite_r+0x182>
  40739c:	6820      	ldr	r0, [r4, #0]
  40739e:	6923      	ldr	r3, [r4, #16]
  4073a0:	6962      	ldr	r2, [r4, #20]
  4073a2:	45b1      	cmp	r9, r6
  4073a4:	46cb      	mov	fp, r9
  4073a6:	bf28      	it	cs
  4073a8:	46b3      	movcs	fp, r6
  4073aa:	4298      	cmp	r0, r3
  4073ac:	465f      	mov	r7, fp
  4073ae:	d904      	bls.n	4073ba <__sfvwrite_r+0x13e>
  4073b0:	68a3      	ldr	r3, [r4, #8]
  4073b2:	4413      	add	r3, r2
  4073b4:	459b      	cmp	fp, r3
  4073b6:	f300 80a6 	bgt.w	407506 <__sfvwrite_r+0x28a>
  4073ba:	4593      	cmp	fp, r2
  4073bc:	db4b      	blt.n	407456 <__sfvwrite_r+0x1da>
  4073be:	4613      	mov	r3, r2
  4073c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4073c2:	69e1      	ldr	r1, [r4, #28]
  4073c4:	9800      	ldr	r0, [sp, #0]
  4073c6:	462a      	mov	r2, r5
  4073c8:	47b8      	blx	r7
  4073ca:	1e07      	subs	r7, r0, #0
  4073cc:	ddd4      	ble.n	407378 <__sfvwrite_r+0xfc>
  4073ce:	ebb9 0907 	subs.w	r9, r9, r7
  4073d2:	d0cc      	beq.n	40736e <__sfvwrite_r+0xf2>
  4073d4:	2001      	movs	r0, #1
  4073d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4073da:	1bdb      	subs	r3, r3, r7
  4073dc:	443d      	add	r5, r7
  4073de:	1bf6      	subs	r6, r6, r7
  4073e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4073e4:	2b00      	cmp	r3, #0
  4073e6:	f43f af78 	beq.w	4072da <__sfvwrite_r+0x5e>
  4073ea:	2e00      	cmp	r6, #0
  4073ec:	d1d5      	bne.n	40739a <__sfvwrite_r+0x11e>
  4073ee:	f108 0308 	add.w	r3, r8, #8
  4073f2:	e913 0060 	ldmdb	r3, {r5, r6}
  4073f6:	4698      	mov	r8, r3
  4073f8:	3308      	adds	r3, #8
  4073fa:	2e00      	cmp	r6, #0
  4073fc:	d0f9      	beq.n	4073f2 <__sfvwrite_r+0x176>
  4073fe:	4632      	mov	r2, r6
  407400:	210a      	movs	r1, #10
  407402:	4628      	mov	r0, r5
  407404:	f000 fc44 	bl	407c90 <memchr>
  407408:	2800      	cmp	r0, #0
  40740a:	f000 80a1 	beq.w	407550 <__sfvwrite_r+0x2d4>
  40740e:	3001      	adds	r0, #1
  407410:	eba0 0905 	sub.w	r9, r0, r5
  407414:	e7c2      	b.n	40739c <__sfvwrite_r+0x120>
  407416:	6820      	ldr	r0, [r4, #0]
  407418:	6923      	ldr	r3, [r4, #16]
  40741a:	4298      	cmp	r0, r3
  40741c:	d802      	bhi.n	407424 <__sfvwrite_r+0x1a8>
  40741e:	6963      	ldr	r3, [r4, #20]
  407420:	429f      	cmp	r7, r3
  407422:	d25d      	bcs.n	4074e0 <__sfvwrite_r+0x264>
  407424:	45b8      	cmp	r8, r7
  407426:	bf28      	it	cs
  407428:	46b8      	movcs	r8, r7
  40742a:	4642      	mov	r2, r8
  40742c:	4649      	mov	r1, r9
  40742e:	f000 fd19 	bl	407e64 <memmove>
  407432:	68a3      	ldr	r3, [r4, #8]
  407434:	6822      	ldr	r2, [r4, #0]
  407436:	eba3 0308 	sub.w	r3, r3, r8
  40743a:	4442      	add	r2, r8
  40743c:	60a3      	str	r3, [r4, #8]
  40743e:	6022      	str	r2, [r4, #0]
  407440:	b10b      	cbz	r3, 407446 <__sfvwrite_r+0x1ca>
  407442:	46c2      	mov	sl, r8
  407444:	e779      	b.n	40733a <__sfvwrite_r+0xbe>
  407446:	4621      	mov	r1, r4
  407448:	9800      	ldr	r0, [sp, #0]
  40744a:	f7ff fcb3 	bl	406db4 <_fflush_r>
  40744e:	2800      	cmp	r0, #0
  407450:	d192      	bne.n	407378 <__sfvwrite_r+0xfc>
  407452:	46c2      	mov	sl, r8
  407454:	e771      	b.n	40733a <__sfvwrite_r+0xbe>
  407456:	465a      	mov	r2, fp
  407458:	4629      	mov	r1, r5
  40745a:	f000 fd03 	bl	407e64 <memmove>
  40745e:	68a2      	ldr	r2, [r4, #8]
  407460:	6823      	ldr	r3, [r4, #0]
  407462:	eba2 020b 	sub.w	r2, r2, fp
  407466:	445b      	add	r3, fp
  407468:	60a2      	str	r2, [r4, #8]
  40746a:	6023      	str	r3, [r4, #0]
  40746c:	e7af      	b.n	4073ce <__sfvwrite_r+0x152>
  40746e:	6820      	ldr	r0, [r4, #0]
  407470:	46b8      	mov	r8, r7
  407472:	46ba      	mov	sl, r7
  407474:	46bb      	mov	fp, r7
  407476:	e755      	b.n	407324 <__sfvwrite_r+0xa8>
  407478:	6962      	ldr	r2, [r4, #20]
  40747a:	6820      	ldr	r0, [r4, #0]
  40747c:	6921      	ldr	r1, [r4, #16]
  40747e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407482:	eba0 0a01 	sub.w	sl, r0, r1
  407486:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40748a:	f10a 0001 	add.w	r0, sl, #1
  40748e:	ea4f 0868 	mov.w	r8, r8, asr #1
  407492:	4438      	add	r0, r7
  407494:	4540      	cmp	r0, r8
  407496:	4642      	mov	r2, r8
  407498:	bf84      	itt	hi
  40749a:	4680      	movhi	r8, r0
  40749c:	4642      	movhi	r2, r8
  40749e:	055b      	lsls	r3, r3, #21
  4074a0:	d544      	bpl.n	40752c <__sfvwrite_r+0x2b0>
  4074a2:	4611      	mov	r1, r2
  4074a4:	9800      	ldr	r0, [sp, #0]
  4074a6:	f000 f927 	bl	4076f8 <_malloc_r>
  4074aa:	4683      	mov	fp, r0
  4074ac:	2800      	cmp	r0, #0
  4074ae:	d055      	beq.n	40755c <__sfvwrite_r+0x2e0>
  4074b0:	4652      	mov	r2, sl
  4074b2:	6921      	ldr	r1, [r4, #16]
  4074b4:	f000 fc3c 	bl	407d30 <memcpy>
  4074b8:	89a3      	ldrh	r3, [r4, #12]
  4074ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4074be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4074c2:	81a3      	strh	r3, [r4, #12]
  4074c4:	eb0b 000a 	add.w	r0, fp, sl
  4074c8:	eba8 030a 	sub.w	r3, r8, sl
  4074cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4074d0:	f8c4 8014 	str.w	r8, [r4, #20]
  4074d4:	6020      	str	r0, [r4, #0]
  4074d6:	60a3      	str	r3, [r4, #8]
  4074d8:	46b8      	mov	r8, r7
  4074da:	46ba      	mov	sl, r7
  4074dc:	46bb      	mov	fp, r7
  4074de:	e721      	b.n	407324 <__sfvwrite_r+0xa8>
  4074e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4074e4:	42b9      	cmp	r1, r7
  4074e6:	bf28      	it	cs
  4074e8:	4639      	movcs	r1, r7
  4074ea:	464a      	mov	r2, r9
  4074ec:	fb91 f1f3 	sdiv	r1, r1, r3
  4074f0:	9800      	ldr	r0, [sp, #0]
  4074f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4074f4:	fb03 f301 	mul.w	r3, r3, r1
  4074f8:	69e1      	ldr	r1, [r4, #28]
  4074fa:	47b0      	blx	r6
  4074fc:	f1b0 0a00 	subs.w	sl, r0, #0
  407500:	f73f af1b 	bgt.w	40733a <__sfvwrite_r+0xbe>
  407504:	e738      	b.n	407378 <__sfvwrite_r+0xfc>
  407506:	461a      	mov	r2, r3
  407508:	4629      	mov	r1, r5
  40750a:	9301      	str	r3, [sp, #4]
  40750c:	f000 fcaa 	bl	407e64 <memmove>
  407510:	6822      	ldr	r2, [r4, #0]
  407512:	9b01      	ldr	r3, [sp, #4]
  407514:	9800      	ldr	r0, [sp, #0]
  407516:	441a      	add	r2, r3
  407518:	6022      	str	r2, [r4, #0]
  40751a:	4621      	mov	r1, r4
  40751c:	f7ff fc4a 	bl	406db4 <_fflush_r>
  407520:	9b01      	ldr	r3, [sp, #4]
  407522:	2800      	cmp	r0, #0
  407524:	f47f af28 	bne.w	407378 <__sfvwrite_r+0xfc>
  407528:	461f      	mov	r7, r3
  40752a:	e750      	b.n	4073ce <__sfvwrite_r+0x152>
  40752c:	9800      	ldr	r0, [sp, #0]
  40752e:	f001 f803 	bl	408538 <_realloc_r>
  407532:	4683      	mov	fp, r0
  407534:	2800      	cmp	r0, #0
  407536:	d1c5      	bne.n	4074c4 <__sfvwrite_r+0x248>
  407538:	9d00      	ldr	r5, [sp, #0]
  40753a:	6921      	ldr	r1, [r4, #16]
  40753c:	4628      	mov	r0, r5
  40753e:	f7ff fdb7 	bl	4070b0 <_free_r>
  407542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407546:	220c      	movs	r2, #12
  407548:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40754c:	602a      	str	r2, [r5, #0]
  40754e:	e715      	b.n	40737c <__sfvwrite_r+0x100>
  407550:	f106 0901 	add.w	r9, r6, #1
  407554:	e722      	b.n	40739c <__sfvwrite_r+0x120>
  407556:	f04f 30ff 	mov.w	r0, #4294967295
  40755a:	e6bf      	b.n	4072dc <__sfvwrite_r+0x60>
  40755c:	9a00      	ldr	r2, [sp, #0]
  40755e:	230c      	movs	r3, #12
  407560:	6013      	str	r3, [r2, #0]
  407562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407566:	e709      	b.n	40737c <__sfvwrite_r+0x100>
  407568:	7ffffc00 	.word	0x7ffffc00

0040756c <_fwalk_reent>:
  40756c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407570:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407574:	d01f      	beq.n	4075b6 <_fwalk_reent+0x4a>
  407576:	4688      	mov	r8, r1
  407578:	4606      	mov	r6, r0
  40757a:	f04f 0900 	mov.w	r9, #0
  40757e:	687d      	ldr	r5, [r7, #4]
  407580:	68bc      	ldr	r4, [r7, #8]
  407582:	3d01      	subs	r5, #1
  407584:	d411      	bmi.n	4075aa <_fwalk_reent+0x3e>
  407586:	89a3      	ldrh	r3, [r4, #12]
  407588:	2b01      	cmp	r3, #1
  40758a:	f105 35ff 	add.w	r5, r5, #4294967295
  40758e:	d908      	bls.n	4075a2 <_fwalk_reent+0x36>
  407590:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407594:	3301      	adds	r3, #1
  407596:	4621      	mov	r1, r4
  407598:	4630      	mov	r0, r6
  40759a:	d002      	beq.n	4075a2 <_fwalk_reent+0x36>
  40759c:	47c0      	blx	r8
  40759e:	ea49 0900 	orr.w	r9, r9, r0
  4075a2:	1c6b      	adds	r3, r5, #1
  4075a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4075a8:	d1ed      	bne.n	407586 <_fwalk_reent+0x1a>
  4075aa:	683f      	ldr	r7, [r7, #0]
  4075ac:	2f00      	cmp	r7, #0
  4075ae:	d1e6      	bne.n	40757e <_fwalk_reent+0x12>
  4075b0:	4648      	mov	r0, r9
  4075b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4075b6:	46b9      	mov	r9, r7
  4075b8:	4648      	mov	r0, r9
  4075ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4075be:	bf00      	nop

004075c0 <__locale_mb_cur_max>:
  4075c0:	4b04      	ldr	r3, [pc, #16]	; (4075d4 <__locale_mb_cur_max+0x14>)
  4075c2:	4a05      	ldr	r2, [pc, #20]	; (4075d8 <__locale_mb_cur_max+0x18>)
  4075c4:	681b      	ldr	r3, [r3, #0]
  4075c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4075c8:	2b00      	cmp	r3, #0
  4075ca:	bf08      	it	eq
  4075cc:	4613      	moveq	r3, r2
  4075ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4075d2:	4770      	bx	lr
  4075d4:	20400014 	.word	0x20400014
  4075d8:	20400444 	.word	0x20400444

004075dc <_localeconv_r>:
  4075dc:	4a04      	ldr	r2, [pc, #16]	; (4075f0 <_localeconv_r+0x14>)
  4075de:	4b05      	ldr	r3, [pc, #20]	; (4075f4 <_localeconv_r+0x18>)
  4075e0:	6812      	ldr	r2, [r2, #0]
  4075e2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4075e4:	2800      	cmp	r0, #0
  4075e6:	bf08      	it	eq
  4075e8:	4618      	moveq	r0, r3
  4075ea:	30f0      	adds	r0, #240	; 0xf0
  4075ec:	4770      	bx	lr
  4075ee:	bf00      	nop
  4075f0:	20400014 	.word	0x20400014
  4075f4:	20400444 	.word	0x20400444

004075f8 <__retarget_lock_init_recursive>:
  4075f8:	4770      	bx	lr
  4075fa:	bf00      	nop

004075fc <__retarget_lock_close_recursive>:
  4075fc:	4770      	bx	lr
  4075fe:	bf00      	nop

00407600 <__retarget_lock_acquire_recursive>:
  407600:	4770      	bx	lr
  407602:	bf00      	nop

00407604 <__retarget_lock_release_recursive>:
  407604:	4770      	bx	lr
  407606:	bf00      	nop

00407608 <__swhatbuf_r>:
  407608:	b570      	push	{r4, r5, r6, lr}
  40760a:	460c      	mov	r4, r1
  40760c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407610:	2900      	cmp	r1, #0
  407612:	b090      	sub	sp, #64	; 0x40
  407614:	4615      	mov	r5, r2
  407616:	461e      	mov	r6, r3
  407618:	db14      	blt.n	407644 <__swhatbuf_r+0x3c>
  40761a:	aa01      	add	r2, sp, #4
  40761c:	f001 fbb2 	bl	408d84 <_fstat_r>
  407620:	2800      	cmp	r0, #0
  407622:	db0f      	blt.n	407644 <__swhatbuf_r+0x3c>
  407624:	9a02      	ldr	r2, [sp, #8]
  407626:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40762a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40762e:	fab2 f282 	clz	r2, r2
  407632:	0952      	lsrs	r2, r2, #5
  407634:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407638:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40763c:	6032      	str	r2, [r6, #0]
  40763e:	602b      	str	r3, [r5, #0]
  407640:	b010      	add	sp, #64	; 0x40
  407642:	bd70      	pop	{r4, r5, r6, pc}
  407644:	89a2      	ldrh	r2, [r4, #12]
  407646:	2300      	movs	r3, #0
  407648:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40764c:	6033      	str	r3, [r6, #0]
  40764e:	d004      	beq.n	40765a <__swhatbuf_r+0x52>
  407650:	2240      	movs	r2, #64	; 0x40
  407652:	4618      	mov	r0, r3
  407654:	602a      	str	r2, [r5, #0]
  407656:	b010      	add	sp, #64	; 0x40
  407658:	bd70      	pop	{r4, r5, r6, pc}
  40765a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40765e:	602b      	str	r3, [r5, #0]
  407660:	b010      	add	sp, #64	; 0x40
  407662:	bd70      	pop	{r4, r5, r6, pc}

00407664 <__smakebuf_r>:
  407664:	898a      	ldrh	r2, [r1, #12]
  407666:	0792      	lsls	r2, r2, #30
  407668:	460b      	mov	r3, r1
  40766a:	d506      	bpl.n	40767a <__smakebuf_r+0x16>
  40766c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407670:	2101      	movs	r1, #1
  407672:	601a      	str	r2, [r3, #0]
  407674:	611a      	str	r2, [r3, #16]
  407676:	6159      	str	r1, [r3, #20]
  407678:	4770      	bx	lr
  40767a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40767c:	b083      	sub	sp, #12
  40767e:	ab01      	add	r3, sp, #4
  407680:	466a      	mov	r2, sp
  407682:	460c      	mov	r4, r1
  407684:	4606      	mov	r6, r0
  407686:	f7ff ffbf 	bl	407608 <__swhatbuf_r>
  40768a:	9900      	ldr	r1, [sp, #0]
  40768c:	4605      	mov	r5, r0
  40768e:	4630      	mov	r0, r6
  407690:	f000 f832 	bl	4076f8 <_malloc_r>
  407694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407698:	b1d8      	cbz	r0, 4076d2 <__smakebuf_r+0x6e>
  40769a:	9a01      	ldr	r2, [sp, #4]
  40769c:	4f15      	ldr	r7, [pc, #84]	; (4076f4 <__smakebuf_r+0x90>)
  40769e:	9900      	ldr	r1, [sp, #0]
  4076a0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4076a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4076a6:	81a3      	strh	r3, [r4, #12]
  4076a8:	6020      	str	r0, [r4, #0]
  4076aa:	6120      	str	r0, [r4, #16]
  4076ac:	6161      	str	r1, [r4, #20]
  4076ae:	b91a      	cbnz	r2, 4076b8 <__smakebuf_r+0x54>
  4076b0:	432b      	orrs	r3, r5
  4076b2:	81a3      	strh	r3, [r4, #12]
  4076b4:	b003      	add	sp, #12
  4076b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076b8:	4630      	mov	r0, r6
  4076ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4076be:	f001 fb75 	bl	408dac <_isatty_r>
  4076c2:	b1a0      	cbz	r0, 4076ee <__smakebuf_r+0x8a>
  4076c4:	89a3      	ldrh	r3, [r4, #12]
  4076c6:	f023 0303 	bic.w	r3, r3, #3
  4076ca:	f043 0301 	orr.w	r3, r3, #1
  4076ce:	b21b      	sxth	r3, r3
  4076d0:	e7ee      	b.n	4076b0 <__smakebuf_r+0x4c>
  4076d2:	059a      	lsls	r2, r3, #22
  4076d4:	d4ee      	bmi.n	4076b4 <__smakebuf_r+0x50>
  4076d6:	f023 0303 	bic.w	r3, r3, #3
  4076da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4076de:	f043 0302 	orr.w	r3, r3, #2
  4076e2:	2101      	movs	r1, #1
  4076e4:	81a3      	strh	r3, [r4, #12]
  4076e6:	6022      	str	r2, [r4, #0]
  4076e8:	6122      	str	r2, [r4, #16]
  4076ea:	6161      	str	r1, [r4, #20]
  4076ec:	e7e2      	b.n	4076b4 <__smakebuf_r+0x50>
  4076ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076f2:	e7dd      	b.n	4076b0 <__smakebuf_r+0x4c>
  4076f4:	00406e09 	.word	0x00406e09

004076f8 <_malloc_r>:
  4076f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076fc:	f101 060b 	add.w	r6, r1, #11
  407700:	2e16      	cmp	r6, #22
  407702:	b083      	sub	sp, #12
  407704:	4605      	mov	r5, r0
  407706:	f240 809e 	bls.w	407846 <_malloc_r+0x14e>
  40770a:	f036 0607 	bics.w	r6, r6, #7
  40770e:	f100 80bd 	bmi.w	40788c <_malloc_r+0x194>
  407712:	42b1      	cmp	r1, r6
  407714:	f200 80ba 	bhi.w	40788c <_malloc_r+0x194>
  407718:	f000 fc08 	bl	407f2c <__malloc_lock>
  40771c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407720:	f0c0 8293 	bcc.w	407c4a <_malloc_r+0x552>
  407724:	0a73      	lsrs	r3, r6, #9
  407726:	f000 80b8 	beq.w	40789a <_malloc_r+0x1a2>
  40772a:	2b04      	cmp	r3, #4
  40772c:	f200 8179 	bhi.w	407a22 <_malloc_r+0x32a>
  407730:	09b3      	lsrs	r3, r6, #6
  407732:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407736:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40773a:	00c3      	lsls	r3, r0, #3
  40773c:	4fbf      	ldr	r7, [pc, #764]	; (407a3c <_malloc_r+0x344>)
  40773e:	443b      	add	r3, r7
  407740:	f1a3 0108 	sub.w	r1, r3, #8
  407744:	685c      	ldr	r4, [r3, #4]
  407746:	42a1      	cmp	r1, r4
  407748:	d106      	bne.n	407758 <_malloc_r+0x60>
  40774a:	e00c      	b.n	407766 <_malloc_r+0x6e>
  40774c:	2a00      	cmp	r2, #0
  40774e:	f280 80aa 	bge.w	4078a6 <_malloc_r+0x1ae>
  407752:	68e4      	ldr	r4, [r4, #12]
  407754:	42a1      	cmp	r1, r4
  407756:	d006      	beq.n	407766 <_malloc_r+0x6e>
  407758:	6863      	ldr	r3, [r4, #4]
  40775a:	f023 0303 	bic.w	r3, r3, #3
  40775e:	1b9a      	subs	r2, r3, r6
  407760:	2a0f      	cmp	r2, #15
  407762:	ddf3      	ble.n	40774c <_malloc_r+0x54>
  407764:	4670      	mov	r0, lr
  407766:	693c      	ldr	r4, [r7, #16]
  407768:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407a50 <_malloc_r+0x358>
  40776c:	4574      	cmp	r4, lr
  40776e:	f000 81ab 	beq.w	407ac8 <_malloc_r+0x3d0>
  407772:	6863      	ldr	r3, [r4, #4]
  407774:	f023 0303 	bic.w	r3, r3, #3
  407778:	1b9a      	subs	r2, r3, r6
  40777a:	2a0f      	cmp	r2, #15
  40777c:	f300 8190 	bgt.w	407aa0 <_malloc_r+0x3a8>
  407780:	2a00      	cmp	r2, #0
  407782:	f8c7 e014 	str.w	lr, [r7, #20]
  407786:	f8c7 e010 	str.w	lr, [r7, #16]
  40778a:	f280 809d 	bge.w	4078c8 <_malloc_r+0x1d0>
  40778e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407792:	f080 8161 	bcs.w	407a58 <_malloc_r+0x360>
  407796:	08db      	lsrs	r3, r3, #3
  407798:	f103 0c01 	add.w	ip, r3, #1
  40779c:	1099      	asrs	r1, r3, #2
  40779e:	687a      	ldr	r2, [r7, #4]
  4077a0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4077a4:	f8c4 8008 	str.w	r8, [r4, #8]
  4077a8:	2301      	movs	r3, #1
  4077aa:	408b      	lsls	r3, r1
  4077ac:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4077b0:	4313      	orrs	r3, r2
  4077b2:	3908      	subs	r1, #8
  4077b4:	60e1      	str	r1, [r4, #12]
  4077b6:	607b      	str	r3, [r7, #4]
  4077b8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4077bc:	f8c8 400c 	str.w	r4, [r8, #12]
  4077c0:	1082      	asrs	r2, r0, #2
  4077c2:	2401      	movs	r4, #1
  4077c4:	4094      	lsls	r4, r2
  4077c6:	429c      	cmp	r4, r3
  4077c8:	f200 808b 	bhi.w	4078e2 <_malloc_r+0x1ea>
  4077cc:	421c      	tst	r4, r3
  4077ce:	d106      	bne.n	4077de <_malloc_r+0xe6>
  4077d0:	f020 0003 	bic.w	r0, r0, #3
  4077d4:	0064      	lsls	r4, r4, #1
  4077d6:	421c      	tst	r4, r3
  4077d8:	f100 0004 	add.w	r0, r0, #4
  4077dc:	d0fa      	beq.n	4077d4 <_malloc_r+0xdc>
  4077de:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4077e2:	46cc      	mov	ip, r9
  4077e4:	4680      	mov	r8, r0
  4077e6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4077ea:	459c      	cmp	ip, r3
  4077ec:	d107      	bne.n	4077fe <_malloc_r+0x106>
  4077ee:	e16d      	b.n	407acc <_malloc_r+0x3d4>
  4077f0:	2a00      	cmp	r2, #0
  4077f2:	f280 817b 	bge.w	407aec <_malloc_r+0x3f4>
  4077f6:	68db      	ldr	r3, [r3, #12]
  4077f8:	459c      	cmp	ip, r3
  4077fa:	f000 8167 	beq.w	407acc <_malloc_r+0x3d4>
  4077fe:	6859      	ldr	r1, [r3, #4]
  407800:	f021 0103 	bic.w	r1, r1, #3
  407804:	1b8a      	subs	r2, r1, r6
  407806:	2a0f      	cmp	r2, #15
  407808:	ddf2      	ble.n	4077f0 <_malloc_r+0xf8>
  40780a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40780e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407812:	9300      	str	r3, [sp, #0]
  407814:	199c      	adds	r4, r3, r6
  407816:	4628      	mov	r0, r5
  407818:	f046 0601 	orr.w	r6, r6, #1
  40781c:	f042 0501 	orr.w	r5, r2, #1
  407820:	605e      	str	r6, [r3, #4]
  407822:	f8c8 c00c 	str.w	ip, [r8, #12]
  407826:	f8cc 8008 	str.w	r8, [ip, #8]
  40782a:	617c      	str	r4, [r7, #20]
  40782c:	613c      	str	r4, [r7, #16]
  40782e:	f8c4 e00c 	str.w	lr, [r4, #12]
  407832:	f8c4 e008 	str.w	lr, [r4, #8]
  407836:	6065      	str	r5, [r4, #4]
  407838:	505a      	str	r2, [r3, r1]
  40783a:	f000 fb7d 	bl	407f38 <__malloc_unlock>
  40783e:	9b00      	ldr	r3, [sp, #0]
  407840:	f103 0408 	add.w	r4, r3, #8
  407844:	e01e      	b.n	407884 <_malloc_r+0x18c>
  407846:	2910      	cmp	r1, #16
  407848:	d820      	bhi.n	40788c <_malloc_r+0x194>
  40784a:	f000 fb6f 	bl	407f2c <__malloc_lock>
  40784e:	2610      	movs	r6, #16
  407850:	2318      	movs	r3, #24
  407852:	2002      	movs	r0, #2
  407854:	4f79      	ldr	r7, [pc, #484]	; (407a3c <_malloc_r+0x344>)
  407856:	443b      	add	r3, r7
  407858:	f1a3 0208 	sub.w	r2, r3, #8
  40785c:	685c      	ldr	r4, [r3, #4]
  40785e:	4294      	cmp	r4, r2
  407860:	f000 813d 	beq.w	407ade <_malloc_r+0x3e6>
  407864:	6863      	ldr	r3, [r4, #4]
  407866:	68e1      	ldr	r1, [r4, #12]
  407868:	68a6      	ldr	r6, [r4, #8]
  40786a:	f023 0303 	bic.w	r3, r3, #3
  40786e:	4423      	add	r3, r4
  407870:	4628      	mov	r0, r5
  407872:	685a      	ldr	r2, [r3, #4]
  407874:	60f1      	str	r1, [r6, #12]
  407876:	f042 0201 	orr.w	r2, r2, #1
  40787a:	608e      	str	r6, [r1, #8]
  40787c:	605a      	str	r2, [r3, #4]
  40787e:	f000 fb5b 	bl	407f38 <__malloc_unlock>
  407882:	3408      	adds	r4, #8
  407884:	4620      	mov	r0, r4
  407886:	b003      	add	sp, #12
  407888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40788c:	2400      	movs	r4, #0
  40788e:	230c      	movs	r3, #12
  407890:	4620      	mov	r0, r4
  407892:	602b      	str	r3, [r5, #0]
  407894:	b003      	add	sp, #12
  407896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40789a:	2040      	movs	r0, #64	; 0x40
  40789c:	f44f 7300 	mov.w	r3, #512	; 0x200
  4078a0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4078a4:	e74a      	b.n	40773c <_malloc_r+0x44>
  4078a6:	4423      	add	r3, r4
  4078a8:	68e1      	ldr	r1, [r4, #12]
  4078aa:	685a      	ldr	r2, [r3, #4]
  4078ac:	68a6      	ldr	r6, [r4, #8]
  4078ae:	f042 0201 	orr.w	r2, r2, #1
  4078b2:	60f1      	str	r1, [r6, #12]
  4078b4:	4628      	mov	r0, r5
  4078b6:	608e      	str	r6, [r1, #8]
  4078b8:	605a      	str	r2, [r3, #4]
  4078ba:	f000 fb3d 	bl	407f38 <__malloc_unlock>
  4078be:	3408      	adds	r4, #8
  4078c0:	4620      	mov	r0, r4
  4078c2:	b003      	add	sp, #12
  4078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078c8:	4423      	add	r3, r4
  4078ca:	4628      	mov	r0, r5
  4078cc:	685a      	ldr	r2, [r3, #4]
  4078ce:	f042 0201 	orr.w	r2, r2, #1
  4078d2:	605a      	str	r2, [r3, #4]
  4078d4:	f000 fb30 	bl	407f38 <__malloc_unlock>
  4078d8:	3408      	adds	r4, #8
  4078da:	4620      	mov	r0, r4
  4078dc:	b003      	add	sp, #12
  4078de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078e2:	68bc      	ldr	r4, [r7, #8]
  4078e4:	6863      	ldr	r3, [r4, #4]
  4078e6:	f023 0803 	bic.w	r8, r3, #3
  4078ea:	45b0      	cmp	r8, r6
  4078ec:	d304      	bcc.n	4078f8 <_malloc_r+0x200>
  4078ee:	eba8 0306 	sub.w	r3, r8, r6
  4078f2:	2b0f      	cmp	r3, #15
  4078f4:	f300 8085 	bgt.w	407a02 <_malloc_r+0x30a>
  4078f8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407a54 <_malloc_r+0x35c>
  4078fc:	4b50      	ldr	r3, [pc, #320]	; (407a40 <_malloc_r+0x348>)
  4078fe:	f8d9 2000 	ldr.w	r2, [r9]
  407902:	681b      	ldr	r3, [r3, #0]
  407904:	3201      	adds	r2, #1
  407906:	4433      	add	r3, r6
  407908:	eb04 0a08 	add.w	sl, r4, r8
  40790c:	f000 8155 	beq.w	407bba <_malloc_r+0x4c2>
  407910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407914:	330f      	adds	r3, #15
  407916:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40791a:	f02b 0b0f 	bic.w	fp, fp, #15
  40791e:	4659      	mov	r1, fp
  407920:	4628      	mov	r0, r5
  407922:	f000 ffaf 	bl	408884 <_sbrk_r>
  407926:	1c41      	adds	r1, r0, #1
  407928:	4602      	mov	r2, r0
  40792a:	f000 80fc 	beq.w	407b26 <_malloc_r+0x42e>
  40792e:	4582      	cmp	sl, r0
  407930:	f200 80f7 	bhi.w	407b22 <_malloc_r+0x42a>
  407934:	4b43      	ldr	r3, [pc, #268]	; (407a44 <_malloc_r+0x34c>)
  407936:	6819      	ldr	r1, [r3, #0]
  407938:	4459      	add	r1, fp
  40793a:	6019      	str	r1, [r3, #0]
  40793c:	f000 814d 	beq.w	407bda <_malloc_r+0x4e2>
  407940:	f8d9 0000 	ldr.w	r0, [r9]
  407944:	3001      	adds	r0, #1
  407946:	bf1b      	ittet	ne
  407948:	eba2 0a0a 	subne.w	sl, r2, sl
  40794c:	4451      	addne	r1, sl
  40794e:	f8c9 2000 	streq.w	r2, [r9]
  407952:	6019      	strne	r1, [r3, #0]
  407954:	f012 0107 	ands.w	r1, r2, #7
  407958:	f000 8115 	beq.w	407b86 <_malloc_r+0x48e>
  40795c:	f1c1 0008 	rsb	r0, r1, #8
  407960:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407964:	4402      	add	r2, r0
  407966:	3108      	adds	r1, #8
  407968:	eb02 090b 	add.w	r9, r2, fp
  40796c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407970:	eba1 0909 	sub.w	r9, r1, r9
  407974:	4649      	mov	r1, r9
  407976:	4628      	mov	r0, r5
  407978:	9301      	str	r3, [sp, #4]
  40797a:	9200      	str	r2, [sp, #0]
  40797c:	f000 ff82 	bl	408884 <_sbrk_r>
  407980:	1c43      	adds	r3, r0, #1
  407982:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407986:	f000 8143 	beq.w	407c10 <_malloc_r+0x518>
  40798a:	1a80      	subs	r0, r0, r2
  40798c:	4448      	add	r0, r9
  40798e:	f040 0001 	orr.w	r0, r0, #1
  407992:	6819      	ldr	r1, [r3, #0]
  407994:	60ba      	str	r2, [r7, #8]
  407996:	4449      	add	r1, r9
  407998:	42bc      	cmp	r4, r7
  40799a:	6050      	str	r0, [r2, #4]
  40799c:	6019      	str	r1, [r3, #0]
  40799e:	d017      	beq.n	4079d0 <_malloc_r+0x2d8>
  4079a0:	f1b8 0f0f 	cmp.w	r8, #15
  4079a4:	f240 80fb 	bls.w	407b9e <_malloc_r+0x4a6>
  4079a8:	6860      	ldr	r0, [r4, #4]
  4079aa:	f1a8 020c 	sub.w	r2, r8, #12
  4079ae:	f022 0207 	bic.w	r2, r2, #7
  4079b2:	eb04 0e02 	add.w	lr, r4, r2
  4079b6:	f000 0001 	and.w	r0, r0, #1
  4079ba:	f04f 0c05 	mov.w	ip, #5
  4079be:	4310      	orrs	r0, r2
  4079c0:	2a0f      	cmp	r2, #15
  4079c2:	6060      	str	r0, [r4, #4]
  4079c4:	f8ce c004 	str.w	ip, [lr, #4]
  4079c8:	f8ce c008 	str.w	ip, [lr, #8]
  4079cc:	f200 8117 	bhi.w	407bfe <_malloc_r+0x506>
  4079d0:	4b1d      	ldr	r3, [pc, #116]	; (407a48 <_malloc_r+0x350>)
  4079d2:	68bc      	ldr	r4, [r7, #8]
  4079d4:	681a      	ldr	r2, [r3, #0]
  4079d6:	4291      	cmp	r1, r2
  4079d8:	bf88      	it	hi
  4079da:	6019      	strhi	r1, [r3, #0]
  4079dc:	4b1b      	ldr	r3, [pc, #108]	; (407a4c <_malloc_r+0x354>)
  4079de:	681a      	ldr	r2, [r3, #0]
  4079e0:	4291      	cmp	r1, r2
  4079e2:	6862      	ldr	r2, [r4, #4]
  4079e4:	bf88      	it	hi
  4079e6:	6019      	strhi	r1, [r3, #0]
  4079e8:	f022 0203 	bic.w	r2, r2, #3
  4079ec:	4296      	cmp	r6, r2
  4079ee:	eba2 0306 	sub.w	r3, r2, r6
  4079f2:	d801      	bhi.n	4079f8 <_malloc_r+0x300>
  4079f4:	2b0f      	cmp	r3, #15
  4079f6:	dc04      	bgt.n	407a02 <_malloc_r+0x30a>
  4079f8:	4628      	mov	r0, r5
  4079fa:	f000 fa9d 	bl	407f38 <__malloc_unlock>
  4079fe:	2400      	movs	r4, #0
  407a00:	e740      	b.n	407884 <_malloc_r+0x18c>
  407a02:	19a2      	adds	r2, r4, r6
  407a04:	f043 0301 	orr.w	r3, r3, #1
  407a08:	f046 0601 	orr.w	r6, r6, #1
  407a0c:	6066      	str	r6, [r4, #4]
  407a0e:	4628      	mov	r0, r5
  407a10:	60ba      	str	r2, [r7, #8]
  407a12:	6053      	str	r3, [r2, #4]
  407a14:	f000 fa90 	bl	407f38 <__malloc_unlock>
  407a18:	3408      	adds	r4, #8
  407a1a:	4620      	mov	r0, r4
  407a1c:	b003      	add	sp, #12
  407a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a22:	2b14      	cmp	r3, #20
  407a24:	d971      	bls.n	407b0a <_malloc_r+0x412>
  407a26:	2b54      	cmp	r3, #84	; 0x54
  407a28:	f200 80a3 	bhi.w	407b72 <_malloc_r+0x47a>
  407a2c:	0b33      	lsrs	r3, r6, #12
  407a2e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407a32:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407a36:	00c3      	lsls	r3, r0, #3
  407a38:	e680      	b.n	40773c <_malloc_r+0x44>
  407a3a:	bf00      	nop
  407a3c:	204005b0 	.word	0x204005b0
  407a40:	20400aac 	.word	0x20400aac
  407a44:	20400a7c 	.word	0x20400a7c
  407a48:	20400aa4 	.word	0x20400aa4
  407a4c:	20400aa8 	.word	0x20400aa8
  407a50:	204005b8 	.word	0x204005b8
  407a54:	204009b8 	.word	0x204009b8
  407a58:	0a5a      	lsrs	r2, r3, #9
  407a5a:	2a04      	cmp	r2, #4
  407a5c:	d95b      	bls.n	407b16 <_malloc_r+0x41e>
  407a5e:	2a14      	cmp	r2, #20
  407a60:	f200 80ae 	bhi.w	407bc0 <_malloc_r+0x4c8>
  407a64:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407a68:	00c9      	lsls	r1, r1, #3
  407a6a:	325b      	adds	r2, #91	; 0x5b
  407a6c:	eb07 0c01 	add.w	ip, r7, r1
  407a70:	5879      	ldr	r1, [r7, r1]
  407a72:	f1ac 0c08 	sub.w	ip, ip, #8
  407a76:	458c      	cmp	ip, r1
  407a78:	f000 8088 	beq.w	407b8c <_malloc_r+0x494>
  407a7c:	684a      	ldr	r2, [r1, #4]
  407a7e:	f022 0203 	bic.w	r2, r2, #3
  407a82:	4293      	cmp	r3, r2
  407a84:	d273      	bcs.n	407b6e <_malloc_r+0x476>
  407a86:	6889      	ldr	r1, [r1, #8]
  407a88:	458c      	cmp	ip, r1
  407a8a:	d1f7      	bne.n	407a7c <_malloc_r+0x384>
  407a8c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407a90:	687b      	ldr	r3, [r7, #4]
  407a92:	60e2      	str	r2, [r4, #12]
  407a94:	f8c4 c008 	str.w	ip, [r4, #8]
  407a98:	6094      	str	r4, [r2, #8]
  407a9a:	f8cc 400c 	str.w	r4, [ip, #12]
  407a9e:	e68f      	b.n	4077c0 <_malloc_r+0xc8>
  407aa0:	19a1      	adds	r1, r4, r6
  407aa2:	f046 0c01 	orr.w	ip, r6, #1
  407aa6:	f042 0601 	orr.w	r6, r2, #1
  407aaa:	f8c4 c004 	str.w	ip, [r4, #4]
  407aae:	4628      	mov	r0, r5
  407ab0:	6179      	str	r1, [r7, #20]
  407ab2:	6139      	str	r1, [r7, #16]
  407ab4:	f8c1 e00c 	str.w	lr, [r1, #12]
  407ab8:	f8c1 e008 	str.w	lr, [r1, #8]
  407abc:	604e      	str	r6, [r1, #4]
  407abe:	50e2      	str	r2, [r4, r3]
  407ac0:	f000 fa3a 	bl	407f38 <__malloc_unlock>
  407ac4:	3408      	adds	r4, #8
  407ac6:	e6dd      	b.n	407884 <_malloc_r+0x18c>
  407ac8:	687b      	ldr	r3, [r7, #4]
  407aca:	e679      	b.n	4077c0 <_malloc_r+0xc8>
  407acc:	f108 0801 	add.w	r8, r8, #1
  407ad0:	f018 0f03 	tst.w	r8, #3
  407ad4:	f10c 0c08 	add.w	ip, ip, #8
  407ad8:	f47f ae85 	bne.w	4077e6 <_malloc_r+0xee>
  407adc:	e02d      	b.n	407b3a <_malloc_r+0x442>
  407ade:	68dc      	ldr	r4, [r3, #12]
  407ae0:	42a3      	cmp	r3, r4
  407ae2:	bf08      	it	eq
  407ae4:	3002      	addeq	r0, #2
  407ae6:	f43f ae3e 	beq.w	407766 <_malloc_r+0x6e>
  407aea:	e6bb      	b.n	407864 <_malloc_r+0x16c>
  407aec:	4419      	add	r1, r3
  407aee:	461c      	mov	r4, r3
  407af0:	684a      	ldr	r2, [r1, #4]
  407af2:	68db      	ldr	r3, [r3, #12]
  407af4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407af8:	f042 0201 	orr.w	r2, r2, #1
  407afc:	604a      	str	r2, [r1, #4]
  407afe:	4628      	mov	r0, r5
  407b00:	60f3      	str	r3, [r6, #12]
  407b02:	609e      	str	r6, [r3, #8]
  407b04:	f000 fa18 	bl	407f38 <__malloc_unlock>
  407b08:	e6bc      	b.n	407884 <_malloc_r+0x18c>
  407b0a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407b0e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407b12:	00c3      	lsls	r3, r0, #3
  407b14:	e612      	b.n	40773c <_malloc_r+0x44>
  407b16:	099a      	lsrs	r2, r3, #6
  407b18:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407b1c:	00c9      	lsls	r1, r1, #3
  407b1e:	3238      	adds	r2, #56	; 0x38
  407b20:	e7a4      	b.n	407a6c <_malloc_r+0x374>
  407b22:	42bc      	cmp	r4, r7
  407b24:	d054      	beq.n	407bd0 <_malloc_r+0x4d8>
  407b26:	68bc      	ldr	r4, [r7, #8]
  407b28:	6862      	ldr	r2, [r4, #4]
  407b2a:	f022 0203 	bic.w	r2, r2, #3
  407b2e:	e75d      	b.n	4079ec <_malloc_r+0x2f4>
  407b30:	f859 3908 	ldr.w	r3, [r9], #-8
  407b34:	4599      	cmp	r9, r3
  407b36:	f040 8086 	bne.w	407c46 <_malloc_r+0x54e>
  407b3a:	f010 0f03 	tst.w	r0, #3
  407b3e:	f100 30ff 	add.w	r0, r0, #4294967295
  407b42:	d1f5      	bne.n	407b30 <_malloc_r+0x438>
  407b44:	687b      	ldr	r3, [r7, #4]
  407b46:	ea23 0304 	bic.w	r3, r3, r4
  407b4a:	607b      	str	r3, [r7, #4]
  407b4c:	0064      	lsls	r4, r4, #1
  407b4e:	429c      	cmp	r4, r3
  407b50:	f63f aec7 	bhi.w	4078e2 <_malloc_r+0x1ea>
  407b54:	2c00      	cmp	r4, #0
  407b56:	f43f aec4 	beq.w	4078e2 <_malloc_r+0x1ea>
  407b5a:	421c      	tst	r4, r3
  407b5c:	4640      	mov	r0, r8
  407b5e:	f47f ae3e 	bne.w	4077de <_malloc_r+0xe6>
  407b62:	0064      	lsls	r4, r4, #1
  407b64:	421c      	tst	r4, r3
  407b66:	f100 0004 	add.w	r0, r0, #4
  407b6a:	d0fa      	beq.n	407b62 <_malloc_r+0x46a>
  407b6c:	e637      	b.n	4077de <_malloc_r+0xe6>
  407b6e:	468c      	mov	ip, r1
  407b70:	e78c      	b.n	407a8c <_malloc_r+0x394>
  407b72:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407b76:	d815      	bhi.n	407ba4 <_malloc_r+0x4ac>
  407b78:	0bf3      	lsrs	r3, r6, #15
  407b7a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407b7e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407b82:	00c3      	lsls	r3, r0, #3
  407b84:	e5da      	b.n	40773c <_malloc_r+0x44>
  407b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407b8a:	e6ed      	b.n	407968 <_malloc_r+0x270>
  407b8c:	687b      	ldr	r3, [r7, #4]
  407b8e:	1092      	asrs	r2, r2, #2
  407b90:	2101      	movs	r1, #1
  407b92:	fa01 f202 	lsl.w	r2, r1, r2
  407b96:	4313      	orrs	r3, r2
  407b98:	607b      	str	r3, [r7, #4]
  407b9a:	4662      	mov	r2, ip
  407b9c:	e779      	b.n	407a92 <_malloc_r+0x39a>
  407b9e:	2301      	movs	r3, #1
  407ba0:	6053      	str	r3, [r2, #4]
  407ba2:	e729      	b.n	4079f8 <_malloc_r+0x300>
  407ba4:	f240 5254 	movw	r2, #1364	; 0x554
  407ba8:	4293      	cmp	r3, r2
  407baa:	d822      	bhi.n	407bf2 <_malloc_r+0x4fa>
  407bac:	0cb3      	lsrs	r3, r6, #18
  407bae:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407bb2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407bb6:	00c3      	lsls	r3, r0, #3
  407bb8:	e5c0      	b.n	40773c <_malloc_r+0x44>
  407bba:	f103 0b10 	add.w	fp, r3, #16
  407bbe:	e6ae      	b.n	40791e <_malloc_r+0x226>
  407bc0:	2a54      	cmp	r2, #84	; 0x54
  407bc2:	d829      	bhi.n	407c18 <_malloc_r+0x520>
  407bc4:	0b1a      	lsrs	r2, r3, #12
  407bc6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407bca:	00c9      	lsls	r1, r1, #3
  407bcc:	326e      	adds	r2, #110	; 0x6e
  407bce:	e74d      	b.n	407a6c <_malloc_r+0x374>
  407bd0:	4b20      	ldr	r3, [pc, #128]	; (407c54 <_malloc_r+0x55c>)
  407bd2:	6819      	ldr	r1, [r3, #0]
  407bd4:	4459      	add	r1, fp
  407bd6:	6019      	str	r1, [r3, #0]
  407bd8:	e6b2      	b.n	407940 <_malloc_r+0x248>
  407bda:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407bde:	2800      	cmp	r0, #0
  407be0:	f47f aeae 	bne.w	407940 <_malloc_r+0x248>
  407be4:	eb08 030b 	add.w	r3, r8, fp
  407be8:	68ba      	ldr	r2, [r7, #8]
  407bea:	f043 0301 	orr.w	r3, r3, #1
  407bee:	6053      	str	r3, [r2, #4]
  407bf0:	e6ee      	b.n	4079d0 <_malloc_r+0x2d8>
  407bf2:	207f      	movs	r0, #127	; 0x7f
  407bf4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407bf8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407bfc:	e59e      	b.n	40773c <_malloc_r+0x44>
  407bfe:	f104 0108 	add.w	r1, r4, #8
  407c02:	4628      	mov	r0, r5
  407c04:	9300      	str	r3, [sp, #0]
  407c06:	f7ff fa53 	bl	4070b0 <_free_r>
  407c0a:	9b00      	ldr	r3, [sp, #0]
  407c0c:	6819      	ldr	r1, [r3, #0]
  407c0e:	e6df      	b.n	4079d0 <_malloc_r+0x2d8>
  407c10:	2001      	movs	r0, #1
  407c12:	f04f 0900 	mov.w	r9, #0
  407c16:	e6bc      	b.n	407992 <_malloc_r+0x29a>
  407c18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407c1c:	d805      	bhi.n	407c2a <_malloc_r+0x532>
  407c1e:	0bda      	lsrs	r2, r3, #15
  407c20:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407c24:	00c9      	lsls	r1, r1, #3
  407c26:	3277      	adds	r2, #119	; 0x77
  407c28:	e720      	b.n	407a6c <_malloc_r+0x374>
  407c2a:	f240 5154 	movw	r1, #1364	; 0x554
  407c2e:	428a      	cmp	r2, r1
  407c30:	d805      	bhi.n	407c3e <_malloc_r+0x546>
  407c32:	0c9a      	lsrs	r2, r3, #18
  407c34:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407c38:	00c9      	lsls	r1, r1, #3
  407c3a:	327c      	adds	r2, #124	; 0x7c
  407c3c:	e716      	b.n	407a6c <_malloc_r+0x374>
  407c3e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407c42:	227e      	movs	r2, #126	; 0x7e
  407c44:	e712      	b.n	407a6c <_malloc_r+0x374>
  407c46:	687b      	ldr	r3, [r7, #4]
  407c48:	e780      	b.n	407b4c <_malloc_r+0x454>
  407c4a:	08f0      	lsrs	r0, r6, #3
  407c4c:	f106 0308 	add.w	r3, r6, #8
  407c50:	e600      	b.n	407854 <_malloc_r+0x15c>
  407c52:	bf00      	nop
  407c54:	20400a7c 	.word	0x20400a7c

00407c58 <__ascii_mbtowc>:
  407c58:	b082      	sub	sp, #8
  407c5a:	b149      	cbz	r1, 407c70 <__ascii_mbtowc+0x18>
  407c5c:	b15a      	cbz	r2, 407c76 <__ascii_mbtowc+0x1e>
  407c5e:	b16b      	cbz	r3, 407c7c <__ascii_mbtowc+0x24>
  407c60:	7813      	ldrb	r3, [r2, #0]
  407c62:	600b      	str	r3, [r1, #0]
  407c64:	7812      	ldrb	r2, [r2, #0]
  407c66:	1c10      	adds	r0, r2, #0
  407c68:	bf18      	it	ne
  407c6a:	2001      	movne	r0, #1
  407c6c:	b002      	add	sp, #8
  407c6e:	4770      	bx	lr
  407c70:	a901      	add	r1, sp, #4
  407c72:	2a00      	cmp	r2, #0
  407c74:	d1f3      	bne.n	407c5e <__ascii_mbtowc+0x6>
  407c76:	4610      	mov	r0, r2
  407c78:	b002      	add	sp, #8
  407c7a:	4770      	bx	lr
  407c7c:	f06f 0001 	mvn.w	r0, #1
  407c80:	e7f4      	b.n	407c6c <__ascii_mbtowc+0x14>
  407c82:	bf00      	nop
	...

00407c90 <memchr>:
  407c90:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407c94:	2a10      	cmp	r2, #16
  407c96:	db2b      	blt.n	407cf0 <memchr+0x60>
  407c98:	f010 0f07 	tst.w	r0, #7
  407c9c:	d008      	beq.n	407cb0 <memchr+0x20>
  407c9e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407ca2:	3a01      	subs	r2, #1
  407ca4:	428b      	cmp	r3, r1
  407ca6:	d02d      	beq.n	407d04 <memchr+0x74>
  407ca8:	f010 0f07 	tst.w	r0, #7
  407cac:	b342      	cbz	r2, 407d00 <memchr+0x70>
  407cae:	d1f6      	bne.n	407c9e <memchr+0xe>
  407cb0:	b4f0      	push	{r4, r5, r6, r7}
  407cb2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407cb6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  407cba:	f022 0407 	bic.w	r4, r2, #7
  407cbe:	f07f 0700 	mvns.w	r7, #0
  407cc2:	2300      	movs	r3, #0
  407cc4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407cc8:	3c08      	subs	r4, #8
  407cca:	ea85 0501 	eor.w	r5, r5, r1
  407cce:	ea86 0601 	eor.w	r6, r6, r1
  407cd2:	fa85 f547 	uadd8	r5, r5, r7
  407cd6:	faa3 f587 	sel	r5, r3, r7
  407cda:	fa86 f647 	uadd8	r6, r6, r7
  407cde:	faa5 f687 	sel	r6, r5, r7
  407ce2:	b98e      	cbnz	r6, 407d08 <memchr+0x78>
  407ce4:	d1ee      	bne.n	407cc4 <memchr+0x34>
  407ce6:	bcf0      	pop	{r4, r5, r6, r7}
  407ce8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407cec:	f002 0207 	and.w	r2, r2, #7
  407cf0:	b132      	cbz	r2, 407d00 <memchr+0x70>
  407cf2:	f810 3b01 	ldrb.w	r3, [r0], #1
  407cf6:	3a01      	subs	r2, #1
  407cf8:	ea83 0301 	eor.w	r3, r3, r1
  407cfc:	b113      	cbz	r3, 407d04 <memchr+0x74>
  407cfe:	d1f8      	bne.n	407cf2 <memchr+0x62>
  407d00:	2000      	movs	r0, #0
  407d02:	4770      	bx	lr
  407d04:	3801      	subs	r0, #1
  407d06:	4770      	bx	lr
  407d08:	2d00      	cmp	r5, #0
  407d0a:	bf06      	itte	eq
  407d0c:	4635      	moveq	r5, r6
  407d0e:	3803      	subeq	r0, #3
  407d10:	3807      	subne	r0, #7
  407d12:	f015 0f01 	tst.w	r5, #1
  407d16:	d107      	bne.n	407d28 <memchr+0x98>
  407d18:	3001      	adds	r0, #1
  407d1a:	f415 7f80 	tst.w	r5, #256	; 0x100
  407d1e:	bf02      	ittt	eq
  407d20:	3001      	addeq	r0, #1
  407d22:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407d26:	3001      	addeq	r0, #1
  407d28:	bcf0      	pop	{r4, r5, r6, r7}
  407d2a:	3801      	subs	r0, #1
  407d2c:	4770      	bx	lr
  407d2e:	bf00      	nop

00407d30 <memcpy>:
  407d30:	4684      	mov	ip, r0
  407d32:	ea41 0300 	orr.w	r3, r1, r0
  407d36:	f013 0303 	ands.w	r3, r3, #3
  407d3a:	d16d      	bne.n	407e18 <memcpy+0xe8>
  407d3c:	3a40      	subs	r2, #64	; 0x40
  407d3e:	d341      	bcc.n	407dc4 <memcpy+0x94>
  407d40:	f851 3b04 	ldr.w	r3, [r1], #4
  407d44:	f840 3b04 	str.w	r3, [r0], #4
  407d48:	f851 3b04 	ldr.w	r3, [r1], #4
  407d4c:	f840 3b04 	str.w	r3, [r0], #4
  407d50:	f851 3b04 	ldr.w	r3, [r1], #4
  407d54:	f840 3b04 	str.w	r3, [r0], #4
  407d58:	f851 3b04 	ldr.w	r3, [r1], #4
  407d5c:	f840 3b04 	str.w	r3, [r0], #4
  407d60:	f851 3b04 	ldr.w	r3, [r1], #4
  407d64:	f840 3b04 	str.w	r3, [r0], #4
  407d68:	f851 3b04 	ldr.w	r3, [r1], #4
  407d6c:	f840 3b04 	str.w	r3, [r0], #4
  407d70:	f851 3b04 	ldr.w	r3, [r1], #4
  407d74:	f840 3b04 	str.w	r3, [r0], #4
  407d78:	f851 3b04 	ldr.w	r3, [r1], #4
  407d7c:	f840 3b04 	str.w	r3, [r0], #4
  407d80:	f851 3b04 	ldr.w	r3, [r1], #4
  407d84:	f840 3b04 	str.w	r3, [r0], #4
  407d88:	f851 3b04 	ldr.w	r3, [r1], #4
  407d8c:	f840 3b04 	str.w	r3, [r0], #4
  407d90:	f851 3b04 	ldr.w	r3, [r1], #4
  407d94:	f840 3b04 	str.w	r3, [r0], #4
  407d98:	f851 3b04 	ldr.w	r3, [r1], #4
  407d9c:	f840 3b04 	str.w	r3, [r0], #4
  407da0:	f851 3b04 	ldr.w	r3, [r1], #4
  407da4:	f840 3b04 	str.w	r3, [r0], #4
  407da8:	f851 3b04 	ldr.w	r3, [r1], #4
  407dac:	f840 3b04 	str.w	r3, [r0], #4
  407db0:	f851 3b04 	ldr.w	r3, [r1], #4
  407db4:	f840 3b04 	str.w	r3, [r0], #4
  407db8:	f851 3b04 	ldr.w	r3, [r1], #4
  407dbc:	f840 3b04 	str.w	r3, [r0], #4
  407dc0:	3a40      	subs	r2, #64	; 0x40
  407dc2:	d2bd      	bcs.n	407d40 <memcpy+0x10>
  407dc4:	3230      	adds	r2, #48	; 0x30
  407dc6:	d311      	bcc.n	407dec <memcpy+0xbc>
  407dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  407dcc:	f840 3b04 	str.w	r3, [r0], #4
  407dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  407dd4:	f840 3b04 	str.w	r3, [r0], #4
  407dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  407ddc:	f840 3b04 	str.w	r3, [r0], #4
  407de0:	f851 3b04 	ldr.w	r3, [r1], #4
  407de4:	f840 3b04 	str.w	r3, [r0], #4
  407de8:	3a10      	subs	r2, #16
  407dea:	d2ed      	bcs.n	407dc8 <memcpy+0x98>
  407dec:	320c      	adds	r2, #12
  407dee:	d305      	bcc.n	407dfc <memcpy+0xcc>
  407df0:	f851 3b04 	ldr.w	r3, [r1], #4
  407df4:	f840 3b04 	str.w	r3, [r0], #4
  407df8:	3a04      	subs	r2, #4
  407dfa:	d2f9      	bcs.n	407df0 <memcpy+0xc0>
  407dfc:	3204      	adds	r2, #4
  407dfe:	d008      	beq.n	407e12 <memcpy+0xe2>
  407e00:	07d2      	lsls	r2, r2, #31
  407e02:	bf1c      	itt	ne
  407e04:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407e08:	f800 3b01 	strbne.w	r3, [r0], #1
  407e0c:	d301      	bcc.n	407e12 <memcpy+0xe2>
  407e0e:	880b      	ldrh	r3, [r1, #0]
  407e10:	8003      	strh	r3, [r0, #0]
  407e12:	4660      	mov	r0, ip
  407e14:	4770      	bx	lr
  407e16:	bf00      	nop
  407e18:	2a08      	cmp	r2, #8
  407e1a:	d313      	bcc.n	407e44 <memcpy+0x114>
  407e1c:	078b      	lsls	r3, r1, #30
  407e1e:	d08d      	beq.n	407d3c <memcpy+0xc>
  407e20:	f010 0303 	ands.w	r3, r0, #3
  407e24:	d08a      	beq.n	407d3c <memcpy+0xc>
  407e26:	f1c3 0304 	rsb	r3, r3, #4
  407e2a:	1ad2      	subs	r2, r2, r3
  407e2c:	07db      	lsls	r3, r3, #31
  407e2e:	bf1c      	itt	ne
  407e30:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407e34:	f800 3b01 	strbne.w	r3, [r0], #1
  407e38:	d380      	bcc.n	407d3c <memcpy+0xc>
  407e3a:	f831 3b02 	ldrh.w	r3, [r1], #2
  407e3e:	f820 3b02 	strh.w	r3, [r0], #2
  407e42:	e77b      	b.n	407d3c <memcpy+0xc>
  407e44:	3a04      	subs	r2, #4
  407e46:	d3d9      	bcc.n	407dfc <memcpy+0xcc>
  407e48:	3a01      	subs	r2, #1
  407e4a:	f811 3b01 	ldrb.w	r3, [r1], #1
  407e4e:	f800 3b01 	strb.w	r3, [r0], #1
  407e52:	d2f9      	bcs.n	407e48 <memcpy+0x118>
  407e54:	780b      	ldrb	r3, [r1, #0]
  407e56:	7003      	strb	r3, [r0, #0]
  407e58:	784b      	ldrb	r3, [r1, #1]
  407e5a:	7043      	strb	r3, [r0, #1]
  407e5c:	788b      	ldrb	r3, [r1, #2]
  407e5e:	7083      	strb	r3, [r0, #2]
  407e60:	4660      	mov	r0, ip
  407e62:	4770      	bx	lr

00407e64 <memmove>:
  407e64:	4288      	cmp	r0, r1
  407e66:	b5f0      	push	{r4, r5, r6, r7, lr}
  407e68:	d90d      	bls.n	407e86 <memmove+0x22>
  407e6a:	188b      	adds	r3, r1, r2
  407e6c:	4298      	cmp	r0, r3
  407e6e:	d20a      	bcs.n	407e86 <memmove+0x22>
  407e70:	1884      	adds	r4, r0, r2
  407e72:	2a00      	cmp	r2, #0
  407e74:	d051      	beq.n	407f1a <memmove+0xb6>
  407e76:	4622      	mov	r2, r4
  407e78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407e7c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407e80:	4299      	cmp	r1, r3
  407e82:	d1f9      	bne.n	407e78 <memmove+0x14>
  407e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407e86:	2a0f      	cmp	r2, #15
  407e88:	d948      	bls.n	407f1c <memmove+0xb8>
  407e8a:	ea41 0300 	orr.w	r3, r1, r0
  407e8e:	079b      	lsls	r3, r3, #30
  407e90:	d146      	bne.n	407f20 <memmove+0xbc>
  407e92:	f100 0410 	add.w	r4, r0, #16
  407e96:	f101 0310 	add.w	r3, r1, #16
  407e9a:	4615      	mov	r5, r2
  407e9c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407ea0:	f844 6c10 	str.w	r6, [r4, #-16]
  407ea4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407ea8:	f844 6c0c 	str.w	r6, [r4, #-12]
  407eac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407eb0:	f844 6c08 	str.w	r6, [r4, #-8]
  407eb4:	3d10      	subs	r5, #16
  407eb6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407eba:	f844 6c04 	str.w	r6, [r4, #-4]
  407ebe:	2d0f      	cmp	r5, #15
  407ec0:	f103 0310 	add.w	r3, r3, #16
  407ec4:	f104 0410 	add.w	r4, r4, #16
  407ec8:	d8e8      	bhi.n	407e9c <memmove+0x38>
  407eca:	f1a2 0310 	sub.w	r3, r2, #16
  407ece:	f023 030f 	bic.w	r3, r3, #15
  407ed2:	f002 0e0f 	and.w	lr, r2, #15
  407ed6:	3310      	adds	r3, #16
  407ed8:	f1be 0f03 	cmp.w	lr, #3
  407edc:	4419      	add	r1, r3
  407ede:	4403      	add	r3, r0
  407ee0:	d921      	bls.n	407f26 <memmove+0xc2>
  407ee2:	1f1e      	subs	r6, r3, #4
  407ee4:	460d      	mov	r5, r1
  407ee6:	4674      	mov	r4, lr
  407ee8:	3c04      	subs	r4, #4
  407eea:	f855 7b04 	ldr.w	r7, [r5], #4
  407eee:	f846 7f04 	str.w	r7, [r6, #4]!
  407ef2:	2c03      	cmp	r4, #3
  407ef4:	d8f8      	bhi.n	407ee8 <memmove+0x84>
  407ef6:	f1ae 0404 	sub.w	r4, lr, #4
  407efa:	f024 0403 	bic.w	r4, r4, #3
  407efe:	3404      	adds	r4, #4
  407f00:	4421      	add	r1, r4
  407f02:	4423      	add	r3, r4
  407f04:	f002 0203 	and.w	r2, r2, #3
  407f08:	b162      	cbz	r2, 407f24 <memmove+0xc0>
  407f0a:	3b01      	subs	r3, #1
  407f0c:	440a      	add	r2, r1
  407f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407f12:	f803 4f01 	strb.w	r4, [r3, #1]!
  407f16:	428a      	cmp	r2, r1
  407f18:	d1f9      	bne.n	407f0e <memmove+0xaa>
  407f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407f1c:	4603      	mov	r3, r0
  407f1e:	e7f3      	b.n	407f08 <memmove+0xa4>
  407f20:	4603      	mov	r3, r0
  407f22:	e7f2      	b.n	407f0a <memmove+0xa6>
  407f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407f26:	4672      	mov	r2, lr
  407f28:	e7ee      	b.n	407f08 <memmove+0xa4>
  407f2a:	bf00      	nop

00407f2c <__malloc_lock>:
  407f2c:	4801      	ldr	r0, [pc, #4]	; (407f34 <__malloc_lock+0x8>)
  407f2e:	f7ff bb67 	b.w	407600 <__retarget_lock_acquire_recursive>
  407f32:	bf00      	nop
  407f34:	20400bd8 	.word	0x20400bd8

00407f38 <__malloc_unlock>:
  407f38:	4801      	ldr	r0, [pc, #4]	; (407f40 <__malloc_unlock+0x8>)
  407f3a:	f7ff bb63 	b.w	407604 <__retarget_lock_release_recursive>
  407f3e:	bf00      	nop
  407f40:	20400bd8 	.word	0x20400bd8

00407f44 <_Balloc>:
  407f44:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407f46:	b570      	push	{r4, r5, r6, lr}
  407f48:	4605      	mov	r5, r0
  407f4a:	460c      	mov	r4, r1
  407f4c:	b14b      	cbz	r3, 407f62 <_Balloc+0x1e>
  407f4e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407f52:	b180      	cbz	r0, 407f76 <_Balloc+0x32>
  407f54:	6802      	ldr	r2, [r0, #0]
  407f56:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407f5a:	2300      	movs	r3, #0
  407f5c:	6103      	str	r3, [r0, #16]
  407f5e:	60c3      	str	r3, [r0, #12]
  407f60:	bd70      	pop	{r4, r5, r6, pc}
  407f62:	2221      	movs	r2, #33	; 0x21
  407f64:	2104      	movs	r1, #4
  407f66:	f000 fe69 	bl	408c3c <_calloc_r>
  407f6a:	64e8      	str	r0, [r5, #76]	; 0x4c
  407f6c:	4603      	mov	r3, r0
  407f6e:	2800      	cmp	r0, #0
  407f70:	d1ed      	bne.n	407f4e <_Balloc+0xa>
  407f72:	2000      	movs	r0, #0
  407f74:	bd70      	pop	{r4, r5, r6, pc}
  407f76:	2101      	movs	r1, #1
  407f78:	fa01 f604 	lsl.w	r6, r1, r4
  407f7c:	1d72      	adds	r2, r6, #5
  407f7e:	4628      	mov	r0, r5
  407f80:	0092      	lsls	r2, r2, #2
  407f82:	f000 fe5b 	bl	408c3c <_calloc_r>
  407f86:	2800      	cmp	r0, #0
  407f88:	d0f3      	beq.n	407f72 <_Balloc+0x2e>
  407f8a:	6044      	str	r4, [r0, #4]
  407f8c:	6086      	str	r6, [r0, #8]
  407f8e:	e7e4      	b.n	407f5a <_Balloc+0x16>

00407f90 <_Bfree>:
  407f90:	b131      	cbz	r1, 407fa0 <_Bfree+0x10>
  407f92:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407f94:	684a      	ldr	r2, [r1, #4]
  407f96:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407f9a:	6008      	str	r0, [r1, #0]
  407f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407fa0:	4770      	bx	lr
  407fa2:	bf00      	nop

00407fa4 <__multadd>:
  407fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
  407fa6:	690c      	ldr	r4, [r1, #16]
  407fa8:	b083      	sub	sp, #12
  407faa:	460d      	mov	r5, r1
  407fac:	4606      	mov	r6, r0
  407fae:	f101 0e14 	add.w	lr, r1, #20
  407fb2:	2700      	movs	r7, #0
  407fb4:	f8de 0000 	ldr.w	r0, [lr]
  407fb8:	b281      	uxth	r1, r0
  407fba:	fb02 3301 	mla	r3, r2, r1, r3
  407fbe:	0c01      	lsrs	r1, r0, #16
  407fc0:	0c18      	lsrs	r0, r3, #16
  407fc2:	fb02 0101 	mla	r1, r2, r1, r0
  407fc6:	b29b      	uxth	r3, r3
  407fc8:	3701      	adds	r7, #1
  407fca:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407fce:	42bc      	cmp	r4, r7
  407fd0:	f84e 3b04 	str.w	r3, [lr], #4
  407fd4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407fd8:	dcec      	bgt.n	407fb4 <__multadd+0x10>
  407fda:	b13b      	cbz	r3, 407fec <__multadd+0x48>
  407fdc:	68aa      	ldr	r2, [r5, #8]
  407fde:	4294      	cmp	r4, r2
  407fe0:	da07      	bge.n	407ff2 <__multadd+0x4e>
  407fe2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407fe6:	3401      	adds	r4, #1
  407fe8:	6153      	str	r3, [r2, #20]
  407fea:	612c      	str	r4, [r5, #16]
  407fec:	4628      	mov	r0, r5
  407fee:	b003      	add	sp, #12
  407ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ff2:	6869      	ldr	r1, [r5, #4]
  407ff4:	9301      	str	r3, [sp, #4]
  407ff6:	3101      	adds	r1, #1
  407ff8:	4630      	mov	r0, r6
  407ffa:	f7ff ffa3 	bl	407f44 <_Balloc>
  407ffe:	692a      	ldr	r2, [r5, #16]
  408000:	3202      	adds	r2, #2
  408002:	f105 010c 	add.w	r1, r5, #12
  408006:	4607      	mov	r7, r0
  408008:	0092      	lsls	r2, r2, #2
  40800a:	300c      	adds	r0, #12
  40800c:	f7ff fe90 	bl	407d30 <memcpy>
  408010:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  408012:	6869      	ldr	r1, [r5, #4]
  408014:	9b01      	ldr	r3, [sp, #4]
  408016:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40801a:	6028      	str	r0, [r5, #0]
  40801c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  408020:	463d      	mov	r5, r7
  408022:	e7de      	b.n	407fe2 <__multadd+0x3e>

00408024 <__hi0bits>:
  408024:	0c02      	lsrs	r2, r0, #16
  408026:	0412      	lsls	r2, r2, #16
  408028:	4603      	mov	r3, r0
  40802a:	b9b2      	cbnz	r2, 40805a <__hi0bits+0x36>
  40802c:	0403      	lsls	r3, r0, #16
  40802e:	2010      	movs	r0, #16
  408030:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  408034:	bf04      	itt	eq
  408036:	021b      	lsleq	r3, r3, #8
  408038:	3008      	addeq	r0, #8
  40803a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40803e:	bf04      	itt	eq
  408040:	011b      	lsleq	r3, r3, #4
  408042:	3004      	addeq	r0, #4
  408044:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  408048:	bf04      	itt	eq
  40804a:	009b      	lsleq	r3, r3, #2
  40804c:	3002      	addeq	r0, #2
  40804e:	2b00      	cmp	r3, #0
  408050:	db02      	blt.n	408058 <__hi0bits+0x34>
  408052:	005b      	lsls	r3, r3, #1
  408054:	d403      	bmi.n	40805e <__hi0bits+0x3a>
  408056:	2020      	movs	r0, #32
  408058:	4770      	bx	lr
  40805a:	2000      	movs	r0, #0
  40805c:	e7e8      	b.n	408030 <__hi0bits+0xc>
  40805e:	3001      	adds	r0, #1
  408060:	4770      	bx	lr
  408062:	bf00      	nop

00408064 <__lo0bits>:
  408064:	6803      	ldr	r3, [r0, #0]
  408066:	f013 0207 	ands.w	r2, r3, #7
  40806a:	4601      	mov	r1, r0
  40806c:	d007      	beq.n	40807e <__lo0bits+0x1a>
  40806e:	07da      	lsls	r2, r3, #31
  408070:	d421      	bmi.n	4080b6 <__lo0bits+0x52>
  408072:	0798      	lsls	r0, r3, #30
  408074:	d421      	bmi.n	4080ba <__lo0bits+0x56>
  408076:	089b      	lsrs	r3, r3, #2
  408078:	600b      	str	r3, [r1, #0]
  40807a:	2002      	movs	r0, #2
  40807c:	4770      	bx	lr
  40807e:	b298      	uxth	r0, r3
  408080:	b198      	cbz	r0, 4080aa <__lo0bits+0x46>
  408082:	4610      	mov	r0, r2
  408084:	f013 0fff 	tst.w	r3, #255	; 0xff
  408088:	bf04      	itt	eq
  40808a:	0a1b      	lsreq	r3, r3, #8
  40808c:	3008      	addeq	r0, #8
  40808e:	071a      	lsls	r2, r3, #28
  408090:	bf04      	itt	eq
  408092:	091b      	lsreq	r3, r3, #4
  408094:	3004      	addeq	r0, #4
  408096:	079a      	lsls	r2, r3, #30
  408098:	bf04      	itt	eq
  40809a:	089b      	lsreq	r3, r3, #2
  40809c:	3002      	addeq	r0, #2
  40809e:	07da      	lsls	r2, r3, #31
  4080a0:	d407      	bmi.n	4080b2 <__lo0bits+0x4e>
  4080a2:	085b      	lsrs	r3, r3, #1
  4080a4:	d104      	bne.n	4080b0 <__lo0bits+0x4c>
  4080a6:	2020      	movs	r0, #32
  4080a8:	4770      	bx	lr
  4080aa:	0c1b      	lsrs	r3, r3, #16
  4080ac:	2010      	movs	r0, #16
  4080ae:	e7e9      	b.n	408084 <__lo0bits+0x20>
  4080b0:	3001      	adds	r0, #1
  4080b2:	600b      	str	r3, [r1, #0]
  4080b4:	4770      	bx	lr
  4080b6:	2000      	movs	r0, #0
  4080b8:	4770      	bx	lr
  4080ba:	085b      	lsrs	r3, r3, #1
  4080bc:	600b      	str	r3, [r1, #0]
  4080be:	2001      	movs	r0, #1
  4080c0:	4770      	bx	lr
  4080c2:	bf00      	nop

004080c4 <__i2b>:
  4080c4:	b510      	push	{r4, lr}
  4080c6:	460c      	mov	r4, r1
  4080c8:	2101      	movs	r1, #1
  4080ca:	f7ff ff3b 	bl	407f44 <_Balloc>
  4080ce:	2201      	movs	r2, #1
  4080d0:	6144      	str	r4, [r0, #20]
  4080d2:	6102      	str	r2, [r0, #16]
  4080d4:	bd10      	pop	{r4, pc}
  4080d6:	bf00      	nop

004080d8 <__multiply>:
  4080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4080dc:	690c      	ldr	r4, [r1, #16]
  4080de:	6915      	ldr	r5, [r2, #16]
  4080e0:	42ac      	cmp	r4, r5
  4080e2:	b083      	sub	sp, #12
  4080e4:	468b      	mov	fp, r1
  4080e6:	4616      	mov	r6, r2
  4080e8:	da04      	bge.n	4080f4 <__multiply+0x1c>
  4080ea:	4622      	mov	r2, r4
  4080ec:	46b3      	mov	fp, r6
  4080ee:	462c      	mov	r4, r5
  4080f0:	460e      	mov	r6, r1
  4080f2:	4615      	mov	r5, r2
  4080f4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4080f8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4080fc:	eb04 0805 	add.w	r8, r4, r5
  408100:	4598      	cmp	r8, r3
  408102:	bfc8      	it	gt
  408104:	3101      	addgt	r1, #1
  408106:	f7ff ff1d 	bl	407f44 <_Balloc>
  40810a:	f100 0914 	add.w	r9, r0, #20
  40810e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  408112:	45d1      	cmp	r9, sl
  408114:	9000      	str	r0, [sp, #0]
  408116:	d205      	bcs.n	408124 <__multiply+0x4c>
  408118:	464b      	mov	r3, r9
  40811a:	2100      	movs	r1, #0
  40811c:	f843 1b04 	str.w	r1, [r3], #4
  408120:	459a      	cmp	sl, r3
  408122:	d8fb      	bhi.n	40811c <__multiply+0x44>
  408124:	f106 0c14 	add.w	ip, r6, #20
  408128:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40812c:	f10b 0b14 	add.w	fp, fp, #20
  408130:	459c      	cmp	ip, r3
  408132:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  408136:	d24c      	bcs.n	4081d2 <__multiply+0xfa>
  408138:	f8cd a004 	str.w	sl, [sp, #4]
  40813c:	469a      	mov	sl, r3
  40813e:	f8dc 5000 	ldr.w	r5, [ip]
  408142:	b2af      	uxth	r7, r5
  408144:	b1ef      	cbz	r7, 408182 <__multiply+0xaa>
  408146:	2100      	movs	r1, #0
  408148:	464d      	mov	r5, r9
  40814a:	465e      	mov	r6, fp
  40814c:	460c      	mov	r4, r1
  40814e:	f856 2b04 	ldr.w	r2, [r6], #4
  408152:	6828      	ldr	r0, [r5, #0]
  408154:	b293      	uxth	r3, r2
  408156:	b281      	uxth	r1, r0
  408158:	fb07 1303 	mla	r3, r7, r3, r1
  40815c:	0c12      	lsrs	r2, r2, #16
  40815e:	0c01      	lsrs	r1, r0, #16
  408160:	4423      	add	r3, r4
  408162:	fb07 1102 	mla	r1, r7, r2, r1
  408166:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40816a:	b29b      	uxth	r3, r3
  40816c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  408170:	45b6      	cmp	lr, r6
  408172:	f845 3b04 	str.w	r3, [r5], #4
  408176:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40817a:	d8e8      	bhi.n	40814e <__multiply+0x76>
  40817c:	602c      	str	r4, [r5, #0]
  40817e:	f8dc 5000 	ldr.w	r5, [ip]
  408182:	0c2d      	lsrs	r5, r5, #16
  408184:	d01d      	beq.n	4081c2 <__multiply+0xea>
  408186:	f8d9 3000 	ldr.w	r3, [r9]
  40818a:	4648      	mov	r0, r9
  40818c:	461c      	mov	r4, r3
  40818e:	4659      	mov	r1, fp
  408190:	2200      	movs	r2, #0
  408192:	880e      	ldrh	r6, [r1, #0]
  408194:	0c24      	lsrs	r4, r4, #16
  408196:	fb05 4406 	mla	r4, r5, r6, r4
  40819a:	4422      	add	r2, r4
  40819c:	b29b      	uxth	r3, r3
  40819e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4081a2:	f840 3b04 	str.w	r3, [r0], #4
  4081a6:	f851 3b04 	ldr.w	r3, [r1], #4
  4081aa:	6804      	ldr	r4, [r0, #0]
  4081ac:	0c1b      	lsrs	r3, r3, #16
  4081ae:	b2a6      	uxth	r6, r4
  4081b0:	fb05 6303 	mla	r3, r5, r3, r6
  4081b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4081b8:	458e      	cmp	lr, r1
  4081ba:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4081be:	d8e8      	bhi.n	408192 <__multiply+0xba>
  4081c0:	6003      	str	r3, [r0, #0]
  4081c2:	f10c 0c04 	add.w	ip, ip, #4
  4081c6:	45e2      	cmp	sl, ip
  4081c8:	f109 0904 	add.w	r9, r9, #4
  4081cc:	d8b7      	bhi.n	40813e <__multiply+0x66>
  4081ce:	f8dd a004 	ldr.w	sl, [sp, #4]
  4081d2:	f1b8 0f00 	cmp.w	r8, #0
  4081d6:	dd0b      	ble.n	4081f0 <__multiply+0x118>
  4081d8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4081dc:	f1aa 0a04 	sub.w	sl, sl, #4
  4081e0:	b11b      	cbz	r3, 4081ea <__multiply+0x112>
  4081e2:	e005      	b.n	4081f0 <__multiply+0x118>
  4081e4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4081e8:	b913      	cbnz	r3, 4081f0 <__multiply+0x118>
  4081ea:	f1b8 0801 	subs.w	r8, r8, #1
  4081ee:	d1f9      	bne.n	4081e4 <__multiply+0x10c>
  4081f0:	9800      	ldr	r0, [sp, #0]
  4081f2:	f8c0 8010 	str.w	r8, [r0, #16]
  4081f6:	b003      	add	sp, #12
  4081f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004081fc <__pow5mult>:
  4081fc:	f012 0303 	ands.w	r3, r2, #3
  408200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408204:	4614      	mov	r4, r2
  408206:	4607      	mov	r7, r0
  408208:	d12e      	bne.n	408268 <__pow5mult+0x6c>
  40820a:	460d      	mov	r5, r1
  40820c:	10a4      	asrs	r4, r4, #2
  40820e:	d01c      	beq.n	40824a <__pow5mult+0x4e>
  408210:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  408212:	b396      	cbz	r6, 40827a <__pow5mult+0x7e>
  408214:	07e3      	lsls	r3, r4, #31
  408216:	f04f 0800 	mov.w	r8, #0
  40821a:	d406      	bmi.n	40822a <__pow5mult+0x2e>
  40821c:	1064      	asrs	r4, r4, #1
  40821e:	d014      	beq.n	40824a <__pow5mult+0x4e>
  408220:	6830      	ldr	r0, [r6, #0]
  408222:	b1a8      	cbz	r0, 408250 <__pow5mult+0x54>
  408224:	4606      	mov	r6, r0
  408226:	07e3      	lsls	r3, r4, #31
  408228:	d5f8      	bpl.n	40821c <__pow5mult+0x20>
  40822a:	4632      	mov	r2, r6
  40822c:	4629      	mov	r1, r5
  40822e:	4638      	mov	r0, r7
  408230:	f7ff ff52 	bl	4080d8 <__multiply>
  408234:	b1b5      	cbz	r5, 408264 <__pow5mult+0x68>
  408236:	686a      	ldr	r2, [r5, #4]
  408238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40823a:	1064      	asrs	r4, r4, #1
  40823c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408240:	6029      	str	r1, [r5, #0]
  408242:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  408246:	4605      	mov	r5, r0
  408248:	d1ea      	bne.n	408220 <__pow5mult+0x24>
  40824a:	4628      	mov	r0, r5
  40824c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408250:	4632      	mov	r2, r6
  408252:	4631      	mov	r1, r6
  408254:	4638      	mov	r0, r7
  408256:	f7ff ff3f 	bl	4080d8 <__multiply>
  40825a:	6030      	str	r0, [r6, #0]
  40825c:	f8c0 8000 	str.w	r8, [r0]
  408260:	4606      	mov	r6, r0
  408262:	e7e0      	b.n	408226 <__pow5mult+0x2a>
  408264:	4605      	mov	r5, r0
  408266:	e7d9      	b.n	40821c <__pow5mult+0x20>
  408268:	1e5a      	subs	r2, r3, #1
  40826a:	4d0b      	ldr	r5, [pc, #44]	; (408298 <__pow5mult+0x9c>)
  40826c:	2300      	movs	r3, #0
  40826e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  408272:	f7ff fe97 	bl	407fa4 <__multadd>
  408276:	4605      	mov	r5, r0
  408278:	e7c8      	b.n	40820c <__pow5mult+0x10>
  40827a:	2101      	movs	r1, #1
  40827c:	4638      	mov	r0, r7
  40827e:	f7ff fe61 	bl	407f44 <_Balloc>
  408282:	f240 2171 	movw	r1, #625	; 0x271
  408286:	2201      	movs	r2, #1
  408288:	2300      	movs	r3, #0
  40828a:	6141      	str	r1, [r0, #20]
  40828c:	6102      	str	r2, [r0, #16]
  40828e:	4606      	mov	r6, r0
  408290:	64b8      	str	r0, [r7, #72]	; 0x48
  408292:	6003      	str	r3, [r0, #0]
  408294:	e7be      	b.n	408214 <__pow5mult+0x18>
  408296:	bf00      	nop
  408298:	00409a48 	.word	0x00409a48

0040829c <__lshift>:
  40829c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4082a0:	4691      	mov	r9, r2
  4082a2:	690a      	ldr	r2, [r1, #16]
  4082a4:	688b      	ldr	r3, [r1, #8]
  4082a6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4082aa:	eb04 0802 	add.w	r8, r4, r2
  4082ae:	f108 0501 	add.w	r5, r8, #1
  4082b2:	429d      	cmp	r5, r3
  4082b4:	460e      	mov	r6, r1
  4082b6:	4607      	mov	r7, r0
  4082b8:	6849      	ldr	r1, [r1, #4]
  4082ba:	dd04      	ble.n	4082c6 <__lshift+0x2a>
  4082bc:	005b      	lsls	r3, r3, #1
  4082be:	429d      	cmp	r5, r3
  4082c0:	f101 0101 	add.w	r1, r1, #1
  4082c4:	dcfa      	bgt.n	4082bc <__lshift+0x20>
  4082c6:	4638      	mov	r0, r7
  4082c8:	f7ff fe3c 	bl	407f44 <_Balloc>
  4082cc:	2c00      	cmp	r4, #0
  4082ce:	f100 0314 	add.w	r3, r0, #20
  4082d2:	dd06      	ble.n	4082e2 <__lshift+0x46>
  4082d4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4082d8:	2100      	movs	r1, #0
  4082da:	f843 1b04 	str.w	r1, [r3], #4
  4082de:	429a      	cmp	r2, r3
  4082e0:	d1fb      	bne.n	4082da <__lshift+0x3e>
  4082e2:	6934      	ldr	r4, [r6, #16]
  4082e4:	f106 0114 	add.w	r1, r6, #20
  4082e8:	f019 091f 	ands.w	r9, r9, #31
  4082ec:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4082f0:	d01d      	beq.n	40832e <__lshift+0x92>
  4082f2:	f1c9 0c20 	rsb	ip, r9, #32
  4082f6:	2200      	movs	r2, #0
  4082f8:	680c      	ldr	r4, [r1, #0]
  4082fa:	fa04 f409 	lsl.w	r4, r4, r9
  4082fe:	4314      	orrs	r4, r2
  408300:	f843 4b04 	str.w	r4, [r3], #4
  408304:	f851 2b04 	ldr.w	r2, [r1], #4
  408308:	458e      	cmp	lr, r1
  40830a:	fa22 f20c 	lsr.w	r2, r2, ip
  40830e:	d8f3      	bhi.n	4082f8 <__lshift+0x5c>
  408310:	601a      	str	r2, [r3, #0]
  408312:	b10a      	cbz	r2, 408318 <__lshift+0x7c>
  408314:	f108 0502 	add.w	r5, r8, #2
  408318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40831a:	6872      	ldr	r2, [r6, #4]
  40831c:	3d01      	subs	r5, #1
  40831e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408322:	6105      	str	r5, [r0, #16]
  408324:	6031      	str	r1, [r6, #0]
  408326:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40832a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40832e:	3b04      	subs	r3, #4
  408330:	f851 2b04 	ldr.w	r2, [r1], #4
  408334:	f843 2f04 	str.w	r2, [r3, #4]!
  408338:	458e      	cmp	lr, r1
  40833a:	d8f9      	bhi.n	408330 <__lshift+0x94>
  40833c:	e7ec      	b.n	408318 <__lshift+0x7c>
  40833e:	bf00      	nop

00408340 <__mcmp>:
  408340:	b430      	push	{r4, r5}
  408342:	690b      	ldr	r3, [r1, #16]
  408344:	4605      	mov	r5, r0
  408346:	6900      	ldr	r0, [r0, #16]
  408348:	1ac0      	subs	r0, r0, r3
  40834a:	d10f      	bne.n	40836c <__mcmp+0x2c>
  40834c:	009b      	lsls	r3, r3, #2
  40834e:	3514      	adds	r5, #20
  408350:	3114      	adds	r1, #20
  408352:	4419      	add	r1, r3
  408354:	442b      	add	r3, r5
  408356:	e001      	b.n	40835c <__mcmp+0x1c>
  408358:	429d      	cmp	r5, r3
  40835a:	d207      	bcs.n	40836c <__mcmp+0x2c>
  40835c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  408360:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408364:	4294      	cmp	r4, r2
  408366:	d0f7      	beq.n	408358 <__mcmp+0x18>
  408368:	d302      	bcc.n	408370 <__mcmp+0x30>
  40836a:	2001      	movs	r0, #1
  40836c:	bc30      	pop	{r4, r5}
  40836e:	4770      	bx	lr
  408370:	f04f 30ff 	mov.w	r0, #4294967295
  408374:	e7fa      	b.n	40836c <__mcmp+0x2c>
  408376:	bf00      	nop

00408378 <__mdiff>:
  408378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40837c:	690f      	ldr	r7, [r1, #16]
  40837e:	460e      	mov	r6, r1
  408380:	6911      	ldr	r1, [r2, #16]
  408382:	1a7f      	subs	r7, r7, r1
  408384:	2f00      	cmp	r7, #0
  408386:	4690      	mov	r8, r2
  408388:	d117      	bne.n	4083ba <__mdiff+0x42>
  40838a:	0089      	lsls	r1, r1, #2
  40838c:	f106 0514 	add.w	r5, r6, #20
  408390:	f102 0e14 	add.w	lr, r2, #20
  408394:	186b      	adds	r3, r5, r1
  408396:	4471      	add	r1, lr
  408398:	e001      	b.n	40839e <__mdiff+0x26>
  40839a:	429d      	cmp	r5, r3
  40839c:	d25c      	bcs.n	408458 <__mdiff+0xe0>
  40839e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4083a2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4083a6:	42a2      	cmp	r2, r4
  4083a8:	d0f7      	beq.n	40839a <__mdiff+0x22>
  4083aa:	d25e      	bcs.n	40846a <__mdiff+0xf2>
  4083ac:	4633      	mov	r3, r6
  4083ae:	462c      	mov	r4, r5
  4083b0:	4646      	mov	r6, r8
  4083b2:	4675      	mov	r5, lr
  4083b4:	4698      	mov	r8, r3
  4083b6:	2701      	movs	r7, #1
  4083b8:	e005      	b.n	4083c6 <__mdiff+0x4e>
  4083ba:	db58      	blt.n	40846e <__mdiff+0xf6>
  4083bc:	f106 0514 	add.w	r5, r6, #20
  4083c0:	f108 0414 	add.w	r4, r8, #20
  4083c4:	2700      	movs	r7, #0
  4083c6:	6871      	ldr	r1, [r6, #4]
  4083c8:	f7ff fdbc 	bl	407f44 <_Balloc>
  4083cc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4083d0:	6936      	ldr	r6, [r6, #16]
  4083d2:	60c7      	str	r7, [r0, #12]
  4083d4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4083d8:	46a6      	mov	lr, r4
  4083da:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4083de:	f100 0414 	add.w	r4, r0, #20
  4083e2:	2300      	movs	r3, #0
  4083e4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4083e8:	f855 8b04 	ldr.w	r8, [r5], #4
  4083ec:	b28a      	uxth	r2, r1
  4083ee:	fa13 f388 	uxtah	r3, r3, r8
  4083f2:	0c09      	lsrs	r1, r1, #16
  4083f4:	1a9a      	subs	r2, r3, r2
  4083f6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4083fa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4083fe:	b292      	uxth	r2, r2
  408400:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408404:	45f4      	cmp	ip, lr
  408406:	f844 2b04 	str.w	r2, [r4], #4
  40840a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40840e:	d8e9      	bhi.n	4083e4 <__mdiff+0x6c>
  408410:	42af      	cmp	r7, r5
  408412:	d917      	bls.n	408444 <__mdiff+0xcc>
  408414:	46a4      	mov	ip, r4
  408416:	46ae      	mov	lr, r5
  408418:	f85e 2b04 	ldr.w	r2, [lr], #4
  40841c:	fa13 f382 	uxtah	r3, r3, r2
  408420:	1419      	asrs	r1, r3, #16
  408422:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  408426:	b29b      	uxth	r3, r3
  408428:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40842c:	4577      	cmp	r7, lr
  40842e:	f84c 2b04 	str.w	r2, [ip], #4
  408432:	ea4f 4321 	mov.w	r3, r1, asr #16
  408436:	d8ef      	bhi.n	408418 <__mdiff+0xa0>
  408438:	43ed      	mvns	r5, r5
  40843a:	442f      	add	r7, r5
  40843c:	f027 0703 	bic.w	r7, r7, #3
  408440:	3704      	adds	r7, #4
  408442:	443c      	add	r4, r7
  408444:	3c04      	subs	r4, #4
  408446:	b922      	cbnz	r2, 408452 <__mdiff+0xda>
  408448:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40844c:	3e01      	subs	r6, #1
  40844e:	2b00      	cmp	r3, #0
  408450:	d0fa      	beq.n	408448 <__mdiff+0xd0>
  408452:	6106      	str	r6, [r0, #16]
  408454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408458:	2100      	movs	r1, #0
  40845a:	f7ff fd73 	bl	407f44 <_Balloc>
  40845e:	2201      	movs	r2, #1
  408460:	2300      	movs	r3, #0
  408462:	6102      	str	r2, [r0, #16]
  408464:	6143      	str	r3, [r0, #20]
  408466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40846a:	4674      	mov	r4, lr
  40846c:	e7ab      	b.n	4083c6 <__mdiff+0x4e>
  40846e:	4633      	mov	r3, r6
  408470:	f106 0414 	add.w	r4, r6, #20
  408474:	f102 0514 	add.w	r5, r2, #20
  408478:	4616      	mov	r6, r2
  40847a:	2701      	movs	r7, #1
  40847c:	4698      	mov	r8, r3
  40847e:	e7a2      	b.n	4083c6 <__mdiff+0x4e>

00408480 <__d2b>:
  408480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408484:	b082      	sub	sp, #8
  408486:	2101      	movs	r1, #1
  408488:	461c      	mov	r4, r3
  40848a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40848e:	4615      	mov	r5, r2
  408490:	9e08      	ldr	r6, [sp, #32]
  408492:	f7ff fd57 	bl	407f44 <_Balloc>
  408496:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40849a:	4680      	mov	r8, r0
  40849c:	b10f      	cbz	r7, 4084a2 <__d2b+0x22>
  40849e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4084a2:	9401      	str	r4, [sp, #4]
  4084a4:	b31d      	cbz	r5, 4084ee <__d2b+0x6e>
  4084a6:	a802      	add	r0, sp, #8
  4084a8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4084ac:	f7ff fdda 	bl	408064 <__lo0bits>
  4084b0:	2800      	cmp	r0, #0
  4084b2:	d134      	bne.n	40851e <__d2b+0x9e>
  4084b4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4084b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4084bc:	2b00      	cmp	r3, #0
  4084be:	bf0c      	ite	eq
  4084c0:	2101      	moveq	r1, #1
  4084c2:	2102      	movne	r1, #2
  4084c4:	f8c8 3018 	str.w	r3, [r8, #24]
  4084c8:	f8c8 1010 	str.w	r1, [r8, #16]
  4084cc:	b9df      	cbnz	r7, 408506 <__d2b+0x86>
  4084ce:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4084d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4084d6:	6030      	str	r0, [r6, #0]
  4084d8:	6918      	ldr	r0, [r3, #16]
  4084da:	f7ff fda3 	bl	408024 <__hi0bits>
  4084de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4084e0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4084e4:	6018      	str	r0, [r3, #0]
  4084e6:	4640      	mov	r0, r8
  4084e8:	b002      	add	sp, #8
  4084ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084ee:	a801      	add	r0, sp, #4
  4084f0:	f7ff fdb8 	bl	408064 <__lo0bits>
  4084f4:	9b01      	ldr	r3, [sp, #4]
  4084f6:	f8c8 3014 	str.w	r3, [r8, #20]
  4084fa:	2101      	movs	r1, #1
  4084fc:	3020      	adds	r0, #32
  4084fe:	f8c8 1010 	str.w	r1, [r8, #16]
  408502:	2f00      	cmp	r7, #0
  408504:	d0e3      	beq.n	4084ce <__d2b+0x4e>
  408506:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408508:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40850c:	4407      	add	r7, r0
  40850e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408512:	6037      	str	r7, [r6, #0]
  408514:	6018      	str	r0, [r3, #0]
  408516:	4640      	mov	r0, r8
  408518:	b002      	add	sp, #8
  40851a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40851e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  408522:	f1c0 0220 	rsb	r2, r0, #32
  408526:	fa03 f202 	lsl.w	r2, r3, r2
  40852a:	430a      	orrs	r2, r1
  40852c:	40c3      	lsrs	r3, r0
  40852e:	9301      	str	r3, [sp, #4]
  408530:	f8c8 2014 	str.w	r2, [r8, #20]
  408534:	e7c2      	b.n	4084bc <__d2b+0x3c>
  408536:	bf00      	nop

00408538 <_realloc_r>:
  408538:	2900      	cmp	r1, #0
  40853a:	f000 8095 	beq.w	408668 <_realloc_r+0x130>
  40853e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408542:	460d      	mov	r5, r1
  408544:	4616      	mov	r6, r2
  408546:	b083      	sub	sp, #12
  408548:	4680      	mov	r8, r0
  40854a:	f106 070b 	add.w	r7, r6, #11
  40854e:	f7ff fced 	bl	407f2c <__malloc_lock>
  408552:	f855 ec04 	ldr.w	lr, [r5, #-4]
  408556:	2f16      	cmp	r7, #22
  408558:	f02e 0403 	bic.w	r4, lr, #3
  40855c:	f1a5 0908 	sub.w	r9, r5, #8
  408560:	d83c      	bhi.n	4085dc <_realloc_r+0xa4>
  408562:	2210      	movs	r2, #16
  408564:	4617      	mov	r7, r2
  408566:	42be      	cmp	r6, r7
  408568:	d83d      	bhi.n	4085e6 <_realloc_r+0xae>
  40856a:	4294      	cmp	r4, r2
  40856c:	da43      	bge.n	4085f6 <_realloc_r+0xbe>
  40856e:	4bc4      	ldr	r3, [pc, #784]	; (408880 <_realloc_r+0x348>)
  408570:	6899      	ldr	r1, [r3, #8]
  408572:	eb09 0004 	add.w	r0, r9, r4
  408576:	4288      	cmp	r0, r1
  408578:	f000 80b4 	beq.w	4086e4 <_realloc_r+0x1ac>
  40857c:	6843      	ldr	r3, [r0, #4]
  40857e:	f023 0101 	bic.w	r1, r3, #1
  408582:	4401      	add	r1, r0
  408584:	6849      	ldr	r1, [r1, #4]
  408586:	07c9      	lsls	r1, r1, #31
  408588:	d54c      	bpl.n	408624 <_realloc_r+0xec>
  40858a:	f01e 0f01 	tst.w	lr, #1
  40858e:	f000 809b 	beq.w	4086c8 <_realloc_r+0x190>
  408592:	4631      	mov	r1, r6
  408594:	4640      	mov	r0, r8
  408596:	f7ff f8af 	bl	4076f8 <_malloc_r>
  40859a:	4606      	mov	r6, r0
  40859c:	2800      	cmp	r0, #0
  40859e:	d03a      	beq.n	408616 <_realloc_r+0xde>
  4085a0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4085a4:	f023 0301 	bic.w	r3, r3, #1
  4085a8:	444b      	add	r3, r9
  4085aa:	f1a0 0208 	sub.w	r2, r0, #8
  4085ae:	429a      	cmp	r2, r3
  4085b0:	f000 8121 	beq.w	4087f6 <_realloc_r+0x2be>
  4085b4:	1f22      	subs	r2, r4, #4
  4085b6:	2a24      	cmp	r2, #36	; 0x24
  4085b8:	f200 8107 	bhi.w	4087ca <_realloc_r+0x292>
  4085bc:	2a13      	cmp	r2, #19
  4085be:	f200 80db 	bhi.w	408778 <_realloc_r+0x240>
  4085c2:	4603      	mov	r3, r0
  4085c4:	462a      	mov	r2, r5
  4085c6:	6811      	ldr	r1, [r2, #0]
  4085c8:	6019      	str	r1, [r3, #0]
  4085ca:	6851      	ldr	r1, [r2, #4]
  4085cc:	6059      	str	r1, [r3, #4]
  4085ce:	6892      	ldr	r2, [r2, #8]
  4085d0:	609a      	str	r2, [r3, #8]
  4085d2:	4629      	mov	r1, r5
  4085d4:	4640      	mov	r0, r8
  4085d6:	f7fe fd6b 	bl	4070b0 <_free_r>
  4085da:	e01c      	b.n	408616 <_realloc_r+0xde>
  4085dc:	f027 0707 	bic.w	r7, r7, #7
  4085e0:	2f00      	cmp	r7, #0
  4085e2:	463a      	mov	r2, r7
  4085e4:	dabf      	bge.n	408566 <_realloc_r+0x2e>
  4085e6:	2600      	movs	r6, #0
  4085e8:	230c      	movs	r3, #12
  4085ea:	4630      	mov	r0, r6
  4085ec:	f8c8 3000 	str.w	r3, [r8]
  4085f0:	b003      	add	sp, #12
  4085f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4085f6:	462e      	mov	r6, r5
  4085f8:	1be3      	subs	r3, r4, r7
  4085fa:	2b0f      	cmp	r3, #15
  4085fc:	d81e      	bhi.n	40863c <_realloc_r+0x104>
  4085fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
  408602:	f003 0301 	and.w	r3, r3, #1
  408606:	4323      	orrs	r3, r4
  408608:	444c      	add	r4, r9
  40860a:	f8c9 3004 	str.w	r3, [r9, #4]
  40860e:	6863      	ldr	r3, [r4, #4]
  408610:	f043 0301 	orr.w	r3, r3, #1
  408614:	6063      	str	r3, [r4, #4]
  408616:	4640      	mov	r0, r8
  408618:	f7ff fc8e 	bl	407f38 <__malloc_unlock>
  40861c:	4630      	mov	r0, r6
  40861e:	b003      	add	sp, #12
  408620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408624:	f023 0303 	bic.w	r3, r3, #3
  408628:	18e1      	adds	r1, r4, r3
  40862a:	4291      	cmp	r1, r2
  40862c:	db1f      	blt.n	40866e <_realloc_r+0x136>
  40862e:	68c3      	ldr	r3, [r0, #12]
  408630:	6882      	ldr	r2, [r0, #8]
  408632:	462e      	mov	r6, r5
  408634:	60d3      	str	r3, [r2, #12]
  408636:	460c      	mov	r4, r1
  408638:	609a      	str	r2, [r3, #8]
  40863a:	e7dd      	b.n	4085f8 <_realloc_r+0xc0>
  40863c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  408640:	eb09 0107 	add.w	r1, r9, r7
  408644:	f002 0201 	and.w	r2, r2, #1
  408648:	444c      	add	r4, r9
  40864a:	f043 0301 	orr.w	r3, r3, #1
  40864e:	4317      	orrs	r7, r2
  408650:	f8c9 7004 	str.w	r7, [r9, #4]
  408654:	604b      	str	r3, [r1, #4]
  408656:	6863      	ldr	r3, [r4, #4]
  408658:	f043 0301 	orr.w	r3, r3, #1
  40865c:	3108      	adds	r1, #8
  40865e:	6063      	str	r3, [r4, #4]
  408660:	4640      	mov	r0, r8
  408662:	f7fe fd25 	bl	4070b0 <_free_r>
  408666:	e7d6      	b.n	408616 <_realloc_r+0xde>
  408668:	4611      	mov	r1, r2
  40866a:	f7ff b845 	b.w	4076f8 <_malloc_r>
  40866e:	f01e 0f01 	tst.w	lr, #1
  408672:	d18e      	bne.n	408592 <_realloc_r+0x5a>
  408674:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408678:	eba9 0a01 	sub.w	sl, r9, r1
  40867c:	f8da 1004 	ldr.w	r1, [sl, #4]
  408680:	f021 0103 	bic.w	r1, r1, #3
  408684:	440b      	add	r3, r1
  408686:	4423      	add	r3, r4
  408688:	4293      	cmp	r3, r2
  40868a:	db25      	blt.n	4086d8 <_realloc_r+0x1a0>
  40868c:	68c2      	ldr	r2, [r0, #12]
  40868e:	6881      	ldr	r1, [r0, #8]
  408690:	4656      	mov	r6, sl
  408692:	60ca      	str	r2, [r1, #12]
  408694:	6091      	str	r1, [r2, #8]
  408696:	f8da 100c 	ldr.w	r1, [sl, #12]
  40869a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40869e:	1f22      	subs	r2, r4, #4
  4086a0:	2a24      	cmp	r2, #36	; 0x24
  4086a2:	60c1      	str	r1, [r0, #12]
  4086a4:	6088      	str	r0, [r1, #8]
  4086a6:	f200 8094 	bhi.w	4087d2 <_realloc_r+0x29a>
  4086aa:	2a13      	cmp	r2, #19
  4086ac:	d96f      	bls.n	40878e <_realloc_r+0x256>
  4086ae:	6829      	ldr	r1, [r5, #0]
  4086b0:	f8ca 1008 	str.w	r1, [sl, #8]
  4086b4:	6869      	ldr	r1, [r5, #4]
  4086b6:	f8ca 100c 	str.w	r1, [sl, #12]
  4086ba:	2a1b      	cmp	r2, #27
  4086bc:	f200 80a2 	bhi.w	408804 <_realloc_r+0x2cc>
  4086c0:	3508      	adds	r5, #8
  4086c2:	f10a 0210 	add.w	r2, sl, #16
  4086c6:	e063      	b.n	408790 <_realloc_r+0x258>
  4086c8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4086cc:	eba9 0a03 	sub.w	sl, r9, r3
  4086d0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4086d4:	f021 0103 	bic.w	r1, r1, #3
  4086d8:	1863      	adds	r3, r4, r1
  4086da:	4293      	cmp	r3, r2
  4086dc:	f6ff af59 	blt.w	408592 <_realloc_r+0x5a>
  4086e0:	4656      	mov	r6, sl
  4086e2:	e7d8      	b.n	408696 <_realloc_r+0x15e>
  4086e4:	6841      	ldr	r1, [r0, #4]
  4086e6:	f021 0b03 	bic.w	fp, r1, #3
  4086ea:	44a3      	add	fp, r4
  4086ec:	f107 0010 	add.w	r0, r7, #16
  4086f0:	4583      	cmp	fp, r0
  4086f2:	da56      	bge.n	4087a2 <_realloc_r+0x26a>
  4086f4:	f01e 0f01 	tst.w	lr, #1
  4086f8:	f47f af4b 	bne.w	408592 <_realloc_r+0x5a>
  4086fc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408700:	eba9 0a01 	sub.w	sl, r9, r1
  408704:	f8da 1004 	ldr.w	r1, [sl, #4]
  408708:	f021 0103 	bic.w	r1, r1, #3
  40870c:	448b      	add	fp, r1
  40870e:	4558      	cmp	r0, fp
  408710:	dce2      	bgt.n	4086d8 <_realloc_r+0x1a0>
  408712:	4656      	mov	r6, sl
  408714:	f8da 100c 	ldr.w	r1, [sl, #12]
  408718:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40871c:	1f22      	subs	r2, r4, #4
  40871e:	2a24      	cmp	r2, #36	; 0x24
  408720:	60c1      	str	r1, [r0, #12]
  408722:	6088      	str	r0, [r1, #8]
  408724:	f200 808f 	bhi.w	408846 <_realloc_r+0x30e>
  408728:	2a13      	cmp	r2, #19
  40872a:	f240 808a 	bls.w	408842 <_realloc_r+0x30a>
  40872e:	6829      	ldr	r1, [r5, #0]
  408730:	f8ca 1008 	str.w	r1, [sl, #8]
  408734:	6869      	ldr	r1, [r5, #4]
  408736:	f8ca 100c 	str.w	r1, [sl, #12]
  40873a:	2a1b      	cmp	r2, #27
  40873c:	f200 808a 	bhi.w	408854 <_realloc_r+0x31c>
  408740:	3508      	adds	r5, #8
  408742:	f10a 0210 	add.w	r2, sl, #16
  408746:	6829      	ldr	r1, [r5, #0]
  408748:	6011      	str	r1, [r2, #0]
  40874a:	6869      	ldr	r1, [r5, #4]
  40874c:	6051      	str	r1, [r2, #4]
  40874e:	68a9      	ldr	r1, [r5, #8]
  408750:	6091      	str	r1, [r2, #8]
  408752:	eb0a 0107 	add.w	r1, sl, r7
  408756:	ebab 0207 	sub.w	r2, fp, r7
  40875a:	f042 0201 	orr.w	r2, r2, #1
  40875e:	6099      	str	r1, [r3, #8]
  408760:	604a      	str	r2, [r1, #4]
  408762:	f8da 3004 	ldr.w	r3, [sl, #4]
  408766:	f003 0301 	and.w	r3, r3, #1
  40876a:	431f      	orrs	r7, r3
  40876c:	4640      	mov	r0, r8
  40876e:	f8ca 7004 	str.w	r7, [sl, #4]
  408772:	f7ff fbe1 	bl	407f38 <__malloc_unlock>
  408776:	e751      	b.n	40861c <_realloc_r+0xe4>
  408778:	682b      	ldr	r3, [r5, #0]
  40877a:	6003      	str	r3, [r0, #0]
  40877c:	686b      	ldr	r3, [r5, #4]
  40877e:	6043      	str	r3, [r0, #4]
  408780:	2a1b      	cmp	r2, #27
  408782:	d82d      	bhi.n	4087e0 <_realloc_r+0x2a8>
  408784:	f100 0308 	add.w	r3, r0, #8
  408788:	f105 0208 	add.w	r2, r5, #8
  40878c:	e71b      	b.n	4085c6 <_realloc_r+0x8e>
  40878e:	4632      	mov	r2, r6
  408790:	6829      	ldr	r1, [r5, #0]
  408792:	6011      	str	r1, [r2, #0]
  408794:	6869      	ldr	r1, [r5, #4]
  408796:	6051      	str	r1, [r2, #4]
  408798:	68a9      	ldr	r1, [r5, #8]
  40879a:	6091      	str	r1, [r2, #8]
  40879c:	461c      	mov	r4, r3
  40879e:	46d1      	mov	r9, sl
  4087a0:	e72a      	b.n	4085f8 <_realloc_r+0xc0>
  4087a2:	eb09 0107 	add.w	r1, r9, r7
  4087a6:	ebab 0b07 	sub.w	fp, fp, r7
  4087aa:	f04b 0201 	orr.w	r2, fp, #1
  4087ae:	6099      	str	r1, [r3, #8]
  4087b0:	604a      	str	r2, [r1, #4]
  4087b2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4087b6:	f003 0301 	and.w	r3, r3, #1
  4087ba:	431f      	orrs	r7, r3
  4087bc:	4640      	mov	r0, r8
  4087be:	f845 7c04 	str.w	r7, [r5, #-4]
  4087c2:	f7ff fbb9 	bl	407f38 <__malloc_unlock>
  4087c6:	462e      	mov	r6, r5
  4087c8:	e728      	b.n	40861c <_realloc_r+0xe4>
  4087ca:	4629      	mov	r1, r5
  4087cc:	f7ff fb4a 	bl	407e64 <memmove>
  4087d0:	e6ff      	b.n	4085d2 <_realloc_r+0x9a>
  4087d2:	4629      	mov	r1, r5
  4087d4:	4630      	mov	r0, r6
  4087d6:	461c      	mov	r4, r3
  4087d8:	46d1      	mov	r9, sl
  4087da:	f7ff fb43 	bl	407e64 <memmove>
  4087de:	e70b      	b.n	4085f8 <_realloc_r+0xc0>
  4087e0:	68ab      	ldr	r3, [r5, #8]
  4087e2:	6083      	str	r3, [r0, #8]
  4087e4:	68eb      	ldr	r3, [r5, #12]
  4087e6:	60c3      	str	r3, [r0, #12]
  4087e8:	2a24      	cmp	r2, #36	; 0x24
  4087ea:	d017      	beq.n	40881c <_realloc_r+0x2e4>
  4087ec:	f100 0310 	add.w	r3, r0, #16
  4087f0:	f105 0210 	add.w	r2, r5, #16
  4087f4:	e6e7      	b.n	4085c6 <_realloc_r+0x8e>
  4087f6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4087fa:	f023 0303 	bic.w	r3, r3, #3
  4087fe:	441c      	add	r4, r3
  408800:	462e      	mov	r6, r5
  408802:	e6f9      	b.n	4085f8 <_realloc_r+0xc0>
  408804:	68a9      	ldr	r1, [r5, #8]
  408806:	f8ca 1010 	str.w	r1, [sl, #16]
  40880a:	68e9      	ldr	r1, [r5, #12]
  40880c:	f8ca 1014 	str.w	r1, [sl, #20]
  408810:	2a24      	cmp	r2, #36	; 0x24
  408812:	d00c      	beq.n	40882e <_realloc_r+0x2f6>
  408814:	3510      	adds	r5, #16
  408816:	f10a 0218 	add.w	r2, sl, #24
  40881a:	e7b9      	b.n	408790 <_realloc_r+0x258>
  40881c:	692b      	ldr	r3, [r5, #16]
  40881e:	6103      	str	r3, [r0, #16]
  408820:	696b      	ldr	r3, [r5, #20]
  408822:	6143      	str	r3, [r0, #20]
  408824:	f105 0218 	add.w	r2, r5, #24
  408828:	f100 0318 	add.w	r3, r0, #24
  40882c:	e6cb      	b.n	4085c6 <_realloc_r+0x8e>
  40882e:	692a      	ldr	r2, [r5, #16]
  408830:	f8ca 2018 	str.w	r2, [sl, #24]
  408834:	696a      	ldr	r2, [r5, #20]
  408836:	f8ca 201c 	str.w	r2, [sl, #28]
  40883a:	3518      	adds	r5, #24
  40883c:	f10a 0220 	add.w	r2, sl, #32
  408840:	e7a6      	b.n	408790 <_realloc_r+0x258>
  408842:	4632      	mov	r2, r6
  408844:	e77f      	b.n	408746 <_realloc_r+0x20e>
  408846:	4629      	mov	r1, r5
  408848:	4630      	mov	r0, r6
  40884a:	9301      	str	r3, [sp, #4]
  40884c:	f7ff fb0a 	bl	407e64 <memmove>
  408850:	9b01      	ldr	r3, [sp, #4]
  408852:	e77e      	b.n	408752 <_realloc_r+0x21a>
  408854:	68a9      	ldr	r1, [r5, #8]
  408856:	f8ca 1010 	str.w	r1, [sl, #16]
  40885a:	68e9      	ldr	r1, [r5, #12]
  40885c:	f8ca 1014 	str.w	r1, [sl, #20]
  408860:	2a24      	cmp	r2, #36	; 0x24
  408862:	d003      	beq.n	40886c <_realloc_r+0x334>
  408864:	3510      	adds	r5, #16
  408866:	f10a 0218 	add.w	r2, sl, #24
  40886a:	e76c      	b.n	408746 <_realloc_r+0x20e>
  40886c:	692a      	ldr	r2, [r5, #16]
  40886e:	f8ca 2018 	str.w	r2, [sl, #24]
  408872:	696a      	ldr	r2, [r5, #20]
  408874:	f8ca 201c 	str.w	r2, [sl, #28]
  408878:	3518      	adds	r5, #24
  40887a:	f10a 0220 	add.w	r2, sl, #32
  40887e:	e762      	b.n	408746 <_realloc_r+0x20e>
  408880:	204005b0 	.word	0x204005b0

00408884 <_sbrk_r>:
  408884:	b538      	push	{r3, r4, r5, lr}
  408886:	4c07      	ldr	r4, [pc, #28]	; (4088a4 <_sbrk_r+0x20>)
  408888:	2300      	movs	r3, #0
  40888a:	4605      	mov	r5, r0
  40888c:	4608      	mov	r0, r1
  40888e:	6023      	str	r3, [r4, #0]
  408890:	f7f9 fe00 	bl	402494 <_sbrk>
  408894:	1c43      	adds	r3, r0, #1
  408896:	d000      	beq.n	40889a <_sbrk_r+0x16>
  408898:	bd38      	pop	{r3, r4, r5, pc}
  40889a:	6823      	ldr	r3, [r4, #0]
  40889c:	2b00      	cmp	r3, #0
  40889e:	d0fb      	beq.n	408898 <_sbrk_r+0x14>
  4088a0:	602b      	str	r3, [r5, #0]
  4088a2:	bd38      	pop	{r3, r4, r5, pc}
  4088a4:	20400bec 	.word	0x20400bec

004088a8 <__sread>:
  4088a8:	b510      	push	{r4, lr}
  4088aa:	460c      	mov	r4, r1
  4088ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4088b0:	f000 faa4 	bl	408dfc <_read_r>
  4088b4:	2800      	cmp	r0, #0
  4088b6:	db03      	blt.n	4088c0 <__sread+0x18>
  4088b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4088ba:	4403      	add	r3, r0
  4088bc:	6523      	str	r3, [r4, #80]	; 0x50
  4088be:	bd10      	pop	{r4, pc}
  4088c0:	89a3      	ldrh	r3, [r4, #12]
  4088c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4088c6:	81a3      	strh	r3, [r4, #12]
  4088c8:	bd10      	pop	{r4, pc}
  4088ca:	bf00      	nop

004088cc <__swrite>:
  4088cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4088d0:	4616      	mov	r6, r2
  4088d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4088d6:	461f      	mov	r7, r3
  4088d8:	05d3      	lsls	r3, r2, #23
  4088da:	460c      	mov	r4, r1
  4088dc:	4605      	mov	r5, r0
  4088de:	d507      	bpl.n	4088f0 <__swrite+0x24>
  4088e0:	2200      	movs	r2, #0
  4088e2:	2302      	movs	r3, #2
  4088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4088e8:	f000 fa72 	bl	408dd0 <_lseek_r>
  4088ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4088f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4088f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4088f8:	81a2      	strh	r2, [r4, #12]
  4088fa:	463b      	mov	r3, r7
  4088fc:	4632      	mov	r2, r6
  4088fe:	4628      	mov	r0, r5
  408900:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408904:	f000 b922 	b.w	408b4c <_write_r>

00408908 <__sseek>:
  408908:	b510      	push	{r4, lr}
  40890a:	460c      	mov	r4, r1
  40890c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408910:	f000 fa5e 	bl	408dd0 <_lseek_r>
  408914:	89a3      	ldrh	r3, [r4, #12]
  408916:	1c42      	adds	r2, r0, #1
  408918:	bf0e      	itee	eq
  40891a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40891e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408922:	6520      	strne	r0, [r4, #80]	; 0x50
  408924:	81a3      	strh	r3, [r4, #12]
  408926:	bd10      	pop	{r4, pc}

00408928 <__sclose>:
  408928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40892c:	f000 b9b6 	b.w	408c9c <_close_r>

00408930 <__ssprint_r>:
  408930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408934:	6893      	ldr	r3, [r2, #8]
  408936:	b083      	sub	sp, #12
  408938:	4690      	mov	r8, r2
  40893a:	2b00      	cmp	r3, #0
  40893c:	d070      	beq.n	408a20 <__ssprint_r+0xf0>
  40893e:	4682      	mov	sl, r0
  408940:	460c      	mov	r4, r1
  408942:	6817      	ldr	r7, [r2, #0]
  408944:	688d      	ldr	r5, [r1, #8]
  408946:	6808      	ldr	r0, [r1, #0]
  408948:	e042      	b.n	4089d0 <__ssprint_r+0xa0>
  40894a:	89a3      	ldrh	r3, [r4, #12]
  40894c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408950:	d02e      	beq.n	4089b0 <__ssprint_r+0x80>
  408952:	6965      	ldr	r5, [r4, #20]
  408954:	6921      	ldr	r1, [r4, #16]
  408956:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40895a:	eba0 0b01 	sub.w	fp, r0, r1
  40895e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  408962:	f10b 0001 	add.w	r0, fp, #1
  408966:	106d      	asrs	r5, r5, #1
  408968:	4430      	add	r0, r6
  40896a:	42a8      	cmp	r0, r5
  40896c:	462a      	mov	r2, r5
  40896e:	bf84      	itt	hi
  408970:	4605      	movhi	r5, r0
  408972:	462a      	movhi	r2, r5
  408974:	055b      	lsls	r3, r3, #21
  408976:	d538      	bpl.n	4089ea <__ssprint_r+0xba>
  408978:	4611      	mov	r1, r2
  40897a:	4650      	mov	r0, sl
  40897c:	f7fe febc 	bl	4076f8 <_malloc_r>
  408980:	2800      	cmp	r0, #0
  408982:	d03c      	beq.n	4089fe <__ssprint_r+0xce>
  408984:	465a      	mov	r2, fp
  408986:	6921      	ldr	r1, [r4, #16]
  408988:	9001      	str	r0, [sp, #4]
  40898a:	f7ff f9d1 	bl	407d30 <memcpy>
  40898e:	89a2      	ldrh	r2, [r4, #12]
  408990:	9b01      	ldr	r3, [sp, #4]
  408992:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408996:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40899a:	81a2      	strh	r2, [r4, #12]
  40899c:	eba5 020b 	sub.w	r2, r5, fp
  4089a0:	eb03 000b 	add.w	r0, r3, fp
  4089a4:	6165      	str	r5, [r4, #20]
  4089a6:	6123      	str	r3, [r4, #16]
  4089a8:	6020      	str	r0, [r4, #0]
  4089aa:	60a2      	str	r2, [r4, #8]
  4089ac:	4635      	mov	r5, r6
  4089ae:	46b3      	mov	fp, r6
  4089b0:	465a      	mov	r2, fp
  4089b2:	4649      	mov	r1, r9
  4089b4:	f7ff fa56 	bl	407e64 <memmove>
  4089b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4089bc:	68a2      	ldr	r2, [r4, #8]
  4089be:	6820      	ldr	r0, [r4, #0]
  4089c0:	1b55      	subs	r5, r2, r5
  4089c2:	4458      	add	r0, fp
  4089c4:	1b9e      	subs	r6, r3, r6
  4089c6:	60a5      	str	r5, [r4, #8]
  4089c8:	6020      	str	r0, [r4, #0]
  4089ca:	f8c8 6008 	str.w	r6, [r8, #8]
  4089ce:	b33e      	cbz	r6, 408a20 <__ssprint_r+0xf0>
  4089d0:	687e      	ldr	r6, [r7, #4]
  4089d2:	463b      	mov	r3, r7
  4089d4:	3708      	adds	r7, #8
  4089d6:	2e00      	cmp	r6, #0
  4089d8:	d0fa      	beq.n	4089d0 <__ssprint_r+0xa0>
  4089da:	42ae      	cmp	r6, r5
  4089dc:	f8d3 9000 	ldr.w	r9, [r3]
  4089e0:	46ab      	mov	fp, r5
  4089e2:	d2b2      	bcs.n	40894a <__ssprint_r+0x1a>
  4089e4:	4635      	mov	r5, r6
  4089e6:	46b3      	mov	fp, r6
  4089e8:	e7e2      	b.n	4089b0 <__ssprint_r+0x80>
  4089ea:	4650      	mov	r0, sl
  4089ec:	f7ff fda4 	bl	408538 <_realloc_r>
  4089f0:	4603      	mov	r3, r0
  4089f2:	2800      	cmp	r0, #0
  4089f4:	d1d2      	bne.n	40899c <__ssprint_r+0x6c>
  4089f6:	6921      	ldr	r1, [r4, #16]
  4089f8:	4650      	mov	r0, sl
  4089fa:	f7fe fb59 	bl	4070b0 <_free_r>
  4089fe:	230c      	movs	r3, #12
  408a00:	f8ca 3000 	str.w	r3, [sl]
  408a04:	89a3      	ldrh	r3, [r4, #12]
  408a06:	2200      	movs	r2, #0
  408a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408a0c:	f04f 30ff 	mov.w	r0, #4294967295
  408a10:	81a3      	strh	r3, [r4, #12]
  408a12:	f8c8 2008 	str.w	r2, [r8, #8]
  408a16:	f8c8 2004 	str.w	r2, [r8, #4]
  408a1a:	b003      	add	sp, #12
  408a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a20:	2000      	movs	r0, #0
  408a22:	f8c8 0004 	str.w	r0, [r8, #4]
  408a26:	b003      	add	sp, #12
  408a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408a2c <__swbuf_r>:
  408a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408a2e:	460d      	mov	r5, r1
  408a30:	4614      	mov	r4, r2
  408a32:	4606      	mov	r6, r0
  408a34:	b110      	cbz	r0, 408a3c <__swbuf_r+0x10>
  408a36:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408a38:	2b00      	cmp	r3, #0
  408a3a:	d04b      	beq.n	408ad4 <__swbuf_r+0xa8>
  408a3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408a40:	69a3      	ldr	r3, [r4, #24]
  408a42:	60a3      	str	r3, [r4, #8]
  408a44:	b291      	uxth	r1, r2
  408a46:	0708      	lsls	r0, r1, #28
  408a48:	d539      	bpl.n	408abe <__swbuf_r+0x92>
  408a4a:	6923      	ldr	r3, [r4, #16]
  408a4c:	2b00      	cmp	r3, #0
  408a4e:	d036      	beq.n	408abe <__swbuf_r+0x92>
  408a50:	b2ed      	uxtb	r5, r5
  408a52:	0489      	lsls	r1, r1, #18
  408a54:	462f      	mov	r7, r5
  408a56:	d515      	bpl.n	408a84 <__swbuf_r+0x58>
  408a58:	6822      	ldr	r2, [r4, #0]
  408a5a:	6961      	ldr	r1, [r4, #20]
  408a5c:	1ad3      	subs	r3, r2, r3
  408a5e:	428b      	cmp	r3, r1
  408a60:	da1c      	bge.n	408a9c <__swbuf_r+0x70>
  408a62:	3301      	adds	r3, #1
  408a64:	68a1      	ldr	r1, [r4, #8]
  408a66:	1c50      	adds	r0, r2, #1
  408a68:	3901      	subs	r1, #1
  408a6a:	60a1      	str	r1, [r4, #8]
  408a6c:	6020      	str	r0, [r4, #0]
  408a6e:	7015      	strb	r5, [r2, #0]
  408a70:	6962      	ldr	r2, [r4, #20]
  408a72:	429a      	cmp	r2, r3
  408a74:	d01a      	beq.n	408aac <__swbuf_r+0x80>
  408a76:	89a3      	ldrh	r3, [r4, #12]
  408a78:	07db      	lsls	r3, r3, #31
  408a7a:	d501      	bpl.n	408a80 <__swbuf_r+0x54>
  408a7c:	2d0a      	cmp	r5, #10
  408a7e:	d015      	beq.n	408aac <__swbuf_r+0x80>
  408a80:	4638      	mov	r0, r7
  408a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408a84:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408a86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408a8a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408a8e:	81a2      	strh	r2, [r4, #12]
  408a90:	6822      	ldr	r2, [r4, #0]
  408a92:	6661      	str	r1, [r4, #100]	; 0x64
  408a94:	6961      	ldr	r1, [r4, #20]
  408a96:	1ad3      	subs	r3, r2, r3
  408a98:	428b      	cmp	r3, r1
  408a9a:	dbe2      	blt.n	408a62 <__swbuf_r+0x36>
  408a9c:	4621      	mov	r1, r4
  408a9e:	4630      	mov	r0, r6
  408aa0:	f7fe f988 	bl	406db4 <_fflush_r>
  408aa4:	b940      	cbnz	r0, 408ab8 <__swbuf_r+0x8c>
  408aa6:	6822      	ldr	r2, [r4, #0]
  408aa8:	2301      	movs	r3, #1
  408aaa:	e7db      	b.n	408a64 <__swbuf_r+0x38>
  408aac:	4621      	mov	r1, r4
  408aae:	4630      	mov	r0, r6
  408ab0:	f7fe f980 	bl	406db4 <_fflush_r>
  408ab4:	2800      	cmp	r0, #0
  408ab6:	d0e3      	beq.n	408a80 <__swbuf_r+0x54>
  408ab8:	f04f 37ff 	mov.w	r7, #4294967295
  408abc:	e7e0      	b.n	408a80 <__swbuf_r+0x54>
  408abe:	4621      	mov	r1, r4
  408ac0:	4630      	mov	r0, r6
  408ac2:	f7fd f8a3 	bl	405c0c <__swsetup_r>
  408ac6:	2800      	cmp	r0, #0
  408ac8:	d1f6      	bne.n	408ab8 <__swbuf_r+0x8c>
  408aca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408ace:	6923      	ldr	r3, [r4, #16]
  408ad0:	b291      	uxth	r1, r2
  408ad2:	e7bd      	b.n	408a50 <__swbuf_r+0x24>
  408ad4:	f7fe f9c6 	bl	406e64 <__sinit>
  408ad8:	e7b0      	b.n	408a3c <__swbuf_r+0x10>
  408ada:	bf00      	nop

00408adc <_wcrtomb_r>:
  408adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  408ade:	4606      	mov	r6, r0
  408ae0:	b085      	sub	sp, #20
  408ae2:	461f      	mov	r7, r3
  408ae4:	b189      	cbz	r1, 408b0a <_wcrtomb_r+0x2e>
  408ae6:	4c10      	ldr	r4, [pc, #64]	; (408b28 <_wcrtomb_r+0x4c>)
  408ae8:	4d10      	ldr	r5, [pc, #64]	; (408b2c <_wcrtomb_r+0x50>)
  408aea:	6824      	ldr	r4, [r4, #0]
  408aec:	6b64      	ldr	r4, [r4, #52]	; 0x34
  408aee:	2c00      	cmp	r4, #0
  408af0:	bf08      	it	eq
  408af2:	462c      	moveq	r4, r5
  408af4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408af8:	47a0      	blx	r4
  408afa:	1c43      	adds	r3, r0, #1
  408afc:	d103      	bne.n	408b06 <_wcrtomb_r+0x2a>
  408afe:	2200      	movs	r2, #0
  408b00:	238a      	movs	r3, #138	; 0x8a
  408b02:	603a      	str	r2, [r7, #0]
  408b04:	6033      	str	r3, [r6, #0]
  408b06:	b005      	add	sp, #20
  408b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408b0a:	460c      	mov	r4, r1
  408b0c:	4906      	ldr	r1, [pc, #24]	; (408b28 <_wcrtomb_r+0x4c>)
  408b0e:	4a07      	ldr	r2, [pc, #28]	; (408b2c <_wcrtomb_r+0x50>)
  408b10:	6809      	ldr	r1, [r1, #0]
  408b12:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408b14:	2900      	cmp	r1, #0
  408b16:	bf08      	it	eq
  408b18:	4611      	moveq	r1, r2
  408b1a:	4622      	mov	r2, r4
  408b1c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408b20:	a901      	add	r1, sp, #4
  408b22:	47a0      	blx	r4
  408b24:	e7e9      	b.n	408afa <_wcrtomb_r+0x1e>
  408b26:	bf00      	nop
  408b28:	20400014 	.word	0x20400014
  408b2c:	20400444 	.word	0x20400444

00408b30 <__ascii_wctomb>:
  408b30:	b121      	cbz	r1, 408b3c <__ascii_wctomb+0xc>
  408b32:	2aff      	cmp	r2, #255	; 0xff
  408b34:	d804      	bhi.n	408b40 <__ascii_wctomb+0x10>
  408b36:	700a      	strb	r2, [r1, #0]
  408b38:	2001      	movs	r0, #1
  408b3a:	4770      	bx	lr
  408b3c:	4608      	mov	r0, r1
  408b3e:	4770      	bx	lr
  408b40:	238a      	movs	r3, #138	; 0x8a
  408b42:	6003      	str	r3, [r0, #0]
  408b44:	f04f 30ff 	mov.w	r0, #4294967295
  408b48:	4770      	bx	lr
  408b4a:	bf00      	nop

00408b4c <_write_r>:
  408b4c:	b570      	push	{r4, r5, r6, lr}
  408b4e:	460d      	mov	r5, r1
  408b50:	4c08      	ldr	r4, [pc, #32]	; (408b74 <_write_r+0x28>)
  408b52:	4611      	mov	r1, r2
  408b54:	4606      	mov	r6, r0
  408b56:	461a      	mov	r2, r3
  408b58:	4628      	mov	r0, r5
  408b5a:	2300      	movs	r3, #0
  408b5c:	6023      	str	r3, [r4, #0]
  408b5e:	f7f7 fb4f 	bl	400200 <_write>
  408b62:	1c43      	adds	r3, r0, #1
  408b64:	d000      	beq.n	408b68 <_write_r+0x1c>
  408b66:	bd70      	pop	{r4, r5, r6, pc}
  408b68:	6823      	ldr	r3, [r4, #0]
  408b6a:	2b00      	cmp	r3, #0
  408b6c:	d0fb      	beq.n	408b66 <_write_r+0x1a>
  408b6e:	6033      	str	r3, [r6, #0]
  408b70:	bd70      	pop	{r4, r5, r6, pc}
  408b72:	bf00      	nop
  408b74:	20400bec 	.word	0x20400bec

00408b78 <__register_exitproc>:
  408b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408b7c:	4d2c      	ldr	r5, [pc, #176]	; (408c30 <__register_exitproc+0xb8>)
  408b7e:	4606      	mov	r6, r0
  408b80:	6828      	ldr	r0, [r5, #0]
  408b82:	4698      	mov	r8, r3
  408b84:	460f      	mov	r7, r1
  408b86:	4691      	mov	r9, r2
  408b88:	f7fe fd3a 	bl	407600 <__retarget_lock_acquire_recursive>
  408b8c:	4b29      	ldr	r3, [pc, #164]	; (408c34 <__register_exitproc+0xbc>)
  408b8e:	681c      	ldr	r4, [r3, #0]
  408b90:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  408b94:	2b00      	cmp	r3, #0
  408b96:	d03e      	beq.n	408c16 <__register_exitproc+0x9e>
  408b98:	685a      	ldr	r2, [r3, #4]
  408b9a:	2a1f      	cmp	r2, #31
  408b9c:	dc1c      	bgt.n	408bd8 <__register_exitproc+0x60>
  408b9e:	f102 0e01 	add.w	lr, r2, #1
  408ba2:	b176      	cbz	r6, 408bc2 <__register_exitproc+0x4a>
  408ba4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  408ba8:	2401      	movs	r4, #1
  408baa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  408bae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  408bb2:	4094      	lsls	r4, r2
  408bb4:	4320      	orrs	r0, r4
  408bb6:	2e02      	cmp	r6, #2
  408bb8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  408bbc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  408bc0:	d023      	beq.n	408c0a <__register_exitproc+0x92>
  408bc2:	3202      	adds	r2, #2
  408bc4:	f8c3 e004 	str.w	lr, [r3, #4]
  408bc8:	6828      	ldr	r0, [r5, #0]
  408bca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  408bce:	f7fe fd19 	bl	407604 <__retarget_lock_release_recursive>
  408bd2:	2000      	movs	r0, #0
  408bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408bd8:	4b17      	ldr	r3, [pc, #92]	; (408c38 <__register_exitproc+0xc0>)
  408bda:	b30b      	cbz	r3, 408c20 <__register_exitproc+0xa8>
  408bdc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408be0:	f3af 8000 	nop.w
  408be4:	4603      	mov	r3, r0
  408be6:	b1d8      	cbz	r0, 408c20 <__register_exitproc+0xa8>
  408be8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408bec:	6002      	str	r2, [r0, #0]
  408bee:	2100      	movs	r1, #0
  408bf0:	6041      	str	r1, [r0, #4]
  408bf2:	460a      	mov	r2, r1
  408bf4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408bf8:	f04f 0e01 	mov.w	lr, #1
  408bfc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408c00:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408c04:	2e00      	cmp	r6, #0
  408c06:	d0dc      	beq.n	408bc2 <__register_exitproc+0x4a>
  408c08:	e7cc      	b.n	408ba4 <__register_exitproc+0x2c>
  408c0a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  408c0e:	430c      	orrs	r4, r1
  408c10:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408c14:	e7d5      	b.n	408bc2 <__register_exitproc+0x4a>
  408c16:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  408c1a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  408c1e:	e7bb      	b.n	408b98 <__register_exitproc+0x20>
  408c20:	6828      	ldr	r0, [r5, #0]
  408c22:	f7fe fcef 	bl	407604 <__retarget_lock_release_recursive>
  408c26:	f04f 30ff 	mov.w	r0, #4294967295
  408c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408c2e:	bf00      	nop
  408c30:	20400440 	.word	0x20400440
  408c34:	004098ac 	.word	0x004098ac
  408c38:	00000000 	.word	0x00000000

00408c3c <_calloc_r>:
  408c3c:	b510      	push	{r4, lr}
  408c3e:	fb02 f101 	mul.w	r1, r2, r1
  408c42:	f7fe fd59 	bl	4076f8 <_malloc_r>
  408c46:	4604      	mov	r4, r0
  408c48:	b1d8      	cbz	r0, 408c82 <_calloc_r+0x46>
  408c4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408c4e:	f022 0203 	bic.w	r2, r2, #3
  408c52:	3a04      	subs	r2, #4
  408c54:	2a24      	cmp	r2, #36	; 0x24
  408c56:	d818      	bhi.n	408c8a <_calloc_r+0x4e>
  408c58:	2a13      	cmp	r2, #19
  408c5a:	d914      	bls.n	408c86 <_calloc_r+0x4a>
  408c5c:	2300      	movs	r3, #0
  408c5e:	2a1b      	cmp	r2, #27
  408c60:	6003      	str	r3, [r0, #0]
  408c62:	6043      	str	r3, [r0, #4]
  408c64:	d916      	bls.n	408c94 <_calloc_r+0x58>
  408c66:	2a24      	cmp	r2, #36	; 0x24
  408c68:	6083      	str	r3, [r0, #8]
  408c6a:	60c3      	str	r3, [r0, #12]
  408c6c:	bf11      	iteee	ne
  408c6e:	f100 0210 	addne.w	r2, r0, #16
  408c72:	6103      	streq	r3, [r0, #16]
  408c74:	6143      	streq	r3, [r0, #20]
  408c76:	f100 0218 	addeq.w	r2, r0, #24
  408c7a:	2300      	movs	r3, #0
  408c7c:	6013      	str	r3, [r2, #0]
  408c7e:	6053      	str	r3, [r2, #4]
  408c80:	6093      	str	r3, [r2, #8]
  408c82:	4620      	mov	r0, r4
  408c84:	bd10      	pop	{r4, pc}
  408c86:	4602      	mov	r2, r0
  408c88:	e7f7      	b.n	408c7a <_calloc_r+0x3e>
  408c8a:	2100      	movs	r1, #0
  408c8c:	f7fa fd8a 	bl	4037a4 <memset>
  408c90:	4620      	mov	r0, r4
  408c92:	bd10      	pop	{r4, pc}
  408c94:	f100 0208 	add.w	r2, r0, #8
  408c98:	e7ef      	b.n	408c7a <_calloc_r+0x3e>
  408c9a:	bf00      	nop

00408c9c <_close_r>:
  408c9c:	b538      	push	{r3, r4, r5, lr}
  408c9e:	4c07      	ldr	r4, [pc, #28]	; (408cbc <_close_r+0x20>)
  408ca0:	2300      	movs	r3, #0
  408ca2:	4605      	mov	r5, r0
  408ca4:	4608      	mov	r0, r1
  408ca6:	6023      	str	r3, [r4, #0]
  408ca8:	f7f9 fc20 	bl	4024ec <_close>
  408cac:	1c43      	adds	r3, r0, #1
  408cae:	d000      	beq.n	408cb2 <_close_r+0x16>
  408cb0:	bd38      	pop	{r3, r4, r5, pc}
  408cb2:	6823      	ldr	r3, [r4, #0]
  408cb4:	2b00      	cmp	r3, #0
  408cb6:	d0fb      	beq.n	408cb0 <_close_r+0x14>
  408cb8:	602b      	str	r3, [r5, #0]
  408cba:	bd38      	pop	{r3, r4, r5, pc}
  408cbc:	20400bec 	.word	0x20400bec

00408cc0 <_fclose_r>:
  408cc0:	b570      	push	{r4, r5, r6, lr}
  408cc2:	b159      	cbz	r1, 408cdc <_fclose_r+0x1c>
  408cc4:	4605      	mov	r5, r0
  408cc6:	460c      	mov	r4, r1
  408cc8:	b110      	cbz	r0, 408cd0 <_fclose_r+0x10>
  408cca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408ccc:	2b00      	cmp	r3, #0
  408cce:	d03c      	beq.n	408d4a <_fclose_r+0x8a>
  408cd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408cd2:	07d8      	lsls	r0, r3, #31
  408cd4:	d505      	bpl.n	408ce2 <_fclose_r+0x22>
  408cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408cda:	b92b      	cbnz	r3, 408ce8 <_fclose_r+0x28>
  408cdc:	2600      	movs	r6, #0
  408cde:	4630      	mov	r0, r6
  408ce0:	bd70      	pop	{r4, r5, r6, pc}
  408ce2:	89a3      	ldrh	r3, [r4, #12]
  408ce4:	0599      	lsls	r1, r3, #22
  408ce6:	d53c      	bpl.n	408d62 <_fclose_r+0xa2>
  408ce8:	4621      	mov	r1, r4
  408cea:	4628      	mov	r0, r5
  408cec:	f7fd ffc2 	bl	406c74 <__sflush_r>
  408cf0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408cf2:	4606      	mov	r6, r0
  408cf4:	b133      	cbz	r3, 408d04 <_fclose_r+0x44>
  408cf6:	69e1      	ldr	r1, [r4, #28]
  408cf8:	4628      	mov	r0, r5
  408cfa:	4798      	blx	r3
  408cfc:	2800      	cmp	r0, #0
  408cfe:	bfb8      	it	lt
  408d00:	f04f 36ff 	movlt.w	r6, #4294967295
  408d04:	89a3      	ldrh	r3, [r4, #12]
  408d06:	061a      	lsls	r2, r3, #24
  408d08:	d422      	bmi.n	408d50 <_fclose_r+0x90>
  408d0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408d0c:	b141      	cbz	r1, 408d20 <_fclose_r+0x60>
  408d0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408d12:	4299      	cmp	r1, r3
  408d14:	d002      	beq.n	408d1c <_fclose_r+0x5c>
  408d16:	4628      	mov	r0, r5
  408d18:	f7fe f9ca 	bl	4070b0 <_free_r>
  408d1c:	2300      	movs	r3, #0
  408d1e:	6323      	str	r3, [r4, #48]	; 0x30
  408d20:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408d22:	b121      	cbz	r1, 408d2e <_fclose_r+0x6e>
  408d24:	4628      	mov	r0, r5
  408d26:	f7fe f9c3 	bl	4070b0 <_free_r>
  408d2a:	2300      	movs	r3, #0
  408d2c:	6463      	str	r3, [r4, #68]	; 0x44
  408d2e:	f7fe f8c5 	bl	406ebc <__sfp_lock_acquire>
  408d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408d34:	2200      	movs	r2, #0
  408d36:	07db      	lsls	r3, r3, #31
  408d38:	81a2      	strh	r2, [r4, #12]
  408d3a:	d50e      	bpl.n	408d5a <_fclose_r+0x9a>
  408d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408d3e:	f7fe fc5d 	bl	4075fc <__retarget_lock_close_recursive>
  408d42:	f7fe f8c1 	bl	406ec8 <__sfp_lock_release>
  408d46:	4630      	mov	r0, r6
  408d48:	bd70      	pop	{r4, r5, r6, pc}
  408d4a:	f7fe f88b 	bl	406e64 <__sinit>
  408d4e:	e7bf      	b.n	408cd0 <_fclose_r+0x10>
  408d50:	6921      	ldr	r1, [r4, #16]
  408d52:	4628      	mov	r0, r5
  408d54:	f7fe f9ac 	bl	4070b0 <_free_r>
  408d58:	e7d7      	b.n	408d0a <_fclose_r+0x4a>
  408d5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408d5c:	f7fe fc52 	bl	407604 <__retarget_lock_release_recursive>
  408d60:	e7ec      	b.n	408d3c <_fclose_r+0x7c>
  408d62:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408d64:	f7fe fc4c 	bl	407600 <__retarget_lock_acquire_recursive>
  408d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408d6c:	2b00      	cmp	r3, #0
  408d6e:	d1bb      	bne.n	408ce8 <_fclose_r+0x28>
  408d70:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408d72:	f016 0601 	ands.w	r6, r6, #1
  408d76:	d1b1      	bne.n	408cdc <_fclose_r+0x1c>
  408d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408d7a:	f7fe fc43 	bl	407604 <__retarget_lock_release_recursive>
  408d7e:	4630      	mov	r0, r6
  408d80:	bd70      	pop	{r4, r5, r6, pc}
  408d82:	bf00      	nop

00408d84 <_fstat_r>:
  408d84:	b538      	push	{r3, r4, r5, lr}
  408d86:	460b      	mov	r3, r1
  408d88:	4c07      	ldr	r4, [pc, #28]	; (408da8 <_fstat_r+0x24>)
  408d8a:	4605      	mov	r5, r0
  408d8c:	4611      	mov	r1, r2
  408d8e:	4618      	mov	r0, r3
  408d90:	2300      	movs	r3, #0
  408d92:	6023      	str	r3, [r4, #0]
  408d94:	f7f9 fbb6 	bl	402504 <_fstat>
  408d98:	1c43      	adds	r3, r0, #1
  408d9a:	d000      	beq.n	408d9e <_fstat_r+0x1a>
  408d9c:	bd38      	pop	{r3, r4, r5, pc}
  408d9e:	6823      	ldr	r3, [r4, #0]
  408da0:	2b00      	cmp	r3, #0
  408da2:	d0fb      	beq.n	408d9c <_fstat_r+0x18>
  408da4:	602b      	str	r3, [r5, #0]
  408da6:	bd38      	pop	{r3, r4, r5, pc}
  408da8:	20400bec 	.word	0x20400bec

00408dac <_isatty_r>:
  408dac:	b538      	push	{r3, r4, r5, lr}
  408dae:	4c07      	ldr	r4, [pc, #28]	; (408dcc <_isatty_r+0x20>)
  408db0:	2300      	movs	r3, #0
  408db2:	4605      	mov	r5, r0
  408db4:	4608      	mov	r0, r1
  408db6:	6023      	str	r3, [r4, #0]
  408db8:	f7f9 fbb4 	bl	402524 <_isatty>
  408dbc:	1c43      	adds	r3, r0, #1
  408dbe:	d000      	beq.n	408dc2 <_isatty_r+0x16>
  408dc0:	bd38      	pop	{r3, r4, r5, pc}
  408dc2:	6823      	ldr	r3, [r4, #0]
  408dc4:	2b00      	cmp	r3, #0
  408dc6:	d0fb      	beq.n	408dc0 <_isatty_r+0x14>
  408dc8:	602b      	str	r3, [r5, #0]
  408dca:	bd38      	pop	{r3, r4, r5, pc}
  408dcc:	20400bec 	.word	0x20400bec

00408dd0 <_lseek_r>:
  408dd0:	b570      	push	{r4, r5, r6, lr}
  408dd2:	460d      	mov	r5, r1
  408dd4:	4c08      	ldr	r4, [pc, #32]	; (408df8 <_lseek_r+0x28>)
  408dd6:	4611      	mov	r1, r2
  408dd8:	4606      	mov	r6, r0
  408dda:	461a      	mov	r2, r3
  408ddc:	4628      	mov	r0, r5
  408dde:	2300      	movs	r3, #0
  408de0:	6023      	str	r3, [r4, #0]
  408de2:	f7f9 fbaa 	bl	40253a <_lseek>
  408de6:	1c43      	adds	r3, r0, #1
  408de8:	d000      	beq.n	408dec <_lseek_r+0x1c>
  408dea:	bd70      	pop	{r4, r5, r6, pc}
  408dec:	6823      	ldr	r3, [r4, #0]
  408dee:	2b00      	cmp	r3, #0
  408df0:	d0fb      	beq.n	408dea <_lseek_r+0x1a>
  408df2:	6033      	str	r3, [r6, #0]
  408df4:	bd70      	pop	{r4, r5, r6, pc}
  408df6:	bf00      	nop
  408df8:	20400bec 	.word	0x20400bec

00408dfc <_read_r>:
  408dfc:	b570      	push	{r4, r5, r6, lr}
  408dfe:	460d      	mov	r5, r1
  408e00:	4c08      	ldr	r4, [pc, #32]	; (408e24 <_read_r+0x28>)
  408e02:	4611      	mov	r1, r2
  408e04:	4606      	mov	r6, r0
  408e06:	461a      	mov	r2, r3
  408e08:	4628      	mov	r0, r5
  408e0a:	2300      	movs	r3, #0
  408e0c:	6023      	str	r3, [r4, #0]
  408e0e:	f7f7 f9cd 	bl	4001ac <_read>
  408e12:	1c43      	adds	r3, r0, #1
  408e14:	d000      	beq.n	408e18 <_read_r+0x1c>
  408e16:	bd70      	pop	{r4, r5, r6, pc}
  408e18:	6823      	ldr	r3, [r4, #0]
  408e1a:	2b00      	cmp	r3, #0
  408e1c:	d0fb      	beq.n	408e16 <_read_r+0x1a>
  408e1e:	6033      	str	r3, [r6, #0]
  408e20:	bd70      	pop	{r4, r5, r6, pc}
  408e22:	bf00      	nop
  408e24:	20400bec 	.word	0x20400bec

00408e28 <__aeabi_drsub>:
  408e28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408e2c:	e002      	b.n	408e34 <__adddf3>
  408e2e:	bf00      	nop

00408e30 <__aeabi_dsub>:
  408e30:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408e34 <__adddf3>:
  408e34:	b530      	push	{r4, r5, lr}
  408e36:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408e3a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  408e3e:	ea94 0f05 	teq	r4, r5
  408e42:	bf08      	it	eq
  408e44:	ea90 0f02 	teqeq	r0, r2
  408e48:	bf1f      	itttt	ne
  408e4a:	ea54 0c00 	orrsne.w	ip, r4, r0
  408e4e:	ea55 0c02 	orrsne.w	ip, r5, r2
  408e52:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408e56:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408e5a:	f000 80e2 	beq.w	409022 <__adddf3+0x1ee>
  408e5e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  408e62:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408e66:	bfb8      	it	lt
  408e68:	426d      	neglt	r5, r5
  408e6a:	dd0c      	ble.n	408e86 <__adddf3+0x52>
  408e6c:	442c      	add	r4, r5
  408e6e:	ea80 0202 	eor.w	r2, r0, r2
  408e72:	ea81 0303 	eor.w	r3, r1, r3
  408e76:	ea82 0000 	eor.w	r0, r2, r0
  408e7a:	ea83 0101 	eor.w	r1, r3, r1
  408e7e:	ea80 0202 	eor.w	r2, r0, r2
  408e82:	ea81 0303 	eor.w	r3, r1, r3
  408e86:	2d36      	cmp	r5, #54	; 0x36
  408e88:	bf88      	it	hi
  408e8a:	bd30      	pophi	{r4, r5, pc}
  408e8c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408e90:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408e94:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408e98:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408e9c:	d002      	beq.n	408ea4 <__adddf3+0x70>
  408e9e:	4240      	negs	r0, r0
  408ea0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408ea4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408ea8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408eac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408eb0:	d002      	beq.n	408eb8 <__adddf3+0x84>
  408eb2:	4252      	negs	r2, r2
  408eb4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408eb8:	ea94 0f05 	teq	r4, r5
  408ebc:	f000 80a7 	beq.w	40900e <__adddf3+0x1da>
  408ec0:	f1a4 0401 	sub.w	r4, r4, #1
  408ec4:	f1d5 0e20 	rsbs	lr, r5, #32
  408ec8:	db0d      	blt.n	408ee6 <__adddf3+0xb2>
  408eca:	fa02 fc0e 	lsl.w	ip, r2, lr
  408ece:	fa22 f205 	lsr.w	r2, r2, r5
  408ed2:	1880      	adds	r0, r0, r2
  408ed4:	f141 0100 	adc.w	r1, r1, #0
  408ed8:	fa03 f20e 	lsl.w	r2, r3, lr
  408edc:	1880      	adds	r0, r0, r2
  408ede:	fa43 f305 	asr.w	r3, r3, r5
  408ee2:	4159      	adcs	r1, r3
  408ee4:	e00e      	b.n	408f04 <__adddf3+0xd0>
  408ee6:	f1a5 0520 	sub.w	r5, r5, #32
  408eea:	f10e 0e20 	add.w	lr, lr, #32
  408eee:	2a01      	cmp	r2, #1
  408ef0:	fa03 fc0e 	lsl.w	ip, r3, lr
  408ef4:	bf28      	it	cs
  408ef6:	f04c 0c02 	orrcs.w	ip, ip, #2
  408efa:	fa43 f305 	asr.w	r3, r3, r5
  408efe:	18c0      	adds	r0, r0, r3
  408f00:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408f04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408f08:	d507      	bpl.n	408f1a <__adddf3+0xe6>
  408f0a:	f04f 0e00 	mov.w	lr, #0
  408f0e:	f1dc 0c00 	rsbs	ip, ip, #0
  408f12:	eb7e 0000 	sbcs.w	r0, lr, r0
  408f16:	eb6e 0101 	sbc.w	r1, lr, r1
  408f1a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408f1e:	d31b      	bcc.n	408f58 <__adddf3+0x124>
  408f20:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408f24:	d30c      	bcc.n	408f40 <__adddf3+0x10c>
  408f26:	0849      	lsrs	r1, r1, #1
  408f28:	ea5f 0030 	movs.w	r0, r0, rrx
  408f2c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408f30:	f104 0401 	add.w	r4, r4, #1
  408f34:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408f38:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408f3c:	f080 809a 	bcs.w	409074 <__adddf3+0x240>
  408f40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408f44:	bf08      	it	eq
  408f46:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408f4a:	f150 0000 	adcs.w	r0, r0, #0
  408f4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408f52:	ea41 0105 	orr.w	r1, r1, r5
  408f56:	bd30      	pop	{r4, r5, pc}
  408f58:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408f5c:	4140      	adcs	r0, r0
  408f5e:	eb41 0101 	adc.w	r1, r1, r1
  408f62:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408f66:	f1a4 0401 	sub.w	r4, r4, #1
  408f6a:	d1e9      	bne.n	408f40 <__adddf3+0x10c>
  408f6c:	f091 0f00 	teq	r1, #0
  408f70:	bf04      	itt	eq
  408f72:	4601      	moveq	r1, r0
  408f74:	2000      	moveq	r0, #0
  408f76:	fab1 f381 	clz	r3, r1
  408f7a:	bf08      	it	eq
  408f7c:	3320      	addeq	r3, #32
  408f7e:	f1a3 030b 	sub.w	r3, r3, #11
  408f82:	f1b3 0220 	subs.w	r2, r3, #32
  408f86:	da0c      	bge.n	408fa2 <__adddf3+0x16e>
  408f88:	320c      	adds	r2, #12
  408f8a:	dd08      	ble.n	408f9e <__adddf3+0x16a>
  408f8c:	f102 0c14 	add.w	ip, r2, #20
  408f90:	f1c2 020c 	rsb	r2, r2, #12
  408f94:	fa01 f00c 	lsl.w	r0, r1, ip
  408f98:	fa21 f102 	lsr.w	r1, r1, r2
  408f9c:	e00c      	b.n	408fb8 <__adddf3+0x184>
  408f9e:	f102 0214 	add.w	r2, r2, #20
  408fa2:	bfd8      	it	le
  408fa4:	f1c2 0c20 	rsble	ip, r2, #32
  408fa8:	fa01 f102 	lsl.w	r1, r1, r2
  408fac:	fa20 fc0c 	lsr.w	ip, r0, ip
  408fb0:	bfdc      	itt	le
  408fb2:	ea41 010c 	orrle.w	r1, r1, ip
  408fb6:	4090      	lslle	r0, r2
  408fb8:	1ae4      	subs	r4, r4, r3
  408fba:	bfa2      	ittt	ge
  408fbc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408fc0:	4329      	orrge	r1, r5
  408fc2:	bd30      	popge	{r4, r5, pc}
  408fc4:	ea6f 0404 	mvn.w	r4, r4
  408fc8:	3c1f      	subs	r4, #31
  408fca:	da1c      	bge.n	409006 <__adddf3+0x1d2>
  408fcc:	340c      	adds	r4, #12
  408fce:	dc0e      	bgt.n	408fee <__adddf3+0x1ba>
  408fd0:	f104 0414 	add.w	r4, r4, #20
  408fd4:	f1c4 0220 	rsb	r2, r4, #32
  408fd8:	fa20 f004 	lsr.w	r0, r0, r4
  408fdc:	fa01 f302 	lsl.w	r3, r1, r2
  408fe0:	ea40 0003 	orr.w	r0, r0, r3
  408fe4:	fa21 f304 	lsr.w	r3, r1, r4
  408fe8:	ea45 0103 	orr.w	r1, r5, r3
  408fec:	bd30      	pop	{r4, r5, pc}
  408fee:	f1c4 040c 	rsb	r4, r4, #12
  408ff2:	f1c4 0220 	rsb	r2, r4, #32
  408ff6:	fa20 f002 	lsr.w	r0, r0, r2
  408ffa:	fa01 f304 	lsl.w	r3, r1, r4
  408ffe:	ea40 0003 	orr.w	r0, r0, r3
  409002:	4629      	mov	r1, r5
  409004:	bd30      	pop	{r4, r5, pc}
  409006:	fa21 f004 	lsr.w	r0, r1, r4
  40900a:	4629      	mov	r1, r5
  40900c:	bd30      	pop	{r4, r5, pc}
  40900e:	f094 0f00 	teq	r4, #0
  409012:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  409016:	bf06      	itte	eq
  409018:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40901c:	3401      	addeq	r4, #1
  40901e:	3d01      	subne	r5, #1
  409020:	e74e      	b.n	408ec0 <__adddf3+0x8c>
  409022:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409026:	bf18      	it	ne
  409028:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40902c:	d029      	beq.n	409082 <__adddf3+0x24e>
  40902e:	ea94 0f05 	teq	r4, r5
  409032:	bf08      	it	eq
  409034:	ea90 0f02 	teqeq	r0, r2
  409038:	d005      	beq.n	409046 <__adddf3+0x212>
  40903a:	ea54 0c00 	orrs.w	ip, r4, r0
  40903e:	bf04      	itt	eq
  409040:	4619      	moveq	r1, r3
  409042:	4610      	moveq	r0, r2
  409044:	bd30      	pop	{r4, r5, pc}
  409046:	ea91 0f03 	teq	r1, r3
  40904a:	bf1e      	ittt	ne
  40904c:	2100      	movne	r1, #0
  40904e:	2000      	movne	r0, #0
  409050:	bd30      	popne	{r4, r5, pc}
  409052:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  409056:	d105      	bne.n	409064 <__adddf3+0x230>
  409058:	0040      	lsls	r0, r0, #1
  40905a:	4149      	adcs	r1, r1
  40905c:	bf28      	it	cs
  40905e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  409062:	bd30      	pop	{r4, r5, pc}
  409064:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  409068:	bf3c      	itt	cc
  40906a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40906e:	bd30      	popcc	{r4, r5, pc}
  409070:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409074:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  409078:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40907c:	f04f 0000 	mov.w	r0, #0
  409080:	bd30      	pop	{r4, r5, pc}
  409082:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409086:	bf1a      	itte	ne
  409088:	4619      	movne	r1, r3
  40908a:	4610      	movne	r0, r2
  40908c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  409090:	bf1c      	itt	ne
  409092:	460b      	movne	r3, r1
  409094:	4602      	movne	r2, r0
  409096:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40909a:	bf06      	itte	eq
  40909c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4090a0:	ea91 0f03 	teqeq	r1, r3
  4090a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4090a8:	bd30      	pop	{r4, r5, pc}
  4090aa:	bf00      	nop

004090ac <__aeabi_ui2d>:
  4090ac:	f090 0f00 	teq	r0, #0
  4090b0:	bf04      	itt	eq
  4090b2:	2100      	moveq	r1, #0
  4090b4:	4770      	bxeq	lr
  4090b6:	b530      	push	{r4, r5, lr}
  4090b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4090bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4090c0:	f04f 0500 	mov.w	r5, #0
  4090c4:	f04f 0100 	mov.w	r1, #0
  4090c8:	e750      	b.n	408f6c <__adddf3+0x138>
  4090ca:	bf00      	nop

004090cc <__aeabi_i2d>:
  4090cc:	f090 0f00 	teq	r0, #0
  4090d0:	bf04      	itt	eq
  4090d2:	2100      	moveq	r1, #0
  4090d4:	4770      	bxeq	lr
  4090d6:	b530      	push	{r4, r5, lr}
  4090d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4090dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4090e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4090e4:	bf48      	it	mi
  4090e6:	4240      	negmi	r0, r0
  4090e8:	f04f 0100 	mov.w	r1, #0
  4090ec:	e73e      	b.n	408f6c <__adddf3+0x138>
  4090ee:	bf00      	nop

004090f0 <__aeabi_f2d>:
  4090f0:	0042      	lsls	r2, r0, #1
  4090f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4090f6:	ea4f 0131 	mov.w	r1, r1, rrx
  4090fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4090fe:	bf1f      	itttt	ne
  409100:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409104:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409108:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40910c:	4770      	bxne	lr
  40910e:	f092 0f00 	teq	r2, #0
  409112:	bf14      	ite	ne
  409114:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409118:	4770      	bxeq	lr
  40911a:	b530      	push	{r4, r5, lr}
  40911c:	f44f 7460 	mov.w	r4, #896	; 0x380
  409120:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409124:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409128:	e720      	b.n	408f6c <__adddf3+0x138>
  40912a:	bf00      	nop

0040912c <__aeabi_ul2d>:
  40912c:	ea50 0201 	orrs.w	r2, r0, r1
  409130:	bf08      	it	eq
  409132:	4770      	bxeq	lr
  409134:	b530      	push	{r4, r5, lr}
  409136:	f04f 0500 	mov.w	r5, #0
  40913a:	e00a      	b.n	409152 <__aeabi_l2d+0x16>

0040913c <__aeabi_l2d>:
  40913c:	ea50 0201 	orrs.w	r2, r0, r1
  409140:	bf08      	it	eq
  409142:	4770      	bxeq	lr
  409144:	b530      	push	{r4, r5, lr}
  409146:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40914a:	d502      	bpl.n	409152 <__aeabi_l2d+0x16>
  40914c:	4240      	negs	r0, r0
  40914e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409152:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409156:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40915a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40915e:	f43f aedc 	beq.w	408f1a <__adddf3+0xe6>
  409162:	f04f 0203 	mov.w	r2, #3
  409166:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40916a:	bf18      	it	ne
  40916c:	3203      	addne	r2, #3
  40916e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409172:	bf18      	it	ne
  409174:	3203      	addne	r2, #3
  409176:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40917a:	f1c2 0320 	rsb	r3, r2, #32
  40917e:	fa00 fc03 	lsl.w	ip, r0, r3
  409182:	fa20 f002 	lsr.w	r0, r0, r2
  409186:	fa01 fe03 	lsl.w	lr, r1, r3
  40918a:	ea40 000e 	orr.w	r0, r0, lr
  40918e:	fa21 f102 	lsr.w	r1, r1, r2
  409192:	4414      	add	r4, r2
  409194:	e6c1      	b.n	408f1a <__adddf3+0xe6>
  409196:	bf00      	nop

00409198 <__aeabi_dmul>:
  409198:	b570      	push	{r4, r5, r6, lr}
  40919a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40919e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4091a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4091a6:	bf1d      	ittte	ne
  4091a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4091ac:	ea94 0f0c 	teqne	r4, ip
  4091b0:	ea95 0f0c 	teqne	r5, ip
  4091b4:	f000 f8de 	bleq	409374 <__aeabi_dmul+0x1dc>
  4091b8:	442c      	add	r4, r5
  4091ba:	ea81 0603 	eor.w	r6, r1, r3
  4091be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4091c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4091c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4091ca:	bf18      	it	ne
  4091cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4091d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4091d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4091d8:	d038      	beq.n	40924c <__aeabi_dmul+0xb4>
  4091da:	fba0 ce02 	umull	ip, lr, r0, r2
  4091de:	f04f 0500 	mov.w	r5, #0
  4091e2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4091e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4091ea:	fbe0 e503 	umlal	lr, r5, r0, r3
  4091ee:	f04f 0600 	mov.w	r6, #0
  4091f2:	fbe1 5603 	umlal	r5, r6, r1, r3
  4091f6:	f09c 0f00 	teq	ip, #0
  4091fa:	bf18      	it	ne
  4091fc:	f04e 0e01 	orrne.w	lr, lr, #1
  409200:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409204:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  409208:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40920c:	d204      	bcs.n	409218 <__aeabi_dmul+0x80>
  40920e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  409212:	416d      	adcs	r5, r5
  409214:	eb46 0606 	adc.w	r6, r6, r6
  409218:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40921c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  409220:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409224:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  409228:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40922c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409230:	bf88      	it	hi
  409232:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409236:	d81e      	bhi.n	409276 <__aeabi_dmul+0xde>
  409238:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40923c:	bf08      	it	eq
  40923e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  409242:	f150 0000 	adcs.w	r0, r0, #0
  409246:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40924a:	bd70      	pop	{r4, r5, r6, pc}
  40924c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  409250:	ea46 0101 	orr.w	r1, r6, r1
  409254:	ea40 0002 	orr.w	r0, r0, r2
  409258:	ea81 0103 	eor.w	r1, r1, r3
  40925c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  409260:	bfc2      	ittt	gt
  409262:	ebd4 050c 	rsbsgt	r5, r4, ip
  409266:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40926a:	bd70      	popgt	{r4, r5, r6, pc}
  40926c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409270:	f04f 0e00 	mov.w	lr, #0
  409274:	3c01      	subs	r4, #1
  409276:	f300 80ab 	bgt.w	4093d0 <__aeabi_dmul+0x238>
  40927a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40927e:	bfde      	ittt	le
  409280:	2000      	movle	r0, #0
  409282:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  409286:	bd70      	pople	{r4, r5, r6, pc}
  409288:	f1c4 0400 	rsb	r4, r4, #0
  40928c:	3c20      	subs	r4, #32
  40928e:	da35      	bge.n	4092fc <__aeabi_dmul+0x164>
  409290:	340c      	adds	r4, #12
  409292:	dc1b      	bgt.n	4092cc <__aeabi_dmul+0x134>
  409294:	f104 0414 	add.w	r4, r4, #20
  409298:	f1c4 0520 	rsb	r5, r4, #32
  40929c:	fa00 f305 	lsl.w	r3, r0, r5
  4092a0:	fa20 f004 	lsr.w	r0, r0, r4
  4092a4:	fa01 f205 	lsl.w	r2, r1, r5
  4092a8:	ea40 0002 	orr.w	r0, r0, r2
  4092ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4092b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4092b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4092b8:	fa21 f604 	lsr.w	r6, r1, r4
  4092bc:	eb42 0106 	adc.w	r1, r2, r6
  4092c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4092c4:	bf08      	it	eq
  4092c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4092ca:	bd70      	pop	{r4, r5, r6, pc}
  4092cc:	f1c4 040c 	rsb	r4, r4, #12
  4092d0:	f1c4 0520 	rsb	r5, r4, #32
  4092d4:	fa00 f304 	lsl.w	r3, r0, r4
  4092d8:	fa20 f005 	lsr.w	r0, r0, r5
  4092dc:	fa01 f204 	lsl.w	r2, r1, r4
  4092e0:	ea40 0002 	orr.w	r0, r0, r2
  4092e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4092e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4092ec:	f141 0100 	adc.w	r1, r1, #0
  4092f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4092f4:	bf08      	it	eq
  4092f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4092fa:	bd70      	pop	{r4, r5, r6, pc}
  4092fc:	f1c4 0520 	rsb	r5, r4, #32
  409300:	fa00 f205 	lsl.w	r2, r0, r5
  409304:	ea4e 0e02 	orr.w	lr, lr, r2
  409308:	fa20 f304 	lsr.w	r3, r0, r4
  40930c:	fa01 f205 	lsl.w	r2, r1, r5
  409310:	ea43 0302 	orr.w	r3, r3, r2
  409314:	fa21 f004 	lsr.w	r0, r1, r4
  409318:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40931c:	fa21 f204 	lsr.w	r2, r1, r4
  409320:	ea20 0002 	bic.w	r0, r0, r2
  409324:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  409328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40932c:	bf08      	it	eq
  40932e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409332:	bd70      	pop	{r4, r5, r6, pc}
  409334:	f094 0f00 	teq	r4, #0
  409338:	d10f      	bne.n	40935a <__aeabi_dmul+0x1c2>
  40933a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40933e:	0040      	lsls	r0, r0, #1
  409340:	eb41 0101 	adc.w	r1, r1, r1
  409344:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409348:	bf08      	it	eq
  40934a:	3c01      	subeq	r4, #1
  40934c:	d0f7      	beq.n	40933e <__aeabi_dmul+0x1a6>
  40934e:	ea41 0106 	orr.w	r1, r1, r6
  409352:	f095 0f00 	teq	r5, #0
  409356:	bf18      	it	ne
  409358:	4770      	bxne	lr
  40935a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40935e:	0052      	lsls	r2, r2, #1
  409360:	eb43 0303 	adc.w	r3, r3, r3
  409364:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  409368:	bf08      	it	eq
  40936a:	3d01      	subeq	r5, #1
  40936c:	d0f7      	beq.n	40935e <__aeabi_dmul+0x1c6>
  40936e:	ea43 0306 	orr.w	r3, r3, r6
  409372:	4770      	bx	lr
  409374:	ea94 0f0c 	teq	r4, ip
  409378:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40937c:	bf18      	it	ne
  40937e:	ea95 0f0c 	teqne	r5, ip
  409382:	d00c      	beq.n	40939e <__aeabi_dmul+0x206>
  409384:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409388:	bf18      	it	ne
  40938a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40938e:	d1d1      	bne.n	409334 <__aeabi_dmul+0x19c>
  409390:	ea81 0103 	eor.w	r1, r1, r3
  409394:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409398:	f04f 0000 	mov.w	r0, #0
  40939c:	bd70      	pop	{r4, r5, r6, pc}
  40939e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4093a2:	bf06      	itte	eq
  4093a4:	4610      	moveq	r0, r2
  4093a6:	4619      	moveq	r1, r3
  4093a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4093ac:	d019      	beq.n	4093e2 <__aeabi_dmul+0x24a>
  4093ae:	ea94 0f0c 	teq	r4, ip
  4093b2:	d102      	bne.n	4093ba <__aeabi_dmul+0x222>
  4093b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4093b8:	d113      	bne.n	4093e2 <__aeabi_dmul+0x24a>
  4093ba:	ea95 0f0c 	teq	r5, ip
  4093be:	d105      	bne.n	4093cc <__aeabi_dmul+0x234>
  4093c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4093c4:	bf1c      	itt	ne
  4093c6:	4610      	movne	r0, r2
  4093c8:	4619      	movne	r1, r3
  4093ca:	d10a      	bne.n	4093e2 <__aeabi_dmul+0x24a>
  4093cc:	ea81 0103 	eor.w	r1, r1, r3
  4093d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4093d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4093d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4093dc:	f04f 0000 	mov.w	r0, #0
  4093e0:	bd70      	pop	{r4, r5, r6, pc}
  4093e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4093e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4093ea:	bd70      	pop	{r4, r5, r6, pc}

004093ec <__aeabi_ddiv>:
  4093ec:	b570      	push	{r4, r5, r6, lr}
  4093ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4093f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4093f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4093fa:	bf1d      	ittte	ne
  4093fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409400:	ea94 0f0c 	teqne	r4, ip
  409404:	ea95 0f0c 	teqne	r5, ip
  409408:	f000 f8a7 	bleq	40955a <__aeabi_ddiv+0x16e>
  40940c:	eba4 0405 	sub.w	r4, r4, r5
  409410:	ea81 0e03 	eor.w	lr, r1, r3
  409414:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409418:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40941c:	f000 8088 	beq.w	409530 <__aeabi_ddiv+0x144>
  409420:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409424:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  409428:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40942c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  409430:	ea4f 2202 	mov.w	r2, r2, lsl #8
  409434:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  409438:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40943c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  409440:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  409444:	429d      	cmp	r5, r3
  409446:	bf08      	it	eq
  409448:	4296      	cmpeq	r6, r2
  40944a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40944e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  409452:	d202      	bcs.n	40945a <__aeabi_ddiv+0x6e>
  409454:	085b      	lsrs	r3, r3, #1
  409456:	ea4f 0232 	mov.w	r2, r2, rrx
  40945a:	1ab6      	subs	r6, r6, r2
  40945c:	eb65 0503 	sbc.w	r5, r5, r3
  409460:	085b      	lsrs	r3, r3, #1
  409462:	ea4f 0232 	mov.w	r2, r2, rrx
  409466:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40946a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40946e:	ebb6 0e02 	subs.w	lr, r6, r2
  409472:	eb75 0e03 	sbcs.w	lr, r5, r3
  409476:	bf22      	ittt	cs
  409478:	1ab6      	subcs	r6, r6, r2
  40947a:	4675      	movcs	r5, lr
  40947c:	ea40 000c 	orrcs.w	r0, r0, ip
  409480:	085b      	lsrs	r3, r3, #1
  409482:	ea4f 0232 	mov.w	r2, r2, rrx
  409486:	ebb6 0e02 	subs.w	lr, r6, r2
  40948a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40948e:	bf22      	ittt	cs
  409490:	1ab6      	subcs	r6, r6, r2
  409492:	4675      	movcs	r5, lr
  409494:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  409498:	085b      	lsrs	r3, r3, #1
  40949a:	ea4f 0232 	mov.w	r2, r2, rrx
  40949e:	ebb6 0e02 	subs.w	lr, r6, r2
  4094a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4094a6:	bf22      	ittt	cs
  4094a8:	1ab6      	subcs	r6, r6, r2
  4094aa:	4675      	movcs	r5, lr
  4094ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4094b0:	085b      	lsrs	r3, r3, #1
  4094b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4094b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4094ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4094be:	bf22      	ittt	cs
  4094c0:	1ab6      	subcs	r6, r6, r2
  4094c2:	4675      	movcs	r5, lr
  4094c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4094c8:	ea55 0e06 	orrs.w	lr, r5, r6
  4094cc:	d018      	beq.n	409500 <__aeabi_ddiv+0x114>
  4094ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4094d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4094d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4094da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4094de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4094e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4094e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4094ea:	d1c0      	bne.n	40946e <__aeabi_ddiv+0x82>
  4094ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4094f0:	d10b      	bne.n	40950a <__aeabi_ddiv+0x11e>
  4094f2:	ea41 0100 	orr.w	r1, r1, r0
  4094f6:	f04f 0000 	mov.w	r0, #0
  4094fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4094fe:	e7b6      	b.n	40946e <__aeabi_ddiv+0x82>
  409500:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409504:	bf04      	itt	eq
  409506:	4301      	orreq	r1, r0
  409508:	2000      	moveq	r0, #0
  40950a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40950e:	bf88      	it	hi
  409510:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409514:	f63f aeaf 	bhi.w	409276 <__aeabi_dmul+0xde>
  409518:	ebb5 0c03 	subs.w	ip, r5, r3
  40951c:	bf04      	itt	eq
  40951e:	ebb6 0c02 	subseq.w	ip, r6, r2
  409522:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409526:	f150 0000 	adcs.w	r0, r0, #0
  40952a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40952e:	bd70      	pop	{r4, r5, r6, pc}
  409530:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409534:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409538:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40953c:	bfc2      	ittt	gt
  40953e:	ebd4 050c 	rsbsgt	r5, r4, ip
  409542:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409546:	bd70      	popgt	{r4, r5, r6, pc}
  409548:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40954c:	f04f 0e00 	mov.w	lr, #0
  409550:	3c01      	subs	r4, #1
  409552:	e690      	b.n	409276 <__aeabi_dmul+0xde>
  409554:	ea45 0e06 	orr.w	lr, r5, r6
  409558:	e68d      	b.n	409276 <__aeabi_dmul+0xde>
  40955a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40955e:	ea94 0f0c 	teq	r4, ip
  409562:	bf08      	it	eq
  409564:	ea95 0f0c 	teqeq	r5, ip
  409568:	f43f af3b 	beq.w	4093e2 <__aeabi_dmul+0x24a>
  40956c:	ea94 0f0c 	teq	r4, ip
  409570:	d10a      	bne.n	409588 <__aeabi_ddiv+0x19c>
  409572:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  409576:	f47f af34 	bne.w	4093e2 <__aeabi_dmul+0x24a>
  40957a:	ea95 0f0c 	teq	r5, ip
  40957e:	f47f af25 	bne.w	4093cc <__aeabi_dmul+0x234>
  409582:	4610      	mov	r0, r2
  409584:	4619      	mov	r1, r3
  409586:	e72c      	b.n	4093e2 <__aeabi_dmul+0x24a>
  409588:	ea95 0f0c 	teq	r5, ip
  40958c:	d106      	bne.n	40959c <__aeabi_ddiv+0x1b0>
  40958e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409592:	f43f aefd 	beq.w	409390 <__aeabi_dmul+0x1f8>
  409596:	4610      	mov	r0, r2
  409598:	4619      	mov	r1, r3
  40959a:	e722      	b.n	4093e2 <__aeabi_dmul+0x24a>
  40959c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4095a0:	bf18      	it	ne
  4095a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4095a6:	f47f aec5 	bne.w	409334 <__aeabi_dmul+0x19c>
  4095aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4095ae:	f47f af0d 	bne.w	4093cc <__aeabi_dmul+0x234>
  4095b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4095b6:	f47f aeeb 	bne.w	409390 <__aeabi_dmul+0x1f8>
  4095ba:	e712      	b.n	4093e2 <__aeabi_dmul+0x24a>

004095bc <__gedf2>:
  4095bc:	f04f 3cff 	mov.w	ip, #4294967295
  4095c0:	e006      	b.n	4095d0 <__cmpdf2+0x4>
  4095c2:	bf00      	nop

004095c4 <__ledf2>:
  4095c4:	f04f 0c01 	mov.w	ip, #1
  4095c8:	e002      	b.n	4095d0 <__cmpdf2+0x4>
  4095ca:	bf00      	nop

004095cc <__cmpdf2>:
  4095cc:	f04f 0c01 	mov.w	ip, #1
  4095d0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4095d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4095d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4095dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4095e0:	bf18      	it	ne
  4095e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4095e6:	d01b      	beq.n	409620 <__cmpdf2+0x54>
  4095e8:	b001      	add	sp, #4
  4095ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4095ee:	bf0c      	ite	eq
  4095f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4095f4:	ea91 0f03 	teqne	r1, r3
  4095f8:	bf02      	ittt	eq
  4095fa:	ea90 0f02 	teqeq	r0, r2
  4095fe:	2000      	moveq	r0, #0
  409600:	4770      	bxeq	lr
  409602:	f110 0f00 	cmn.w	r0, #0
  409606:	ea91 0f03 	teq	r1, r3
  40960a:	bf58      	it	pl
  40960c:	4299      	cmppl	r1, r3
  40960e:	bf08      	it	eq
  409610:	4290      	cmpeq	r0, r2
  409612:	bf2c      	ite	cs
  409614:	17d8      	asrcs	r0, r3, #31
  409616:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40961a:	f040 0001 	orr.w	r0, r0, #1
  40961e:	4770      	bx	lr
  409620:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409624:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409628:	d102      	bne.n	409630 <__cmpdf2+0x64>
  40962a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40962e:	d107      	bne.n	409640 <__cmpdf2+0x74>
  409630:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409634:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409638:	d1d6      	bne.n	4095e8 <__cmpdf2+0x1c>
  40963a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40963e:	d0d3      	beq.n	4095e8 <__cmpdf2+0x1c>
  409640:	f85d 0b04 	ldr.w	r0, [sp], #4
  409644:	4770      	bx	lr
  409646:	bf00      	nop

00409648 <__aeabi_cdrcmple>:
  409648:	4684      	mov	ip, r0
  40964a:	4610      	mov	r0, r2
  40964c:	4662      	mov	r2, ip
  40964e:	468c      	mov	ip, r1
  409650:	4619      	mov	r1, r3
  409652:	4663      	mov	r3, ip
  409654:	e000      	b.n	409658 <__aeabi_cdcmpeq>
  409656:	bf00      	nop

00409658 <__aeabi_cdcmpeq>:
  409658:	b501      	push	{r0, lr}
  40965a:	f7ff ffb7 	bl	4095cc <__cmpdf2>
  40965e:	2800      	cmp	r0, #0
  409660:	bf48      	it	mi
  409662:	f110 0f00 	cmnmi.w	r0, #0
  409666:	bd01      	pop	{r0, pc}

00409668 <__aeabi_dcmpeq>:
  409668:	f84d ed08 	str.w	lr, [sp, #-8]!
  40966c:	f7ff fff4 	bl	409658 <__aeabi_cdcmpeq>
  409670:	bf0c      	ite	eq
  409672:	2001      	moveq	r0, #1
  409674:	2000      	movne	r0, #0
  409676:	f85d fb08 	ldr.w	pc, [sp], #8
  40967a:	bf00      	nop

0040967c <__aeabi_dcmplt>:
  40967c:	f84d ed08 	str.w	lr, [sp, #-8]!
  409680:	f7ff ffea 	bl	409658 <__aeabi_cdcmpeq>
  409684:	bf34      	ite	cc
  409686:	2001      	movcc	r0, #1
  409688:	2000      	movcs	r0, #0
  40968a:	f85d fb08 	ldr.w	pc, [sp], #8
  40968e:	bf00      	nop

00409690 <__aeabi_dcmple>:
  409690:	f84d ed08 	str.w	lr, [sp, #-8]!
  409694:	f7ff ffe0 	bl	409658 <__aeabi_cdcmpeq>
  409698:	bf94      	ite	ls
  40969a:	2001      	movls	r0, #1
  40969c:	2000      	movhi	r0, #0
  40969e:	f85d fb08 	ldr.w	pc, [sp], #8
  4096a2:	bf00      	nop

004096a4 <__aeabi_dcmpge>:
  4096a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4096a8:	f7ff ffce 	bl	409648 <__aeabi_cdrcmple>
  4096ac:	bf94      	ite	ls
  4096ae:	2001      	movls	r0, #1
  4096b0:	2000      	movhi	r0, #0
  4096b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4096b6:	bf00      	nop

004096b8 <__aeabi_dcmpgt>:
  4096b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4096bc:	f7ff ffc4 	bl	409648 <__aeabi_cdrcmple>
  4096c0:	bf34      	ite	cc
  4096c2:	2001      	movcc	r0, #1
  4096c4:	2000      	movcs	r0, #0
  4096c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4096ca:	bf00      	nop

004096cc <__aeabi_dcmpun>:
  4096cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4096d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4096d4:	d102      	bne.n	4096dc <__aeabi_dcmpun+0x10>
  4096d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4096da:	d10a      	bne.n	4096f2 <__aeabi_dcmpun+0x26>
  4096dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4096e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4096e4:	d102      	bne.n	4096ec <__aeabi_dcmpun+0x20>
  4096e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4096ea:	d102      	bne.n	4096f2 <__aeabi_dcmpun+0x26>
  4096ec:	f04f 0000 	mov.w	r0, #0
  4096f0:	4770      	bx	lr
  4096f2:	f04f 0001 	mov.w	r0, #1
  4096f6:	4770      	bx	lr

004096f8 <__aeabi_d2iz>:
  4096f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4096fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409700:	d215      	bcs.n	40972e <__aeabi_d2iz+0x36>
  409702:	d511      	bpl.n	409728 <__aeabi_d2iz+0x30>
  409704:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409708:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40970c:	d912      	bls.n	409734 <__aeabi_d2iz+0x3c>
  40970e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  409712:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409716:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40971a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40971e:	fa23 f002 	lsr.w	r0, r3, r2
  409722:	bf18      	it	ne
  409724:	4240      	negne	r0, r0
  409726:	4770      	bx	lr
  409728:	f04f 0000 	mov.w	r0, #0
  40972c:	4770      	bx	lr
  40972e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  409732:	d105      	bne.n	409740 <__aeabi_d2iz+0x48>
  409734:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409738:	bf08      	it	eq
  40973a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40973e:	4770      	bx	lr
  409740:	f04f 0000 	mov.w	r0, #0
  409744:	4770      	bx	lr
  409746:	bf00      	nop
  409748:	616b616b 	.word	0x616b616b
  40974c:	0a20616b 	.word	0x0a20616b
  409750:	00000000 	.word	0x00000000
  409754:	72746e45 	.word	0x72746e45
  409758:	0a20756f 	.word	0x0a20756f
  40975c:	00000000 	.word	0x00000000
  409760:	0000005b 	.word	0x0000005b
  409764:	0000205d 	.word	0x0000205d
  409768:	00000a0d 	.word	0x00000a0d
  40976c:	00005441 	.word	0x00005441
  409770:	522b5441 	.word	0x522b5441
  409774:	54455345 	.word	0x54455345
  409778:	00000000 	.word	0x00000000
  40977c:	4e2b5441 	.word	0x4e2b5441
  409780:	43454d41 	.word	0x43454d41
  409784:	6e65696c 	.word	0x6e65696c
  409788:	00000074 	.word	0x00000074
  40978c:	30316d68 	.word	0x30316d68
  409790:	696c635f 	.word	0x696c635f
  409794:	5f746e65 	.word	0x5f746e65
  409798:	74696e69 	.word	0x74696e69
  40979c:	00000000 	.word	0x00000000
  4097a0:	492b5441 	.word	0x492b5441
  4097a4:	31454d4d 	.word	0x31454d4d
  4097a8:	00000000 	.word	0x00000000
  4097ac:	522b5441 	.word	0x522b5441
  4097b0:	31454c4f 	.word	0x31454c4f
  4097b4:	00000000 	.word	0x00000000
  4097b8:	442b5441 	.word	0x442b5441
  4097bc:	3f435349 	.word	0x3f435349
  4097c0:	00000000 	.word	0x00000000
  4097c4:	432b5441 	.word	0x432b5441
  4097c8:	34444e4f 	.word	0x34444e4f
  4097cc:	39333633 	.word	0x39333633
  4097d0:	44423844 	.word	0x44423844
  4097d4:	00004431 	.word	0x00004431
  4097d8:	67616c66 	.word	0x67616c66
  4097dc:	66656220 	.word	0x66656220
  4097e0:	2065726f 	.word	0x2065726f
  4097e4:	0a206425 	.word	0x0a206425
  4097e8:	00000000 	.word	0x00000000
  4097ec:	00000021 	.word	0x00000021
  4097f0:	67616c66 	.word	0x67616c66
  4097f4:	74756220 	.word	0x74756220
  4097f8:	64252074 	.word	0x64252074
  4097fc:	00000a20 	.word	0x00000a20
  409800:	63696e49 	.word	0x63696e49
  409804:	696c6169 	.word	0x696c6169
  409808:	646e617a 	.word	0x646e617a
  40980c:	2e2e2e6f 	.word	0x2e2e2e6f
  409810:	00000a0d 	.word	0x00000a0d
  409814:	666e6f43 	.word	0x666e6f43
  409818:	48206769 	.word	0x48206769
  40981c:	20353043 	.word	0x20353043
  409820:	65696c43 	.word	0x65696c43
  409824:	2e2e746e 	.word	0x2e2e746e
  409828:	000a0d2e 	.word	0x000a0d2e
  40982c:	41202d2d 	.word	0x41202d2d
  409830:	20434546 	.word	0x20434546
  409834:	706d6554 	.word	0x706d6554
  409838:	74617265 	.word	0x74617265
  40983c:	20657275 	.word	0x20657275
  409840:	736e6553 	.word	0x736e6553
  409844:	4520726f 	.word	0x4520726f
  409848:	706d6178 	.word	0x706d6178
  40984c:	2d20656c 	.word	0x2d20656c
  409850:	2d0a0d2d 	.word	0x2d0a0d2d
  409854:	4153202d 	.word	0x4153202d
  409858:	3037454d 	.word	0x3037454d
  40985c:	4c50582d 	.word	0x4c50582d
  409860:	2d2d2044 	.word	0x2d2d2044
  409864:	2d2d0a0d 	.word	0x2d2d0a0d
  409868:	6d6f4320 	.word	0x6d6f4320
  40986c:	656c6970 	.word	0x656c6970
  409870:	4d203a64 	.word	0x4d203a64
  409874:	31207961 	.word	0x31207961
  409878:	30322036 	.word	0x30322036
  40987c:	31203831 	.word	0x31203831
  409880:	34323a38 	.word	0x34323a38
  409884:	2032343a 	.word	0x2032343a
  409888:	000d2d2d 	.word	0x000d2d2d
  40988c:	66667542 	.word	0x66667542
  409890:	20417265 	.word	0x20417265
  409894:	6425203a 	.word	0x6425203a
  409898:	000a0d20 	.word	0x000a0d20
  40989c:	66667542 	.word	0x66667542
  4098a0:	20427265 	.word	0x20427265
  4098a4:	6425203a 	.word	0x6425203a
  4098a8:	000a0d20 	.word	0x000a0d20

004098ac <_global_impure_ptr>:
  4098ac:	20400018 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  4098bc:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  4098cc:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4098dc:	37363534 62613938 66656463 00000000     456789abcdef....
  4098ec:	6c756e28 0000296c 00000030              (null)..0...

004098f8 <blanks.7223>:
  4098f8:	20202020 20202020 20202020 20202020                     

00409908 <zeroes.7224>:
  409908:	30303030 30303030 30303030 30303030     0000000000000000

00409918 <blanks.7217>:
  409918:	20202020 20202020 20202020 20202020                     

00409928 <zeroes.7218>:
  409928:	30303030 30303030 30303030 30303030     0000000000000000
  409938:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  409948:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00409958 <__mprec_bigtens>:
  409958:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409968:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409978:	7f73bf3c 75154fdd                       <.s..O.u

00409980 <__mprec_tens>:
  409980:	00000000 3ff00000 00000000 40240000     .......?......$@
  409990:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4099a0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4099b0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4099c0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4099d0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4099e0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4099f0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409a00:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409a10:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409a20:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409a30:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409a40:	79d99db4 44ea7843                       ...yCx.D

00409a48 <p05.6055>:
  409a48:	00000005 00000019 0000007d              ........}...

00409a54 <_ctype_>:
  409a54:	20202000 20202020 28282020 20282828     .         ((((( 
  409a64:	20202020 20202020 20202020 20202020                     
  409a74:	10108820 10101010 10101010 10101010      ...............
  409a84:	04040410 04040404 10040404 10101010     ................
  409a94:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409aa4:	01010101 01010101 01010101 10101010     ................
  409ab4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409ac4:	02020202 02020202 02020202 10101010     ................
  409ad4:	00000020 00000000 00000000 00000000      ...............
	...

00409b58 <_init>:
  409b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409b5a:	bf00      	nop
  409b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409b5e:	bc08      	pop	{r3}
  409b60:	469e      	mov	lr, r3
  409b62:	4770      	bx	lr

00409b64 <__init_array_start>:
  409b64:	00405cd5 	.word	0x00405cd5

00409b68 <__frame_dummy_init_array_entry>:
  409b68:	00400165                                e.@.

00409b6c <_fini>:
  409b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409b6e:	bf00      	nop
  409b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409b72:	bc08      	pop	{r3}
  409b74:	469e      	mov	lr, r3
  409b76:	4770      	bx	lr

00409b78 <__fini_array_start>:
  409b78:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <not_full>:
20400010:	0001 0000                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0bc8 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	8b31 0040 7c59 0040 0000 0000 9a54 0040     1.@.Y|@.....T.@.
20400534:	9954 0040 98d4 0040 98d4 0040 98d4 0040     T.@...@...@...@.
20400544:	98d4 0040 98d4 0040 98d4 0040 98d4 0040     ..@...@...@...@.
20400554:	98d4 0040 98d4 0040 ffff ffff ffff ffff     ..@...@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
