ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ADC_Voltage_Target_theACLK.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 A8010000 		.text
  20      02007200 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.ADC_Voltage_Target_theACLK_Start,"ax",%progbits
  24              		.align	2
  25              		.global	ADC_Voltage_Target_theACLK_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	ADC_Voltage_Target_theACLK_Start, %function
  29              	ADC_Voltage_Target_theACLK_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_Voltage_Target_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * File Name: ADC_Voltage_Target_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Version 1.70
   4:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #include "ADC_Voltage_Target_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 2


  23:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_Start
  32:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
  34:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  36:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  37:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
  38:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  39:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  40:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
  41:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  42:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  43:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
  44:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_Start(void) 
  45:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
  32              		.loc 1 45 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  46:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     /* Set the bit to enable the clock. */
  47:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     ADC_Voltage_Target_theACLK_CLKEN |= ADC_Voltage_Target_theACLK_CLKEN_MASK;
  44              		.loc 1 47 0
  45 0004 44F2A133 		movw	r3, #:lower16:1073759137
  46 0008 C4F20003 		movt	r3, #:upper16:1073759137
  47 000c 44F2A132 		movw	r2, #:lower16:1073759137
  48 0010 C4F20002 		movt	r2, #:upper16:1073759137
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00102 		orr	r2, r2, #1
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  48:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
  54              		.loc 1 48 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
  60              		.size	ADC_Voltage_Target_theACLK_Start, .-ADC_Voltage_Target_theACLK_Start
  61 0026 00BF     		.section	.text.ADC_Voltage_Target_theACLK_Stop,"ax",%progbits
  62              		.align	2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 3


  63              		.global	ADC_Voltage_Target_theACLK_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	ADC_Voltage_Target_theACLK_Stop, %function
  67              	ADC_Voltage_Target_theACLK_Stop:
  68              	.LFB1:
  49:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  50:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  51:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
  52:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_Stop
  53:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
  54:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
  55:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  56:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  57:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  58:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  glitch, use the StopBlock function.
  60:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  61:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
  62:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  63:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
  65:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  66:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
  68:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_Stop(void) 
  69:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
  69              		.loc 1 69 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  70:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     /* Clear the bit to disable the clock. */
  71:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     ADC_Voltage_Target_theACLK_CLKEN &= ~ADC_Voltage_Target_theACLK_CLKEN_MASK;
  81              		.loc 1 71 0
  82 0004 44F2A133 		movw	r3, #:lower16:1073759137
  83 0008 C4F20003 		movt	r3, #:upper16:1073759137
  84 000c 44F2A132 		movw	r2, #:lower16:1073759137
  85 0010 C4F20002 		movt	r2, #:upper16:1073759137
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FE02 		and	r2, r2, #254
  89 001c 1A70     		strb	r2, [r3, #0]
  72:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
  90              		.loc 1 72 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 4


  96              		.size	ADC_Voltage_Target_theACLK_Stop, .-ADC_Voltage_Target_theACLK_Stop
  97              		.section	.text.ADC_Voltage_Target_theACLK_StopBlock,"ax",%progbits
  98              		.align	2
  99              		.global	ADC_Voltage_Target_theACLK_StopBlock
 100              		.thumb
 101              		.thumb_func
 102              		.type	ADC_Voltage_Target_theACLK_StopBlock, %function
 103              	ADC_Voltage_Target_theACLK_StopBlock:
 104              	.LFB2:
  73:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  74:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
  75:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_StopBlock
  78:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
  79:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
  80:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  84:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  a stopped clock cannot be disabled.
  85:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
  87:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  88:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  89:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
  90:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
  91:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
  92:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_StopBlock(void) 
  94:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 105              		.loc 1 94 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
  95:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     if (ADC_Voltage_Target_theACLK_CLKEN & ADC_Voltage_Target_theACLK_CLKEN_MASK)
 120              		.loc 1 95 0
 121 0006 44F2A133 		movw	r3, #:lower16:1073759137
 122 000a C4F20003 		movt	r3, #:upper16:1073759137
 123 000e 1B78     		ldrb	r3, [r3, #0]
 124 0010 DBB2     		uxtb	r3, r3
 125 0012 03F00103 		and	r3, r3, #1
 126 0016 DBB2     		uxtb	r3, r3
 127 0018 002B     		cmp	r3, #0
 128 001a 59D0     		beq	.L8
 129              	.LBB2:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 5


  96:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
  97:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
  98:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         uint16 oldDivider;
  99:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 100:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_LD = 0;
 130              		.loc 1 100 0
 131 001c 44F20103 		movw	r3, #:lower16:1073758209
 132 0020 C4F20003 		movt	r3, #:upper16:1073758209
 133 0024 4FF00002 		mov	r2, #0
 134 0028 1A70     		strb	r2, [r3, #0]
 101:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 102:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Clear all the mask bits except ours. */
 103:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if defined(ADC_Voltage_Target_theACLK__CFG3)
 104:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_AMASK = ADC_Voltage_Target_theACLK_CLKEN_MASK;
 135              		.loc 1 104 0
 136 002a 44F21403 		movw	r3, #:lower16:1073758228
 137 002e C4F20003 		movt	r3, #:upper16:1073758228
 138 0032 4FF00102 		mov	r2, #1
 139 0036 1A70     		strb	r2, [r3, #0]
 105:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 140              		.loc 1 105 0
 141 0038 44F21003 		movw	r3, #:lower16:1073758224
 142 003c C4F20003 		movt	r3, #:upper16:1073758224
 143 0040 4FF00002 		mov	r2, #0
 144 0044 1A70     		strb	r2, [r3, #0]
 106:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #else
 107:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_DMASK = ADC_Voltage_Target_theACLK_CLKEN_MASK;
 108:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 109:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 110:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 111:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Clear mask of bus clock. */
 112:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 145              		.loc 1 112 0
 146 0046 44F20803 		movw	r3, #:lower16:1073758216
 147 004a C4F20003 		movt	r3, #:upper16:1073758216
 148 004e 44F20802 		movw	r2, #:lower16:1073758216
 149 0052 C4F20002 		movt	r2, #:upper16:1073758216
 150 0056 1278     		ldrb	r2, [r2, #0]
 151 0058 D2B2     		uxtb	r2, r2
 152 005a 02F07F02 		and	r2, r2, #127
 153 005e 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 114:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR);
 154              		.loc 1 114 0
 155 0060 44F20013 		movw	r3, #:lower16:1073758464
 156 0064 C4F20003 		movt	r3, #:upper16:1073758464
 157 0068 1B88     		ldrh	r3, [r3, #0]	@ movhi
 158 006a FB80     		strh	r3, [r7, #6]	@ movhi
 115:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 159              		.loc 1 115 0
 160 006c 44F20203 		movw	r3, #:lower16:1073758210
 161 0070 C4F20003 		movt	r3, #:upper16:1073758210
 162 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 163 0076 1A80     		strh	r2, [r3, #0]	@ movhi
 116:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 164              		.loc 1 116 0
 165 0078 44F20103 		movw	r3, #:lower16:1073758209
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 6


 166 007c C4F20003 		movt	r3, #:upper16:1073758209
 167 0080 4FF00702 		mov	r2, #7
 168 0084 1A70     		strb	r2, [r3, #0]
 169              	.L7:
 117:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Wait for clock to be disabled */
 119:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 170              		.loc 1 119 0
 171 0086 44F20103 		movw	r3, #:lower16:1073758209
 172 008a C4F20003 		movt	r3, #:upper16:1073758209
 173 008e 1B78     		ldrb	r3, [r3, #0]
 174 0090 DBB2     		uxtb	r3, r3
 175 0092 03F00103 		and	r3, r3, #1
 176 0096 DBB2     		uxtb	r3, r3
 177 0098 002B     		cmp	r3, #0
 178 009a F4D1     		bne	.L7
 120:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 121:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 122:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Clear the bit to disable the clock. */
 123:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_CLKEN &= ~ADC_Voltage_Target_theACLK_CLKEN_MASK;
 179              		.loc 1 123 0
 180 009c 44F2A133 		movw	r3, #:lower16:1073759137
 181 00a0 C4F20003 		movt	r3, #:upper16:1073759137
 182 00a4 44F2A132 		movw	r2, #:lower16:1073759137
 183 00a8 C4F20002 		movt	r2, #:upper16:1073759137
 184 00ac 1278     		ldrb	r2, [r2, #0]
 185 00ae D2B2     		uxtb	r2, r2
 186 00b0 02F0FE02 		and	r2, r2, #254
 187 00b4 1A70     		strb	r2, [r3, #0]
 124:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 126:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Clear the disable bit */
 127:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CLK_DIST_LD = 0x00u;
 188              		.loc 1 127 0
 189 00b6 44F20103 		movw	r3, #:lower16:1073758209
 190 00ba C4F20003 		movt	r3, #:upper16:1073758209
 191 00be 4FF00002 		mov	r2, #0
 192 00c2 1A70     		strb	r2, [r3, #0]
 128:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         CY_SET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR, oldDivider);
 193              		.loc 1 128 0
 194 00c4 44F20013 		movw	r3, #:lower16:1073758464
 195 00c8 C4F20003 		movt	r3, #:upper16:1073758464
 196 00cc FA88     		ldrh	r2, [r7, #6]	@ movhi
 197 00ce 1A80     		strh	r2, [r3, #0]	@ movhi
 198              	.L8:
 199              	.LBE2:
 129:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 130:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 131:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 200              		.loc 1 131 0
 201 00d0 07F10C07 		add	r7, r7, #12
 202 00d4 BD46     		mov	sp, r7
 203 00d6 80BC     		pop	{r7}
 204 00d8 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE2:
 207              		.size	ADC_Voltage_Target_theACLK_StopBlock, .-ADC_Voltage_Target_theACLK_StopBlock
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 7


 208 00da 00BF     		.section	.text.ADC_Voltage_Target_theACLK_StandbyPower,"ax",%progbits
 209              		.align	2
 210              		.global	ADC_Voltage_Target_theACLK_StandbyPower
 211              		.thumb
 212              		.thumb_func
 213              		.type	ADC_Voltage_Target_theACLK_StandbyPower, %function
 214              	ADC_Voltage_Target_theACLK_StandbyPower:
 215              	.LFB3:
 132:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 133:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 134:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 135:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_StandbyPower
 136:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 137:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 138:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Sets whether the clock is active in standby mode.
 139:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 140:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 141:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 143:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 144:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 145:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 146:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 147:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_StandbyPower(uint8 state) 
 148:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 216              		.loc 1 148 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 8
 219              		@ frame_needed = 1, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221 0000 80B4     		push	{r7}
 222              	.LCFI7:
 223              		.cfi_def_cfa_offset 4
 224 0002 83B0     		sub	sp, sp, #12
 225              	.LCFI8:
 226              		.cfi_def_cfa_offset 16
 227 0004 00AF     		add	r7, sp, #0
 228              		.cfi_offset 7, -4
 229              	.LCFI9:
 230              		.cfi_def_cfa_register 7
 231 0006 0346     		mov	r3, r0
 232 0008 FB71     		strb	r3, [r7, #7]
 149:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     if(state == 0)
 233              		.loc 1 149 0
 234 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 235 000c 002B     		cmp	r3, #0
 236 000e 0DD1     		bne	.L10
 150:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 151:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_CLKSTBY &= ~ADC_Voltage_Target_theACLK_CLKSTBY_MASK;
 237              		.loc 1 151 0
 238 0010 44F2B133 		movw	r3, #:lower16:1073759153
 239 0014 C4F20003 		movt	r3, #:upper16:1073759153
 240 0018 44F2B132 		movw	r2, #:lower16:1073759153
 241 001c C4F20002 		movt	r2, #:upper16:1073759153
 242 0020 1278     		ldrb	r2, [r2, #0]
 243 0022 D2B2     		uxtb	r2, r2
 244 0024 02F0FE02 		and	r2, r2, #254
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 8


 245 0028 1A70     		strb	r2, [r3, #0]
 246 002a 0DE0     		b	.L12
 247              	.L10:
 152:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 153:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     else
 154:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 155:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_CLKSTBY |= ADC_Voltage_Target_theACLK_CLKSTBY_MASK;
 248              		.loc 1 155 0
 249 002c 44F2B133 		movw	r3, #:lower16:1073759153
 250 0030 C4F20003 		movt	r3, #:upper16:1073759153
 251 0034 44F2B132 		movw	r2, #:lower16:1073759153
 252 0038 C4F20002 		movt	r2, #:upper16:1073759153
 253 003c 1278     		ldrb	r2, [r2, #0]
 254 003e D2B2     		uxtb	r2, r2
 255 0040 42F00102 		orr	r2, r2, #1
 256 0044 D2B2     		uxtb	r2, r2
 257 0046 1A70     		strb	r2, [r3, #0]
 258              	.L12:
 156:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 157:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 259              		.loc 1 157 0
 260 0048 07F10C07 		add	r7, r7, #12
 261 004c BD46     		mov	sp, r7
 262 004e 80BC     		pop	{r7}
 263 0050 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE3:
 266              		.size	ADC_Voltage_Target_theACLK_StandbyPower, .-ADC_Voltage_Target_theACLK_StandbyPower
 267 0052 00BF     		.section	.text.ADC_Voltage_Target_theACLK_SetDividerRegister,"ax",%progbits
 268              		.align	2
 269              		.global	ADC_Voltage_Target_theACLK_SetDividerRegister
 270              		.thumb
 271              		.thumb_func
 272              		.type	ADC_Voltage_Target_theACLK_SetDividerRegister, %function
 273              	ADC_Voltage_Target_theACLK_SetDividerRegister:
 274              	.LFB4:
 158:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 159:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 160:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 161:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_SetDividerRegister
 162:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 163:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 164:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 169:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 170:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 176:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   cycle.
 177:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 178:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 9


 179:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 180:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 181:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 182:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 275              		.loc 1 183 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 16
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279 0000 80B5     		push	{r7, lr}
 280              	.LCFI10:
 281              		.cfi_def_cfa_offset 8
 282 0002 84B0     		sub	sp, sp, #16
 283              	.LCFI11:
 284              		.cfi_def_cfa_offset 24
 285 0004 00AF     		add	r7, sp, #0
 286              		.cfi_offset 14, -4
 287              		.cfi_offset 7, -8
 288              	.LCFI12:
 289              		.cfi_def_cfa_register 7
 290 0006 0246     		mov	r2, r0
 291 0008 0B46     		mov	r3, r1
 292 000a FA80     		strh	r2, [r7, #6]	@ movhi
 293 000c 7B71     		strb	r3, [r7, #5]
 184:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     uint8 enabled;
 185:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 186:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     uint8 currSrc = ADC_Voltage_Target_theACLK_GetSourceRegister();
 294              		.loc 1 186 0
 295 000e FFF7FEFF 		bl	ADC_Voltage_Target_theACLK_GetSourceRegister
 296 0012 0346     		mov	r3, r0
 297 0014 7B73     		strb	r3, [r7, #13]
 187:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     uint16 oldDivider = ADC_Voltage_Target_theACLK_GetDividerRegister();
 298              		.loc 1 187 0
 299 0016 FFF7FEFF 		bl	ADC_Voltage_Target_theACLK_GetDividerRegister
 300 001a 0346     		mov	r3, r0
 301 001c FB81     		strh	r3, [r7, #14]	@ movhi
 188:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 189:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     if (clkDivider != oldDivider)
 302              		.loc 1 189 0
 303 001e FA88     		ldrh	r2, [r7, #6]
 304 0020 FB89     		ldrh	r3, [r7, #14]
 305 0022 9A42     		cmp	r2, r3
 306 0024 00F0D280 		beq	.L26
 190:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 191:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         enabled = ADC_Voltage_Target_theACLK_CLKEN & ADC_Voltage_Target_theACLK_CLKEN_MASK;
 307              		.loc 1 191 0
 308 0028 44F2A133 		movw	r3, #:lower16:1073759137
 309 002c C4F20003 		movt	r3, #:upper16:1073759137
 310 0030 1B78     		ldrb	r3, [r3, #0]
 311 0032 DBB2     		uxtb	r3, r3
 312 0034 03F00103 		and	r3, r3, #1
 313 0038 3B73     		strb	r3, [r7, #12]
 192:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 193:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
 314              		.loc 1 193 0
 315 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 316 003c 002B     		cmp	r3, #0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 10


 317 003e 35D1     		bne	.L15
 318 0040 FB89     		ldrh	r3, [r7, #14]
 319 0042 002B     		cmp	r3, #0
 320 0044 02D0     		beq	.L16
 321 0046 FB88     		ldrh	r3, [r7, #6]
 322 0048 002B     		cmp	r3, #0
 323 004a 2FD1     		bne	.L15
 324              	.L16:
 194:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         {
 195:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             if (oldDivider == 0 && clkDivider != 0)
 325              		.loc 1 196 0
 326 004c FB89     		ldrh	r3, [r7, #14]
 327 004e 002B     		cmp	r3, #0
 328 0050 17D1     		bne	.L17
 329 0052 FB88     		ldrh	r3, [r7, #6]
 330 0054 002B     		cmp	r3, #0
 331 0056 14D0     		beq	.L17
 197:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             {
 198:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 201:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CY_SET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR, clkDivider);
 332              		.loc 1 201 0
 333 0058 44F20013 		movw	r3, #:lower16:1073758464
 334 005c C4F20003 		movt	r3, #:upper16:1073758464
 335 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 336 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 202:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 ADC_Voltage_Target_theACLK_MOD_SRC &= ~CYCLK_SSS;
 337              		.loc 1 202 0
 338 0064 44F20213 		movw	r3, #:lower16:1073758466
 339 0068 C4F20003 		movt	r3, #:upper16:1073758466
 340 006c 44F20212 		movw	r2, #:lower16:1073758466
 341 0070 C4F20002 		movt	r2, #:upper16:1073758466
 342 0074 1278     		ldrb	r2, [r2, #0]
 343 0076 D2B2     		uxtb	r2, r2
 344 0078 02F0BF02 		and	r2, r2, #191
 345 007c 1A70     		strb	r2, [r3, #0]
 346              		.loc 1 196 0
 347 007e 00BF     		nop
 348              		.loc 1 193 0
 349 0080 A4E0     		b	.L26
 350              	.L17:
 203:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             }
 204:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             else
 205:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             {
 206:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 207:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 208:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 ADC_Voltage_Target_theACLK_MOD_SRC |= CYCLK_SSS;
 351              		.loc 1 208 0
 352 0082 44F20213 		movw	r3, #:lower16:1073758466
 353 0086 C4F20003 		movt	r3, #:upper16:1073758466
 354 008a 44F20212 		movw	r2, #:lower16:1073758466
 355 008e C4F20002 		movt	r2, #:upper16:1073758466
 356 0092 1278     		ldrb	r2, [r2, #0]
 357 0094 D2B2     		uxtb	r2, r2
 358 0096 42F04002 		orr	r2, r2, #64
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 11


 359 009a D2B2     		uxtb	r2, r2
 360 009c 1A70     		strb	r2, [r3, #0]
 209:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CY_SET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR, clkDivider);
 361              		.loc 1 209 0
 362 009e 44F20013 		movw	r3, #:lower16:1073758464
 363 00a2 C4F20003 		movt	r3, #:upper16:1073758464
 364 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 365 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 366              		.loc 1 193 0
 367 00aa 8FE0     		b	.L26
 368              	.L15:
 210:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             }
 211:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         }
 212:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         else
 213:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         {
 214:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             if (enabled)
 369              		.loc 1 214 0
 370 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 371 00ae 002B     		cmp	r3, #0
 372 00b0 4DD0     		beq	.L19
 215:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             {
 216:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 373              		.loc 1 216 0
 374 00b2 44F20103 		movw	r3, #:lower16:1073758209
 375 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 376 00ba 4FF00002 		mov	r2, #0
 377 00be 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 218:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Clear all the mask bits except ours. */
 219:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if defined(ADC_Voltage_Target_theACLK__CFG3)
 220:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_AMASK = ADC_Voltage_Target_theACLK_CLKEN_MASK;
 378              		.loc 1 220 0
 379 00c0 44F21403 		movw	r3, #:lower16:1073758228
 380 00c4 C4F20003 		movt	r3, #:upper16:1073758228
 381 00c8 4FF00102 		mov	r2, #1
 382 00cc 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 383              		.loc 1 221 0
 384 00ce 44F21003 		movw	r3, #:lower16:1073758224
 385 00d2 C4F20003 		movt	r3, #:upper16:1073758224
 386 00d6 4FF00002 		mov	r2, #0
 387 00da 1A70     		strb	r2, [r3, #0]
 222:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #else
 223:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_DMASK = ADC_Voltage_Target_theACLK_CLKEN_MASK;
 224:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 225:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 226:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Clear mask of bus clock. */
 227:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 388              		.loc 1 227 0
 389 00dc 44F20803 		movw	r3, #:lower16:1073758216
 390 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 391 00e4 44F20802 		movw	r2, #:lower16:1073758216
 392 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 393 00ec 1278     		ldrb	r2, [r2, #0]
 394 00ee D2B2     		uxtb	r2, r2
 395 00f0 02F07F02 		and	r2, r2, #127
 396 00f4 1A70     		strb	r2, [r3, #0]
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 12


 228:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 229:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 230:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 397              		.loc 1 230 0
 398 00f6 44F20203 		movw	r3, #:lower16:1073758210
 399 00fa C4F20003 		movt	r3, #:upper16:1073758210
 400 00fe FA89     		ldrh	r2, [r7, #14]	@ movhi
 401 0100 1A80     		strh	r2, [r3, #0]	@ movhi
 231:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 402              		.loc 1 231 0
 403 0102 44F20103 		movw	r3, #:lower16:1073758209
 404 0106 C4F20003 		movt	r3, #:upper16:1073758209
 405 010a 4FF00702 		mov	r2, #7
 406 010e 1A70     		strb	r2, [r3, #0]
 407              	.L20:
 232:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 233:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Wait for clock to be disabled */
 234:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 408              		.loc 1 234 0
 409 0110 44F20103 		movw	r3, #:lower16:1073758209
 410 0114 C4F20003 		movt	r3, #:upper16:1073758209
 411 0118 1B78     		ldrb	r3, [r3, #0]
 412 011a DBB2     		uxtb	r3, r3
 413 011c 03F00103 		and	r3, r3, #1
 414 0120 DBB2     		uxtb	r3, r3
 415 0122 002B     		cmp	r3, #0
 416 0124 F4D1     		bne	.L20
 235:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 236:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 237:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 ADC_Voltage_Target_theACLK_CLKEN &= ~ADC_Voltage_Target_theACLK_CLKEN_MASK;
 417              		.loc 1 237 0
 418 0126 44F2A133 		movw	r3, #:lower16:1073759137
 419 012a C4F20003 		movt	r3, #:upper16:1073759137
 420 012e 44F2A132 		movw	r2, #:lower16:1073759137
 421 0132 C4F20002 		movt	r2, #:upper16:1073759137
 422 0136 1278     		ldrb	r2, [r2, #0]
 423 0138 D2B2     		uxtb	r2, r2
 424 013a 02F0FE02 		and	r2, r2, #254
 425 013e 1A70     		strb	r2, [r3, #0]
 238:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 239:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 240:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* Clear the disable bit */
 241:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 426              		.loc 1 241 0
 427 0140 44F20103 		movw	r3, #:lower16:1073758209
 428 0144 C4F20003 		movt	r3, #:upper16:1073758209
 429 0148 4FF00002 		mov	r2, #0
 430 014c 1A70     		strb	r2, [r3, #0]
 431              	.L19:
 242:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #endif
 243:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             }
 244:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 245:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             /* Load divide value. */
 246:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             if (ADC_Voltage_Target_theACLK_CLKEN & ADC_Voltage_Target_theACLK_CLKEN_MASK)
 432              		.loc 1 246 0
 433 014e 44F2A133 		movw	r3, #:lower16:1073759137
 434 0152 C4F20003 		movt	r3, #:upper16:1073759137
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 13


 435 0156 1B78     		ldrb	r3, [r3, #0]
 436 0158 DBB2     		uxtb	r3, r3
 437 015a 03F00103 		and	r3, r3, #1
 438 015e DBB2     		uxtb	r3, r3
 439 0160 002B     		cmp	r3, #0
 440 0162 1ED0     		beq	.L21
 247:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             {
 248:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 441              		.loc 1 249 0
 442 0164 44F20203 		movw	r3, #:lower16:1073758210
 443 0168 C4F20003 		movt	r3, #:upper16:1073758210
 444 016c FA88     		ldrh	r2, [r7, #6]	@ movhi
 445 016e 1A80     		strh	r2, [r3, #0]	@ movhi
 250:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 251:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 446              		.loc 1 251 0
 447 0170 44F20103 		movw	r3, #:lower16:1073758209
 448 0174 C4F20003 		movt	r3, #:upper16:1073758209
 449 0178 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 450 017a 002A     		cmp	r2, #0
 451 017c 02D0     		beq	.L22
 452 017e 4FF00302 		mov	r2, #3
 453 0182 01E0     		b	.L23
 454              	.L22:
 455 0184 4FF00102 		mov	r2, #1
 456              	.L23:
 457 0188 1A70     		strb	r2, [r3, #0]
 458              	.L24:
 252:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 459              		.loc 1 252 0
 460 018a 44F20103 		movw	r3, #:lower16:1073758209
 461 018e C4F20003 		movt	r3, #:upper16:1073758209
 462 0192 1B78     		ldrb	r3, [r3, #0]
 463 0194 DBB2     		uxtb	r3, r3
 464 0196 03F00103 		and	r3, r3, #1
 465 019a DBB2     		uxtb	r3, r3
 466 019c 002B     		cmp	r3, #0
 467 019e F4D1     		bne	.L24
 468 01a0 05E0     		b	.L25
 469              	.L21:
 253:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             }
 254:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             else
 255:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             {
 256:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 257:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****                 CY_SET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR, clkDivider);
 470              		.loc 1 257 0
 471 01a2 44F20013 		movw	r3, #:lower16:1073758464
 472 01a6 C4F20003 		movt	r3, #:upper16:1073758464
 473 01aa FA88     		ldrh	r2, [r7, #6]	@ movhi
 474 01ac 1A80     		strh	r2, [r3, #0]	@ movhi
 475              	.L25:
 258:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             }
 259:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 260:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             ADC_Voltage_Target_theACLK_CLKEN |= enabled;
 476              		.loc 1 260 0
 477 01ae 44F2A133 		movw	r3, #:lower16:1073759137
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 14


 478 01b2 C4F20003 		movt	r3, #:upper16:1073759137
 479 01b6 44F2A132 		movw	r2, #:lower16:1073759137
 480 01ba C4F20002 		movt	r2, #:upper16:1073759137
 481 01be 1278     		ldrb	r2, [r2, #0]
 482 01c0 D1B2     		uxtb	r1, r2
 483 01c2 3A7B     		ldrb	r2, [r7, #12]
 484 01c4 41EA0202 		orr	r2, r1, r2
 485 01c8 D2B2     		uxtb	r2, r2
 486 01ca 1A70     		strb	r2, [r3, #0]
 487              	.L26:
 261:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         }
 262:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 263:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 488              		.loc 1 263 0
 489 01cc 07F11007 		add	r7, r7, #16
 490 01d0 BD46     		mov	sp, r7
 491 01d2 80BD     		pop	{r7, pc}
 492              		.cfi_endproc
 493              	.LFE4:
 494              		.size	ADC_Voltage_Target_theACLK_SetDividerRegister, .-ADC_Voltage_Target_theACLK_SetDividerRegist
 495              		.section	.text.ADC_Voltage_Target_theACLK_GetDividerRegister,"ax",%progbits
 496              		.align	2
 497              		.global	ADC_Voltage_Target_theACLK_GetDividerRegister
 498              		.thumb
 499              		.thumb_func
 500              		.type	ADC_Voltage_Target_theACLK_GetDividerRegister, %function
 501              	ADC_Voltage_Target_theACLK_GetDividerRegister:
 502              	.LFB5:
 264:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 265:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 266:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 267:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_GetDividerRegister
 268:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 269:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 270:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Gets the clock divider register value.
 271:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 272:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 273:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 274:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 275:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 276:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  divide by 2, the return value will be 1.
 278:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 279:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 280:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** uint16 ADC_Voltage_Target_theACLK_GetDividerRegister(void) 
 281:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 503              		.loc 1 281 0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 1, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 508 0000 80B4     		push	{r7}
 509              	.LCFI13:
 510              		.cfi_def_cfa_offset 4
 511 0002 00AF     		add	r7, sp, #0
 512              		.cfi_offset 7, -4
 513              	.LCFI14:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 15


 514              		.cfi_def_cfa_register 7
 282:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     return CY_GET_REG16(ADC_Voltage_Target_theACLK_DIV_PTR);
 515              		.loc 1 282 0
 516 0004 44F20013 		movw	r3, #:lower16:1073758464
 517 0008 C4F20003 		movt	r3, #:upper16:1073758464
 518 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 519 000e 9BB2     		uxth	r3, r3
 283:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 520              		.loc 1 283 0
 521 0010 1846     		mov	r0, r3
 522 0012 BD46     		mov	sp, r7
 523 0014 80BC     		pop	{r7}
 524 0016 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE5:
 527              		.size	ADC_Voltage_Target_theACLK_GetDividerRegister, .-ADC_Voltage_Target_theACLK_GetDividerRegist
 528              		.section	.text.ADC_Voltage_Target_theACLK_SetModeRegister,"ax",%progbits
 529              		.align	2
 530              		.global	ADC_Voltage_Target_theACLK_SetModeRegister
 531              		.thumb
 532              		.thumb_func
 533              		.type	ADC_Voltage_Target_theACLK_SetModeRegister, %function
 534              	ADC_Voltage_Target_theACLK_SetModeRegister:
 535              	.LFB6:
 284:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 285:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 286:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 287:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_SetModeRegister
 288:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 289:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 290:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  disabled before changing the mode.
 294:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 295:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 296:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 occur when the divider count reaches half of the divide
 300:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 value.
 301:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 is asserted for approximately half of its period. When
 303:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 304:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 source clock.
 305:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 be enabled for all synchronous clocks.
 307:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 310:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 311:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 312:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 314:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_SetModeRegister(uint8 clkMode) 
 315:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 536              		.loc 1 315 0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 16


 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0000 80B4     		push	{r7}
 542              	.LCFI15:
 543              		.cfi_def_cfa_offset 4
 544 0002 83B0     		sub	sp, sp, #12
 545              	.LCFI16:
 546              		.cfi_def_cfa_offset 16
 547 0004 00AF     		add	r7, sp, #0
 548              		.cfi_offset 7, -4
 549              	.LCFI17:
 550              		.cfi_def_cfa_register 7
 551 0006 0346     		mov	r3, r0
 552 0008 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     ADC_Voltage_Target_theACLK_MOD_SRC |= clkMode & ADC_Voltage_Target_theACLK_MODE_MASK;
 553              		.loc 1 316 0
 554 000a 44F20213 		movw	r3, #:lower16:1073758466
 555 000e C4F20003 		movt	r3, #:upper16:1073758466
 556 0012 44F20212 		movw	r2, #:lower16:1073758466
 557 0016 C4F20002 		movt	r2, #:upper16:1073758466
 558 001a 1278     		ldrb	r2, [r2, #0]
 559 001c D1B2     		uxtb	r1, r2
 560 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 561 0020 02F0F802 		and	r2, r2, #248
 562 0024 41EA0202 		orr	r2, r1, r2
 563 0028 D2B2     		uxtb	r2, r2
 564 002a 1A70     		strb	r2, [r3, #0]
 317:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 565              		.loc 1 317 0
 566 002c 07F10C07 		add	r7, r7, #12
 567 0030 BD46     		mov	sp, r7
 568 0032 80BC     		pop	{r7}
 569 0034 7047     		bx	lr
 570              		.cfi_endproc
 571              	.LFE6:
 572              		.size	ADC_Voltage_Target_theACLK_SetModeRegister, .-ADC_Voltage_Target_theACLK_SetModeRegister
 573 0036 00BF     		.section	.text.ADC_Voltage_Target_theACLK_ClearModeRegister,"ax",%progbits
 574              		.align	2
 575              		.global	ADC_Voltage_Target_theACLK_ClearModeRegister
 576              		.thumb
 577              		.thumb_func
 578              		.type	ADC_Voltage_Target_theACLK_ClearModeRegister, %function
 579              	ADC_Voltage_Target_theACLK_ClearModeRegister:
 580              	.LFB7:
 318:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 319:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 320:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_ClearModeRegister
 322:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 323:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 324:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 325:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  disabled before changing the mode.
 328:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 17


 329:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 330:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 331:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 occur when the divider count reaches half of the divide
 334:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 value.
 335:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 is asserted for approximately half of its period. When
 337:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 338:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 source clock.
 339:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *                 be enabled for all synchronous clocks.
 341:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 344:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 345:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 346:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 347:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 348:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_ClearModeRegister(uint8 clkMode) 
 349:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 581              		.loc 1 349 0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 8
 584              		@ frame_needed = 1, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 586 0000 80B4     		push	{r7}
 587              	.LCFI18:
 588              		.cfi_def_cfa_offset 4
 589 0002 83B0     		sub	sp, sp, #12
 590              	.LCFI19:
 591              		.cfi_def_cfa_offset 16
 592 0004 00AF     		add	r7, sp, #0
 593              		.cfi_offset 7, -4
 594              	.LCFI20:
 595              		.cfi_def_cfa_register 7
 596 0006 0346     		mov	r3, r0
 597 0008 FB71     		strb	r3, [r7, #7]
 350:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     ADC_Voltage_Target_theACLK_MOD_SRC &= ~clkMode | ~ADC_Voltage_Target_theACLK_MODE_MASK;
 598              		.loc 1 350 0
 599 000a 44F20213 		movw	r3, #:lower16:1073758466
 600 000e C4F20003 		movt	r3, #:upper16:1073758466
 601 0012 44F20212 		movw	r2, #:lower16:1073758466
 602 0016 C4F20002 		movt	r2, #:upper16:1073758466
 603 001a 1278     		ldrb	r2, [r2, #0]
 604 001c D1B2     		uxtb	r1, r2
 605 001e FA79     		ldrb	r2, [r7, #7]
 606 0020 6FEA0202 		mvn	r2, r2
 607 0024 D2B2     		uxtb	r2, r2
 608 0026 42F00702 		orr	r2, r2, #7
 609 002a D2B2     		uxtb	r2, r2
 610 002c 01EA0202 		and	r2, r1, r2
 611 0030 D2B2     		uxtb	r2, r2
 612 0032 1A70     		strb	r2, [r3, #0]
 351:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 613              		.loc 1 351 0
 614 0034 07F10C07 		add	r7, r7, #12
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 18


 615 0038 BD46     		mov	sp, r7
 616 003a 80BC     		pop	{r7}
 617 003c 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE7:
 620              		.size	ADC_Voltage_Target_theACLK_ClearModeRegister, .-ADC_Voltage_Target_theACLK_ClearModeRegister
 621 003e 00BF     		.section	.text.ADC_Voltage_Target_theACLK_GetModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	ADC_Voltage_Target_theACLK_GetModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	ADC_Voltage_Target_theACLK_GetModeRegister, %function
 627              	ADC_Voltage_Target_theACLK_GetModeRegister:
 628              	.LFB8:
 352:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 353:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 354:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 355:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_GetModeRegister
 356:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 357:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 358:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Gets the clock mode register value.
 359:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 360:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 361:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 362:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 367:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 368:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** uint8 ADC_Voltage_Target_theACLK_GetModeRegister(void) 
 369:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 629              		.loc 1 369 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              	.LCFI21:
 636              		.cfi_def_cfa_offset 4
 637 0002 00AF     		add	r7, sp, #0
 638              		.cfi_offset 7, -4
 639              	.LCFI22:
 640              		.cfi_def_cfa_register 7
 370:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     return ADC_Voltage_Target_theACLK_MOD_SRC & ADC_Voltage_Target_theACLK_MODE_MASK;
 641              		.loc 1 370 0
 642 0004 44F20213 		movw	r3, #:lower16:1073758466
 643 0008 C4F20003 		movt	r3, #:upper16:1073758466
 644 000c 1B78     		ldrb	r3, [r3, #0]
 645 000e DBB2     		uxtb	r3, r3
 646 0010 03F0F803 		and	r3, r3, #248
 371:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 647              		.loc 1 371 0
 648 0014 1846     		mov	r0, r3
 649 0016 BD46     		mov	sp, r7
 650 0018 80BC     		pop	{r7}
 651 001a 7047     		bx	lr
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 19


 652              		.cfi_endproc
 653              	.LFE8:
 654              		.size	ADC_Voltage_Target_theACLK_GetModeRegister, .-ADC_Voltage_Target_theACLK_GetModeRegister
 655              		.section	.text.ADC_Voltage_Target_theACLK_SetSourceRegister,"ax",%progbits
 656              		.align	2
 657              		.global	ADC_Voltage_Target_theACLK_SetSourceRegister
 658              		.thumb
 659              		.thumb_func
 660              		.type	ADC_Voltage_Target_theACLK_SetSourceRegister, %function
 661              	ADC_Voltage_Target_theACLK_SetSourceRegister:
 662              	.LFB9:
 372:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 374:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_SetSourceRegister
 376:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 377:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 380:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 381:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 382:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 383:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   following input sources:
 384:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 386:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 387:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 388:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 389:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 390:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 393:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 394:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 395:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 396:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 397:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 398:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_SetSourceRegister(uint8 clkSource) 
 399:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 663              		.loc 1 399 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 16
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667 0000 80B5     		push	{r7, lr}
 668              	.LCFI23:
 669              		.cfi_def_cfa_offset 8
 670 0002 84B0     		sub	sp, sp, #16
 671              	.LCFI24:
 672              		.cfi_def_cfa_offset 24
 673 0004 00AF     		add	r7, sp, #0
 674              		.cfi_offset 14, -4
 675              		.cfi_offset 7, -8
 676              	.LCFI25:
 677              		.cfi_def_cfa_register 7
 678 0006 0346     		mov	r3, r0
 679 0008 FB71     		strb	r3, [r7, #7]
 400:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     uint16 currDiv = ADC_Voltage_Target_theACLK_GetDividerRegister();
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 20


 680              		.loc 1 400 0
 681 000a FFF7FEFF 		bl	ADC_Voltage_Target_theACLK_GetDividerRegister
 682 000e 0346     		mov	r3, r0
 683 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 401:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     uint8 oldSrc = ADC_Voltage_Target_theACLK_GetSourceRegister();
 684              		.loc 1 401 0
 685 0012 FFF7FEFF 		bl	ADC_Voltage_Target_theACLK_GetSourceRegister
 686 0016 0346     		mov	r3, r0
 687 0018 FB73     		strb	r3, [r7, #15]
 402:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 403:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 688              		.loc 1 403 0
 689 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 690 001c 002B     		cmp	r3, #0
 691 001e 25D0     		beq	.L36
 692 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 693 0022 002B     		cmp	r3, #0
 694 0024 22D1     		bne	.L36
 695 0026 BB89     		ldrh	r3, [r7, #12]
 696 0028 002B     		cmp	r3, #0
 697 002a 1FD1     		bne	.L36
 404:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 405:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 406:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* then set the source so we are consistent.                                */
 407:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_MOD_SRC |= CYCLK_SSS;
 698              		.loc 1 407 0
 699 002c 44F20213 		movw	r3, #:lower16:1073758466
 700 0030 C4F20003 		movt	r3, #:upper16:1073758466
 701 0034 44F20212 		movw	r2, #:lower16:1073758466
 702 0038 C4F20002 		movt	r2, #:upper16:1073758466
 703 003c 1278     		ldrb	r2, [r2, #0]
 704 003e D2B2     		uxtb	r2, r2
 705 0040 42F04002 		orr	r2, r2, #64
 706 0044 D2B2     		uxtb	r2, r2
 707 0046 1A70     		strb	r2, [r3, #0]
 408:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_MOD_SRC =
 708              		.loc 1 408 0
 709 0048 44F20213 		movw	r3, #:lower16:1073758466
 710 004c C4F20003 		movt	r3, #:upper16:1073758466
 409:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             (ADC_Voltage_Target_theACLK_MOD_SRC & ~ADC_Voltage_Target_theACLK_SRC_SEL_MSK) | clkSou
 711              		.loc 1 409 0
 712 0050 44F20212 		movw	r2, #:lower16:1073758466
 713 0054 C4F20002 		movt	r2, #:upper16:1073758466
 714 0058 1278     		ldrb	r2, [r2, #0]
 715 005a D2B2     		uxtb	r2, r2
 716              		.loc 1 408 0
 717 005c 02F0F802 		and	r2, r2, #248
 718 0060 F979     		ldrb	r1, [r7, #7]
 719 0062 42EA0102 		orr	r2, r2, r1
 720 0066 D2B2     		uxtb	r2, r2
 721 0068 1A70     		strb	r2, [r3, #0]
 722              		.loc 1 403 0
 723 006a 38E0     		b	.L39
 724              	.L36:
 410:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 411:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 725              		.loc 1 411 0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 21


 726 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 727 006e 002B     		cmp	r3, #0
 728 0070 24D1     		bne	.L38
 729 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 730 0074 002B     		cmp	r3, #0
 731 0076 21D0     		beq	.L38
 732 0078 BB89     		ldrh	r3, [r7, #12]
 733 007a 002B     		cmp	r3, #0
 734 007c 1ED1     		bne	.L38
 412:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 413:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         /* lock when we clear SSS.                                                  */
 415:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_MOD_SRC =
 735              		.loc 1 415 0
 736 007e 44F20213 		movw	r3, #:lower16:1073758466
 737 0082 C4F20003 		movt	r3, #:upper16:1073758466
 416:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             (ADC_Voltage_Target_theACLK_MOD_SRC & ~ADC_Voltage_Target_theACLK_SRC_SEL_MSK) | clkSou
 738              		.loc 1 416 0
 739 0086 44F20212 		movw	r2, #:lower16:1073758466
 740 008a C4F20002 		movt	r2, #:upper16:1073758466
 741 008e 1278     		ldrb	r2, [r2, #0]
 742 0090 D2B2     		uxtb	r2, r2
 743              		.loc 1 415 0
 744 0092 02F0F802 		and	r2, r2, #248
 745 0096 F979     		ldrb	r1, [r7, #7]
 746 0098 42EA0102 		orr	r2, r2, r1
 747 009c D2B2     		uxtb	r2, r2
 748 009e 1A70     		strb	r2, [r3, #0]
 417:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_MOD_SRC &= ~CYCLK_SSS;
 749              		.loc 1 417 0
 750 00a0 44F20213 		movw	r3, #:lower16:1073758466
 751 00a4 C4F20003 		movt	r3, #:upper16:1073758466
 752 00a8 44F20212 		movw	r2, #:lower16:1073758466
 753 00ac C4F20002 		movt	r2, #:upper16:1073758466
 754 00b0 1278     		ldrb	r2, [r2, #0]
 755 00b2 D2B2     		uxtb	r2, r2
 756 00b4 02F0BF02 		and	r2, r2, #191
 757 00b8 1A70     		strb	r2, [r3, #0]
 758              		.loc 1 411 0
 759 00ba 10E0     		b	.L39
 760              	.L38:
 418:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 419:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     else
 420:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     {
 421:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****         ADC_Voltage_Target_theACLK_MOD_SRC =
 761              		.loc 1 421 0
 762 00bc 44F20213 		movw	r3, #:lower16:1073758466
 763 00c0 C4F20003 		movt	r3, #:upper16:1073758466
 422:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****             (ADC_Voltage_Target_theACLK_MOD_SRC & ~ADC_Voltage_Target_theACLK_SRC_SEL_MSK) | clkSou
 764              		.loc 1 422 0
 765 00c4 44F20212 		movw	r2, #:lower16:1073758466
 766 00c8 C4F20002 		movt	r2, #:upper16:1073758466
 767 00cc 1278     		ldrb	r2, [r2, #0]
 768 00ce D2B2     		uxtb	r2, r2
 769              		.loc 1 421 0
 770 00d0 02F0F802 		and	r2, r2, #248
 771 00d4 F979     		ldrb	r1, [r7, #7]
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 22


 772 00d6 42EA0102 		orr	r2, r2, r1
 773 00da D2B2     		uxtb	r2, r2
 774 00dc 1A70     		strb	r2, [r3, #0]
 775              	.L39:
 423:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     }
 424:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 776              		.loc 1 424 0
 777 00de 07F11007 		add	r7, r7, #16
 778 00e2 BD46     		mov	sp, r7
 779 00e4 80BD     		pop	{r7, pc}
 780              		.cfi_endproc
 781              	.LFE9:
 782              		.size	ADC_Voltage_Target_theACLK_SetSourceRegister, .-ADC_Voltage_Target_theACLK_SetSourceRegister
 783 00e6 00BF     		.section	.text.ADC_Voltage_Target_theACLK_GetSourceRegister,"ax",%progbits
 784              		.align	2
 785              		.global	ADC_Voltage_Target_theACLK_GetSourceRegister
 786              		.thumb
 787              		.thumb_func
 788              		.type	ADC_Voltage_Target_theACLK_GetSourceRegister, %function
 789              	ADC_Voltage_Target_theACLK_GetSourceRegister:
 790              	.LFB10:
 425:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 426:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 427:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 428:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_GetSourceRegister
 429:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 430:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 431:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Gets the input source of the clock.
 432:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 433:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 434:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 435:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 436:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 437:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 438:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 439:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 440:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** uint8 ADC_Voltage_Target_theACLK_GetSourceRegister(void) 
 441:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 791              		.loc 1 441 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 1, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796 0000 80B4     		push	{r7}
 797              	.LCFI26:
 798              		.cfi_def_cfa_offset 4
 799 0002 00AF     		add	r7, sp, #0
 800              		.cfi_offset 7, -4
 801              	.LCFI27:
 802              		.cfi_def_cfa_register 7
 442:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     return ADC_Voltage_Target_theACLK_MOD_SRC & ADC_Voltage_Target_theACLK_SRC_SEL_MSK;
 803              		.loc 1 442 0
 804 0004 44F20213 		movw	r3, #:lower16:1073758466
 805 0008 C4F20003 		movt	r3, #:upper16:1073758466
 806 000c 1B78     		ldrb	r3, [r3, #0]
 807 000e DBB2     		uxtb	r3, r3
 808 0010 03F00703 		and	r3, r3, #7
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 23


 443:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 809              		.loc 1 443 0
 810 0014 1846     		mov	r0, r3
 811 0016 BD46     		mov	sp, r7
 812 0018 80BC     		pop	{r7}
 813 001a 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE10:
 816              		.size	ADC_Voltage_Target_theACLK_GetSourceRegister, .-ADC_Voltage_Target_theACLK_GetSourceRegister
 817              		.section	.text.ADC_Voltage_Target_theACLK_SetPhaseRegister,"ax",%progbits
 818              		.align	2
 819              		.global	ADC_Voltage_Target_theACLK_SetPhaseRegister
 820              		.thumb
 821              		.thumb_func
 822              		.type	ADC_Voltage_Target_theACLK_SetPhaseRegister, %function
 823              	ADC_Voltage_Target_theACLK_SetPhaseRegister:
 824              	.LFB11:
 444:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 445:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 446:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** #if defined(ADC_Voltage_Target_theACLK__CFG3)
 447:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 448:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 450:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_SetPhaseRegister
 451:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 452:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 453:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 454:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 455:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  delay to avoid glitches.
 456:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 458:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 459:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 460:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 461:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 462:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *   produces a 10ns delay.
 463:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 464:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 465:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 466:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 467:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 468:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** void ADC_Voltage_Target_theACLK_SetPhaseRegister(uint8 clkPhase) 
 469:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 825              		.loc 1 469 0
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 8
 828              		@ frame_needed = 1, uses_anonymous_args = 0
 829              		@ link register save eliminated.
 830 0000 80B4     		push	{r7}
 831              	.LCFI28:
 832              		.cfi_def_cfa_offset 4
 833 0002 83B0     		sub	sp, sp, #12
 834              	.LCFI29:
 835              		.cfi_def_cfa_offset 16
 836 0004 00AF     		add	r7, sp, #0
 837              		.cfi_offset 7, -4
 838              	.LCFI30:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 24


 839              		.cfi_def_cfa_register 7
 840 0006 0346     		mov	r3, r0
 841 0008 FB71     		strb	r3, [r7, #7]
 470:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     ADC_Voltage_Target_theACLK_PHASE = clkPhase & ADC_Voltage_Target_theACLK_PHASE_MASK;
 842              		.loc 1 470 0
 843 000a 44F20313 		movw	r3, #:lower16:1073758467
 844 000e C4F20003 		movt	r3, #:upper16:1073758467
 845 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 846 0014 02F00F02 		and	r2, r2, #15
 847 0018 1A70     		strb	r2, [r3, #0]
 471:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 848              		.loc 1 471 0
 849 001a 07F10C07 		add	r7, r7, #12
 850 001e BD46     		mov	sp, r7
 851 0020 80BC     		pop	{r7}
 852 0022 7047     		bx	lr
 853              		.cfi_endproc
 854              	.LFE11:
 855              		.size	ADC_Voltage_Target_theACLK_SetPhaseRegister, .-ADC_Voltage_Target_theACLK_SetPhaseRegister
 856              		.section	.text.ADC_Voltage_Target_theACLK_GetPhaseRegister,"ax",%progbits
 857              		.align	2
 858              		.global	ADC_Voltage_Target_theACLK_GetPhaseRegister
 859              		.thumb
 860              		.thumb_func
 861              		.type	ADC_Voltage_Target_theACLK_GetPhaseRegister, %function
 862              	ADC_Voltage_Target_theACLK_GetPhaseRegister:
 863              	.LFB12:
 472:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** 
 474:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** /*******************************************************************************
 475:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Function Name: ADC_Voltage_Target_theACLK_GetPhase
 476:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** ********************************************************************************
 477:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  for analog clocks.
 480:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 481:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Parameters:
 482:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  void
 483:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 484:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** * Returns:
 485:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 486:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *
 487:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** *******************************************************************************/
 488:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** uint8 ADC_Voltage_Target_theACLK_GetPhaseRegister(void) 
 489:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** {
 864              		.loc 1 489 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 1, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869 0000 80B4     		push	{r7}
 870              	.LCFI31:
 871              		.cfi_def_cfa_offset 4
 872 0002 00AF     		add	r7, sp, #0
 873              		.cfi_offset 7, -4
 874              	.LCFI32:
 875              		.cfi_def_cfa_register 7
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 25


 490:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c ****     return ADC_Voltage_Target_theACLK_PHASE & ADC_Voltage_Target_theACLK_PHASE_MASK;
 876              		.loc 1 490 0
 877 0004 44F20313 		movw	r3, #:lower16:1073758467
 878 0008 C4F20003 		movt	r3, #:upper16:1073758467
 879 000c 1B78     		ldrb	r3, [r3, #0]
 880 000e DBB2     		uxtb	r3, r3
 881 0010 03F00F03 		and	r3, r3, #15
 491:.\Generated_Source\PSoC5/ADC_Voltage_Target_theACLK.c **** }
 882              		.loc 1 491 0
 883 0014 1846     		mov	r0, r3
 884 0016 BD46     		mov	sp, r7
 885 0018 80BC     		pop	{r7}
 886 001a 7047     		bx	lr
 887              		.cfi_endproc
 888              	.LFE12:
 889              		.size	ADC_Voltage_Target_theACLK_GetPhaseRegister, .-ADC_Voltage_Target_theACLK_GetPhaseRegister
 890              		.text
 891              	.Letext0:
 892              		.section	.debug_loc,"",%progbits
 893              	.Ldebug_loc0:
 894              	.LLST0:
 895 0000 00000000 		.4byte	.LFB0
 896 0004 02000000 		.4byte	.LCFI0
 897 0008 0100     		.2byte	0x1
 898 000a 5D       		.byte	0x5d
 899 000b 02000000 		.4byte	.LCFI0
 900 000f 04000000 		.4byte	.LCFI1
 901 0013 0200     		.2byte	0x2
 902 0015 7D       		.byte	0x7d
 903 0016 04       		.sleb128 4
 904 0017 04000000 		.4byte	.LCFI1
 905 001b 26000000 		.4byte	.LFE0
 906 001f 0200     		.2byte	0x2
 907 0021 77       		.byte	0x77
 908 0022 04       		.sleb128 4
 909 0023 00000000 		.4byte	0x0
 910 0027 00000000 		.4byte	0x0
 911              	.LLST1:
 912 002b 00000000 		.4byte	.LFB1
 913 002f 02000000 		.4byte	.LCFI2
 914 0033 0100     		.2byte	0x1
 915 0035 5D       		.byte	0x5d
 916 0036 02000000 		.4byte	.LCFI2
 917 003a 04000000 		.4byte	.LCFI3
 918 003e 0200     		.2byte	0x2
 919 0040 7D       		.byte	0x7d
 920 0041 04       		.sleb128 4
 921 0042 04000000 		.4byte	.LCFI3
 922 0046 24000000 		.4byte	.LFE1
 923 004a 0200     		.2byte	0x2
 924 004c 77       		.byte	0x77
 925 004d 04       		.sleb128 4
 926 004e 00000000 		.4byte	0x0
 927 0052 00000000 		.4byte	0x0
 928              	.LLST2:
 929 0056 00000000 		.4byte	.LFB2
 930 005a 02000000 		.4byte	.LCFI4
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 26


 931 005e 0100     		.2byte	0x1
 932 0060 5D       		.byte	0x5d
 933 0061 02000000 		.4byte	.LCFI4
 934 0065 04000000 		.4byte	.LCFI5
 935 0069 0200     		.2byte	0x2
 936 006b 7D       		.byte	0x7d
 937 006c 04       		.sleb128 4
 938 006d 04000000 		.4byte	.LCFI5
 939 0071 06000000 		.4byte	.LCFI6
 940 0075 0200     		.2byte	0x2
 941 0077 7D       		.byte	0x7d
 942 0078 10       		.sleb128 16
 943 0079 06000000 		.4byte	.LCFI6
 944 007d DA000000 		.4byte	.LFE2
 945 0081 0200     		.2byte	0x2
 946 0083 77       		.byte	0x77
 947 0084 10       		.sleb128 16
 948 0085 00000000 		.4byte	0x0
 949 0089 00000000 		.4byte	0x0
 950              	.LLST3:
 951 008d 00000000 		.4byte	.LFB3
 952 0091 02000000 		.4byte	.LCFI7
 953 0095 0100     		.2byte	0x1
 954 0097 5D       		.byte	0x5d
 955 0098 02000000 		.4byte	.LCFI7
 956 009c 04000000 		.4byte	.LCFI8
 957 00a0 0200     		.2byte	0x2
 958 00a2 7D       		.byte	0x7d
 959 00a3 04       		.sleb128 4
 960 00a4 04000000 		.4byte	.LCFI8
 961 00a8 06000000 		.4byte	.LCFI9
 962 00ac 0200     		.2byte	0x2
 963 00ae 7D       		.byte	0x7d
 964 00af 10       		.sleb128 16
 965 00b0 06000000 		.4byte	.LCFI9
 966 00b4 52000000 		.4byte	.LFE3
 967 00b8 0200     		.2byte	0x2
 968 00ba 77       		.byte	0x77
 969 00bb 10       		.sleb128 16
 970 00bc 00000000 		.4byte	0x0
 971 00c0 00000000 		.4byte	0x0
 972              	.LLST4:
 973 00c4 00000000 		.4byte	.LFB4
 974 00c8 02000000 		.4byte	.LCFI10
 975 00cc 0100     		.2byte	0x1
 976 00ce 5D       		.byte	0x5d
 977 00cf 02000000 		.4byte	.LCFI10
 978 00d3 04000000 		.4byte	.LCFI11
 979 00d7 0200     		.2byte	0x2
 980 00d9 7D       		.byte	0x7d
 981 00da 08       		.sleb128 8
 982 00db 04000000 		.4byte	.LCFI11
 983 00df 06000000 		.4byte	.LCFI12
 984 00e3 0200     		.2byte	0x2
 985 00e5 7D       		.byte	0x7d
 986 00e6 18       		.sleb128 24
 987 00e7 06000000 		.4byte	.LCFI12
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 27


 988 00eb D4010000 		.4byte	.LFE4
 989 00ef 0200     		.2byte	0x2
 990 00f1 77       		.byte	0x77
 991 00f2 18       		.sleb128 24
 992 00f3 00000000 		.4byte	0x0
 993 00f7 00000000 		.4byte	0x0
 994              	.LLST5:
 995 00fb 00000000 		.4byte	.LFB5
 996 00ff 02000000 		.4byte	.LCFI13
 997 0103 0100     		.2byte	0x1
 998 0105 5D       		.byte	0x5d
 999 0106 02000000 		.4byte	.LCFI13
 1000 010a 04000000 		.4byte	.LCFI14
 1001 010e 0200     		.2byte	0x2
 1002 0110 7D       		.byte	0x7d
 1003 0111 04       		.sleb128 4
 1004 0112 04000000 		.4byte	.LCFI14
 1005 0116 18000000 		.4byte	.LFE5
 1006 011a 0200     		.2byte	0x2
 1007 011c 77       		.byte	0x77
 1008 011d 04       		.sleb128 4
 1009 011e 00000000 		.4byte	0x0
 1010 0122 00000000 		.4byte	0x0
 1011              	.LLST6:
 1012 0126 00000000 		.4byte	.LFB6
 1013 012a 02000000 		.4byte	.LCFI15
 1014 012e 0100     		.2byte	0x1
 1015 0130 5D       		.byte	0x5d
 1016 0131 02000000 		.4byte	.LCFI15
 1017 0135 04000000 		.4byte	.LCFI16
 1018 0139 0200     		.2byte	0x2
 1019 013b 7D       		.byte	0x7d
 1020 013c 04       		.sleb128 4
 1021 013d 04000000 		.4byte	.LCFI16
 1022 0141 06000000 		.4byte	.LCFI17
 1023 0145 0200     		.2byte	0x2
 1024 0147 7D       		.byte	0x7d
 1025 0148 10       		.sleb128 16
 1026 0149 06000000 		.4byte	.LCFI17
 1027 014d 36000000 		.4byte	.LFE6
 1028 0151 0200     		.2byte	0x2
 1029 0153 77       		.byte	0x77
 1030 0154 10       		.sleb128 16
 1031 0155 00000000 		.4byte	0x0
 1032 0159 00000000 		.4byte	0x0
 1033              	.LLST7:
 1034 015d 00000000 		.4byte	.LFB7
 1035 0161 02000000 		.4byte	.LCFI18
 1036 0165 0100     		.2byte	0x1
 1037 0167 5D       		.byte	0x5d
 1038 0168 02000000 		.4byte	.LCFI18
 1039 016c 04000000 		.4byte	.LCFI19
 1040 0170 0200     		.2byte	0x2
 1041 0172 7D       		.byte	0x7d
 1042 0173 04       		.sleb128 4
 1043 0174 04000000 		.4byte	.LCFI19
 1044 0178 06000000 		.4byte	.LCFI20
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 28


 1045 017c 0200     		.2byte	0x2
 1046 017e 7D       		.byte	0x7d
 1047 017f 10       		.sleb128 16
 1048 0180 06000000 		.4byte	.LCFI20
 1049 0184 3E000000 		.4byte	.LFE7
 1050 0188 0200     		.2byte	0x2
 1051 018a 77       		.byte	0x77
 1052 018b 10       		.sleb128 16
 1053 018c 00000000 		.4byte	0x0
 1054 0190 00000000 		.4byte	0x0
 1055              	.LLST8:
 1056 0194 00000000 		.4byte	.LFB8
 1057 0198 02000000 		.4byte	.LCFI21
 1058 019c 0100     		.2byte	0x1
 1059 019e 5D       		.byte	0x5d
 1060 019f 02000000 		.4byte	.LCFI21
 1061 01a3 04000000 		.4byte	.LCFI22
 1062 01a7 0200     		.2byte	0x2
 1063 01a9 7D       		.byte	0x7d
 1064 01aa 04       		.sleb128 4
 1065 01ab 04000000 		.4byte	.LCFI22
 1066 01af 1C000000 		.4byte	.LFE8
 1067 01b3 0200     		.2byte	0x2
 1068 01b5 77       		.byte	0x77
 1069 01b6 04       		.sleb128 4
 1070 01b7 00000000 		.4byte	0x0
 1071 01bb 00000000 		.4byte	0x0
 1072              	.LLST9:
 1073 01bf 00000000 		.4byte	.LFB9
 1074 01c3 02000000 		.4byte	.LCFI23
 1075 01c7 0100     		.2byte	0x1
 1076 01c9 5D       		.byte	0x5d
 1077 01ca 02000000 		.4byte	.LCFI23
 1078 01ce 04000000 		.4byte	.LCFI24
 1079 01d2 0200     		.2byte	0x2
 1080 01d4 7D       		.byte	0x7d
 1081 01d5 08       		.sleb128 8
 1082 01d6 04000000 		.4byte	.LCFI24
 1083 01da 06000000 		.4byte	.LCFI25
 1084 01de 0200     		.2byte	0x2
 1085 01e0 7D       		.byte	0x7d
 1086 01e1 18       		.sleb128 24
 1087 01e2 06000000 		.4byte	.LCFI25
 1088 01e6 E6000000 		.4byte	.LFE9
 1089 01ea 0200     		.2byte	0x2
 1090 01ec 77       		.byte	0x77
 1091 01ed 18       		.sleb128 24
 1092 01ee 00000000 		.4byte	0x0
 1093 01f2 00000000 		.4byte	0x0
 1094              	.LLST10:
 1095 01f6 00000000 		.4byte	.LFB10
 1096 01fa 02000000 		.4byte	.LCFI26
 1097 01fe 0100     		.2byte	0x1
 1098 0200 5D       		.byte	0x5d
 1099 0201 02000000 		.4byte	.LCFI26
 1100 0205 04000000 		.4byte	.LCFI27
 1101 0209 0200     		.2byte	0x2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 29


 1102 020b 7D       		.byte	0x7d
 1103 020c 04       		.sleb128 4
 1104 020d 04000000 		.4byte	.LCFI27
 1105 0211 1C000000 		.4byte	.LFE10
 1106 0215 0200     		.2byte	0x2
 1107 0217 77       		.byte	0x77
 1108 0218 04       		.sleb128 4
 1109 0219 00000000 		.4byte	0x0
 1110 021d 00000000 		.4byte	0x0
 1111              	.LLST11:
 1112 0221 00000000 		.4byte	.LFB11
 1113 0225 02000000 		.4byte	.LCFI28
 1114 0229 0100     		.2byte	0x1
 1115 022b 5D       		.byte	0x5d
 1116 022c 02000000 		.4byte	.LCFI28
 1117 0230 04000000 		.4byte	.LCFI29
 1118 0234 0200     		.2byte	0x2
 1119 0236 7D       		.byte	0x7d
 1120 0237 04       		.sleb128 4
 1121 0238 04000000 		.4byte	.LCFI29
 1122 023c 06000000 		.4byte	.LCFI30
 1123 0240 0200     		.2byte	0x2
 1124 0242 7D       		.byte	0x7d
 1125 0243 10       		.sleb128 16
 1126 0244 06000000 		.4byte	.LCFI30
 1127 0248 24000000 		.4byte	.LFE11
 1128 024c 0200     		.2byte	0x2
 1129 024e 77       		.byte	0x77
 1130 024f 10       		.sleb128 16
 1131 0250 00000000 		.4byte	0x0
 1132 0254 00000000 		.4byte	0x0
 1133              	.LLST12:
 1134 0258 00000000 		.4byte	.LFB12
 1135 025c 02000000 		.4byte	.LCFI31
 1136 0260 0100     		.2byte	0x1
 1137 0262 5D       		.byte	0x5d
 1138 0263 02000000 		.4byte	.LCFI31
 1139 0267 04000000 		.4byte	.LCFI32
 1140 026b 0200     		.2byte	0x2
 1141 026d 7D       		.byte	0x7d
 1142 026e 04       		.sleb128 4
 1143 026f 04000000 		.4byte	.LCFI32
 1144 0273 1C000000 		.4byte	.LFE12
 1145 0277 0200     		.2byte	0x2
 1146 0279 77       		.byte	0x77
 1147 027a 04       		.sleb128 4
 1148 027b 00000000 		.4byte	0x0
 1149 027f 00000000 		.4byte	0x0
 1150              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 1151              		.section	.debug_info
 1152 0000 A9020000 		.4byte	0x2a9
 1153 0004 0200     		.2byte	0x2
 1154 0006 00000000 		.4byte	.Ldebug_abbrev0
 1155 000a 04       		.byte	0x4
 1156 000b 01       		.uleb128 0x1
 1157 000c 51020000 		.4byte	.LASF38
 1158 0010 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 30


 1159 0011 62020000 		.4byte	.LASF39
 1160 0015 2D030000 		.4byte	.LASF40
 1161 0019 00000000 		.4byte	0x0
 1162 001d 00000000 		.4byte	0x0
 1163 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1164 0025 00000000 		.4byte	.Ldebug_line0
 1165 0029 02       		.uleb128 0x2
 1166 002a 01       		.byte	0x1
 1167 002b 06       		.byte	0x6
 1168 002c F9020000 		.4byte	.LASF0
 1169 0030 02       		.uleb128 0x2
 1170 0031 01       		.byte	0x1
 1171 0032 08       		.byte	0x8
 1172 0033 B7000000 		.4byte	.LASF1
 1173 0037 02       		.uleb128 0x2
 1174 0038 02       		.byte	0x2
 1175 0039 05       		.byte	0x5
 1176 003a CD020000 		.4byte	.LASF2
 1177 003e 02       		.uleb128 0x2
 1178 003f 02       		.byte	0x2
 1179 0040 07       		.byte	0x7
 1180 0041 66010000 		.4byte	.LASF3
 1181 0045 02       		.uleb128 0x2
 1182 0046 04       		.byte	0x4
 1183 0047 05       		.byte	0x5
 1184 0048 DD020000 		.4byte	.LASF4
 1185 004c 02       		.uleb128 0x2
 1186 004d 04       		.byte	0x4
 1187 004e 07       		.byte	0x7
 1188 004f 54010000 		.4byte	.LASF5
 1189 0053 02       		.uleb128 0x2
 1190 0054 08       		.byte	0x8
 1191 0055 05       		.byte	0x5
 1192 0056 00000000 		.4byte	.LASF6
 1193 005a 02       		.uleb128 0x2
 1194 005b 08       		.byte	0x8
 1195 005c 07       		.byte	0x7
 1196 005d 0D020000 		.4byte	.LASF7
 1197 0061 03       		.uleb128 0x3
 1198 0062 04       		.byte	0x4
 1199 0063 05       		.byte	0x5
 1200 0064 696E7400 		.ascii	"int\000"
 1201 0068 02       		.uleb128 0x2
 1202 0069 04       		.byte	0x4
 1203 006a 07       		.byte	0x7
 1204 006b F8010000 		.4byte	.LASF8
 1205 006f 04       		.uleb128 0x4
 1206 0070 D7020000 		.4byte	.LASF9
 1207 0074 02       		.byte	0x2
 1208 0075 4C       		.byte	0x4c
 1209 0076 30000000 		.4byte	0x30
 1210 007a 04       		.uleb128 0x4
 1211 007b E9010000 		.4byte	.LASF10
 1212 007f 02       		.byte	0x2
 1213 0080 4D       		.byte	0x4d
 1214 0081 3E000000 		.4byte	0x3e
 1215 0085 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 31


 1216 0086 04       		.byte	0x4
 1217 0087 04       		.byte	0x4
 1218 0088 8C000000 		.4byte	.LASF11
 1219 008c 02       		.uleb128 0x2
 1220 008d 08       		.byte	0x8
 1221 008e 04       		.byte	0x4
 1222 008f DA010000 		.4byte	.LASF12
 1223 0093 02       		.uleb128 0x2
 1224 0094 01       		.byte	0x1
 1225 0095 08       		.byte	0x8
 1226 0096 5D020000 		.4byte	.LASF13
 1227 009a 05       		.uleb128 0x5
 1228 009b 01       		.byte	0x1
 1229 009c 0E000000 		.4byte	.LASF14
 1230 00a0 01       		.byte	0x1
 1231 00a1 2C       		.byte	0x2c
 1232 00a2 01       		.byte	0x1
 1233 00a3 00000000 		.4byte	.LFB0
 1234 00a7 26000000 		.4byte	.LFE0
 1235 00ab 00000000 		.4byte	.LLST0
 1236 00af 05       		.uleb128 0x5
 1237 00b0 01       		.byte	0x1
 1238 00b1 6C000000 		.4byte	.LASF15
 1239 00b5 01       		.byte	0x1
 1240 00b6 44       		.byte	0x44
 1241 00b7 01       		.byte	0x1
 1242 00b8 00000000 		.4byte	.LFB1
 1243 00bc 24000000 		.4byte	.LFE1
 1244 00c0 2B000000 		.4byte	.LLST1
 1245 00c4 06       		.uleb128 0x6
 1246 00c5 01       		.byte	0x1
 1247 00c6 92000000 		.4byte	.LASF16
 1248 00ca 01       		.byte	0x1
 1249 00cb 5D       		.byte	0x5d
 1250 00cc 01       		.byte	0x1
 1251 00cd 00000000 		.4byte	.LFB2
 1252 00d1 DA000000 		.4byte	.LFE2
 1253 00d5 56000000 		.4byte	.LLST2
 1254 00d9 F6000000 		.4byte	0xf6
 1255 00dd 07       		.uleb128 0x7
 1256 00de 1C000000 		.4byte	.LBB2
 1257 00e2 D0000000 		.4byte	.LBE2
 1258 00e6 08       		.uleb128 0x8
 1259 00e7 61000000 		.4byte	.LASF22
 1260 00eb 01       		.byte	0x1
 1261 00ec 62       		.byte	0x62
 1262 00ed 7A000000 		.4byte	0x7a
 1263 00f1 02       		.byte	0x2
 1264 00f2 91       		.byte	0x91
 1265 00f3 76       		.sleb128 -10
 1266 00f4 00       		.byte	0x0
 1267 00f5 00       		.byte	0x0
 1268 00f6 06       		.uleb128 0x6
 1269 00f7 01       		.byte	0x1
 1270 00f8 05030000 		.4byte	.LASF17
 1271 00fc 01       		.byte	0x1
 1272 00fd 93       		.byte	0x93
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 32


 1273 00fe 01       		.byte	0x1
 1274 00ff 00000000 		.4byte	.LFB3
 1275 0103 52000000 		.4byte	.LFE3
 1276 0107 8D000000 		.4byte	.LLST3
 1277 010b 1E010000 		.4byte	0x11e
 1278 010f 09       		.uleb128 0x9
 1279 0110 5B000000 		.4byte	.LASF19
 1280 0114 01       		.byte	0x1
 1281 0115 93       		.byte	0x93
 1282 0116 6F000000 		.4byte	0x6f
 1283 011a 02       		.byte	0x2
 1284 011b 91       		.byte	0x91
 1285 011c 77       		.sleb128 -9
 1286 011d 00       		.byte	0x0
 1287 011e 06       		.uleb128 0x6
 1288 011f 01       		.byte	0x1
 1289 0120 C5000000 		.4byte	.LASF18
 1290 0124 01       		.byte	0x1
 1291 0125 B6       		.byte	0xb6
 1292 0126 01       		.byte	0x1
 1293 0127 00000000 		.4byte	.LFB4
 1294 012b D4010000 		.4byte	.LFE4
 1295 012f C4000000 		.4byte	.LLST4
 1296 0133 7E010000 		.4byte	0x17e
 1297 0137 09       		.uleb128 0x9
 1298 0138 CF010000 		.4byte	.LASF20
 1299 013c 01       		.byte	0x1
 1300 013d B6       		.byte	0xb6
 1301 013e 7A000000 		.4byte	0x7a
 1302 0142 02       		.byte	0x2
 1303 0143 91       		.byte	0x91
 1304 0144 6E       		.sleb128 -18
 1305 0145 09       		.uleb128 0x9
 1306 0146 E1010000 		.4byte	.LASF21
 1307 014a 01       		.byte	0x1
 1308 014b B6       		.byte	0xb6
 1309 014c 6F000000 		.4byte	0x6f
 1310 0150 02       		.byte	0x2
 1311 0151 91       		.byte	0x91
 1312 0152 6D       		.sleb128 -19
 1313 0153 08       		.uleb128 0x8
 1314 0154 1F010000 		.4byte	.LASF23
 1315 0158 01       		.byte	0x1
 1316 0159 B8       		.byte	0xb8
 1317 015a 6F000000 		.4byte	0x6f
 1318 015e 02       		.byte	0x2
 1319 015f 91       		.byte	0x91
 1320 0160 74       		.sleb128 -12
 1321 0161 08       		.uleb128 0x8
 1322 0162 05020000 		.4byte	.LASF24
 1323 0166 01       		.byte	0x1
 1324 0167 BA       		.byte	0xba
 1325 0168 6F000000 		.4byte	0x6f
 1326 016c 02       		.byte	0x2
 1327 016d 91       		.byte	0x91
 1328 016e 75       		.sleb128 -11
 1329 016f 08       		.uleb128 0x8
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 33


 1330 0170 61000000 		.4byte	.LASF22
 1331 0174 01       		.byte	0x1
 1332 0175 BB       		.byte	0xbb
 1333 0176 7A000000 		.4byte	0x7a
 1334 017a 02       		.byte	0x2
 1335 017b 91       		.byte	0x91
 1336 017c 76       		.sleb128 -10
 1337 017d 00       		.byte	0x0
 1338 017e 0A       		.uleb128 0xa
 1339 017f 01       		.byte	0x1
 1340 0180 6B030000 		.4byte	.LASF28
 1341 0184 01       		.byte	0x1
 1342 0185 1801     		.2byte	0x118
 1343 0187 01       		.byte	0x1
 1344 0188 7A000000 		.4byte	0x7a
 1345 018c 00000000 		.4byte	.LFB5
 1346 0190 18000000 		.4byte	.LFE5
 1347 0194 FB000000 		.4byte	.LLST5
 1348 0198 0B       		.uleb128 0xb
 1349 0199 01       		.byte	0x1
 1350 019a A4010000 		.4byte	.LASF25
 1351 019e 01       		.byte	0x1
 1352 019f 3A01     		.2byte	0x13a
 1353 01a1 01       		.byte	0x1
 1354 01a2 00000000 		.4byte	.LFB6
 1355 01a6 36000000 		.4byte	.LFE6
 1356 01aa 26010000 		.4byte	.LLST6
 1357 01ae C2010000 		.4byte	0x1c2
 1358 01b2 0C       		.uleb128 0xc
 1359 01b3 F0010000 		.4byte	.LASF26
 1360 01b7 01       		.byte	0x1
 1361 01b8 3A01     		.2byte	0x13a
 1362 01ba 6F000000 		.4byte	0x6f
 1363 01be 02       		.byte	0x2
 1364 01bf 91       		.byte	0x91
 1365 01c0 77       		.sleb128 -9
 1366 01c1 00       		.byte	0x0
 1367 01c2 0B       		.uleb128 0xb
 1368 01c3 01       		.byte	0x1
 1369 01c4 27010000 		.4byte	.LASF27
 1370 01c8 01       		.byte	0x1
 1371 01c9 5C01     		.2byte	0x15c
 1372 01cb 01       		.byte	0x1
 1373 01cc 00000000 		.4byte	.LFB7
 1374 01d0 3E000000 		.4byte	.LFE7
 1375 01d4 5D010000 		.4byte	.LLST7
 1376 01d8 EC010000 		.4byte	0x1ec
 1377 01dc 0C       		.uleb128 0xc
 1378 01dd F0010000 		.4byte	.LASF26
 1379 01e1 01       		.byte	0x1
 1380 01e2 5C01     		.2byte	0x15c
 1381 01e4 6F000000 		.4byte	0x6f
 1382 01e8 02       		.byte	0x2
 1383 01e9 91       		.byte	0x91
 1384 01ea 77       		.sleb128 -9
 1385 01eb 00       		.byte	0x0
 1386 01ec 0A       		.uleb128 0xa
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 34


 1387 01ed 01       		.byte	0x1
 1388 01ee 79010000 		.4byte	.LASF29
 1389 01f2 01       		.byte	0x1
 1390 01f3 7001     		.2byte	0x170
 1391 01f5 01       		.byte	0x1
 1392 01f6 6F000000 		.4byte	0x6f
 1393 01fa 00000000 		.4byte	.LFB8
 1394 01fe 1C000000 		.4byte	.LFE8
 1395 0202 94010000 		.4byte	.LLST8
 1396 0206 0B       		.uleb128 0xb
 1397 0207 01       		.byte	0x1
 1398 0208 A0020000 		.4byte	.LASF30
 1399 020c 01       		.byte	0x1
 1400 020d 8E01     		.2byte	0x18e
 1401 020f 01       		.byte	0x1
 1402 0210 00000000 		.4byte	.LFB9
 1403 0214 E6000000 		.4byte	.LFE9
 1404 0218 BF010000 		.4byte	.LLST9
 1405 021c 4E020000 		.4byte	0x24e
 1406 0220 0C       		.uleb128 0xc
 1407 0221 E6020000 		.4byte	.LASF31
 1408 0225 01       		.byte	0x1
 1409 0226 8E01     		.2byte	0x18e
 1410 0228 6F000000 		.4byte	0x6f
 1411 022c 02       		.byte	0x2
 1412 022d 91       		.byte	0x91
 1413 022e 6F       		.sleb128 -17
 1414 022f 0D       		.uleb128 0xd
 1415 0230 98020000 		.4byte	.LASF32
 1416 0234 01       		.byte	0x1
 1417 0235 9001     		.2byte	0x190
 1418 0237 7A000000 		.4byte	0x7a
 1419 023b 02       		.byte	0x2
 1420 023c 91       		.byte	0x91
 1421 023d 74       		.sleb128 -12
 1422 023e 0D       		.uleb128 0xd
 1423 023f 99030000 		.4byte	.LASF33
 1424 0243 01       		.byte	0x1
 1425 0244 9101     		.2byte	0x191
 1426 0246 6F000000 		.4byte	0x6f
 1427 024a 02       		.byte	0x2
 1428 024b 91       		.byte	0x91
 1429 024c 77       		.sleb128 -9
 1430 024d 00       		.byte	0x0
 1431 024e 0A       		.uleb128 0xa
 1432 024f 01       		.byte	0x1
 1433 0250 24020000 		.4byte	.LASF34
 1434 0254 01       		.byte	0x1
 1435 0255 B801     		.2byte	0x1b8
 1436 0257 01       		.byte	0x1
 1437 0258 6F000000 		.4byte	0x6f
 1438 025c 00000000 		.4byte	.LFB10
 1439 0260 1C000000 		.4byte	.LFE10
 1440 0264 F6010000 		.4byte	.LLST10
 1441 0268 0B       		.uleb128 0xb
 1442 0269 01       		.byte	0x1
 1443 026a 2F000000 		.4byte	.LASF35
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 35


 1444 026e 01       		.byte	0x1
 1445 026f D401     		.2byte	0x1d4
 1446 0271 01       		.byte	0x1
 1447 0272 00000000 		.4byte	.LFB11
 1448 0276 24000000 		.4byte	.LFE11
 1449 027a 21020000 		.4byte	.LLST11
 1450 027e 92020000 		.4byte	0x292
 1451 0282 0C       		.uleb128 0xc
 1452 0283 F0020000 		.4byte	.LASF36
 1453 0287 01       		.byte	0x1
 1454 0288 D401     		.2byte	0x1d4
 1455 028a 6F000000 		.4byte	0x6f
 1456 028e 02       		.byte	0x2
 1457 028f 91       		.byte	0x91
 1458 0290 77       		.sleb128 -9
 1459 0291 00       		.byte	0x0
 1460 0292 0A       		.uleb128 0xa
 1461 0293 01       		.byte	0x1
 1462 0294 F3000000 		.4byte	.LASF37
 1463 0298 01       		.byte	0x1
 1464 0299 E801     		.2byte	0x1e8
 1465 029b 01       		.byte	0x1
 1466 029c 6F000000 		.4byte	0x6f
 1467 02a0 00000000 		.4byte	.LFB12
 1468 02a4 1C000000 		.4byte	.LFE12
 1469 02a8 58020000 		.4byte	.LLST12
 1470 02ac 00       		.byte	0x0
 1471              		.section	.debug_abbrev
 1472 0000 01       		.uleb128 0x1
 1473 0001 11       		.uleb128 0x11
 1474 0002 01       		.byte	0x1
 1475 0003 25       		.uleb128 0x25
 1476 0004 0E       		.uleb128 0xe
 1477 0005 13       		.uleb128 0x13
 1478 0006 0B       		.uleb128 0xb
 1479 0007 03       		.uleb128 0x3
 1480 0008 0E       		.uleb128 0xe
 1481 0009 1B       		.uleb128 0x1b
 1482 000a 0E       		.uleb128 0xe
 1483 000b 11       		.uleb128 0x11
 1484 000c 01       		.uleb128 0x1
 1485 000d 52       		.uleb128 0x52
 1486 000e 01       		.uleb128 0x1
 1487 000f 55       		.uleb128 0x55
 1488 0010 06       		.uleb128 0x6
 1489 0011 10       		.uleb128 0x10
 1490 0012 06       		.uleb128 0x6
 1491 0013 00       		.byte	0x0
 1492 0014 00       		.byte	0x0
 1493 0015 02       		.uleb128 0x2
 1494 0016 24       		.uleb128 0x24
 1495 0017 00       		.byte	0x0
 1496 0018 0B       		.uleb128 0xb
 1497 0019 0B       		.uleb128 0xb
 1498 001a 3E       		.uleb128 0x3e
 1499 001b 0B       		.uleb128 0xb
 1500 001c 03       		.uleb128 0x3
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 36


 1501 001d 0E       		.uleb128 0xe
 1502 001e 00       		.byte	0x0
 1503 001f 00       		.byte	0x0
 1504 0020 03       		.uleb128 0x3
 1505 0021 24       		.uleb128 0x24
 1506 0022 00       		.byte	0x0
 1507 0023 0B       		.uleb128 0xb
 1508 0024 0B       		.uleb128 0xb
 1509 0025 3E       		.uleb128 0x3e
 1510 0026 0B       		.uleb128 0xb
 1511 0027 03       		.uleb128 0x3
 1512 0028 08       		.uleb128 0x8
 1513 0029 00       		.byte	0x0
 1514 002a 00       		.byte	0x0
 1515 002b 04       		.uleb128 0x4
 1516 002c 16       		.uleb128 0x16
 1517 002d 00       		.byte	0x0
 1518 002e 03       		.uleb128 0x3
 1519 002f 0E       		.uleb128 0xe
 1520 0030 3A       		.uleb128 0x3a
 1521 0031 0B       		.uleb128 0xb
 1522 0032 3B       		.uleb128 0x3b
 1523 0033 0B       		.uleb128 0xb
 1524 0034 49       		.uleb128 0x49
 1525 0035 13       		.uleb128 0x13
 1526 0036 00       		.byte	0x0
 1527 0037 00       		.byte	0x0
 1528 0038 05       		.uleb128 0x5
 1529 0039 2E       		.uleb128 0x2e
 1530 003a 00       		.byte	0x0
 1531 003b 3F       		.uleb128 0x3f
 1532 003c 0C       		.uleb128 0xc
 1533 003d 03       		.uleb128 0x3
 1534 003e 0E       		.uleb128 0xe
 1535 003f 3A       		.uleb128 0x3a
 1536 0040 0B       		.uleb128 0xb
 1537 0041 3B       		.uleb128 0x3b
 1538 0042 0B       		.uleb128 0xb
 1539 0043 27       		.uleb128 0x27
 1540 0044 0C       		.uleb128 0xc
 1541 0045 11       		.uleb128 0x11
 1542 0046 01       		.uleb128 0x1
 1543 0047 12       		.uleb128 0x12
 1544 0048 01       		.uleb128 0x1
 1545 0049 40       		.uleb128 0x40
 1546 004a 06       		.uleb128 0x6
 1547 004b 00       		.byte	0x0
 1548 004c 00       		.byte	0x0
 1549 004d 06       		.uleb128 0x6
 1550 004e 2E       		.uleb128 0x2e
 1551 004f 01       		.byte	0x1
 1552 0050 3F       		.uleb128 0x3f
 1553 0051 0C       		.uleb128 0xc
 1554 0052 03       		.uleb128 0x3
 1555 0053 0E       		.uleb128 0xe
 1556 0054 3A       		.uleb128 0x3a
 1557 0055 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 37


 1558 0056 3B       		.uleb128 0x3b
 1559 0057 0B       		.uleb128 0xb
 1560 0058 27       		.uleb128 0x27
 1561 0059 0C       		.uleb128 0xc
 1562 005a 11       		.uleb128 0x11
 1563 005b 01       		.uleb128 0x1
 1564 005c 12       		.uleb128 0x12
 1565 005d 01       		.uleb128 0x1
 1566 005e 40       		.uleb128 0x40
 1567 005f 06       		.uleb128 0x6
 1568 0060 01       		.uleb128 0x1
 1569 0061 13       		.uleb128 0x13
 1570 0062 00       		.byte	0x0
 1571 0063 00       		.byte	0x0
 1572 0064 07       		.uleb128 0x7
 1573 0065 0B       		.uleb128 0xb
 1574 0066 01       		.byte	0x1
 1575 0067 11       		.uleb128 0x11
 1576 0068 01       		.uleb128 0x1
 1577 0069 12       		.uleb128 0x12
 1578 006a 01       		.uleb128 0x1
 1579 006b 00       		.byte	0x0
 1580 006c 00       		.byte	0x0
 1581 006d 08       		.uleb128 0x8
 1582 006e 34       		.uleb128 0x34
 1583 006f 00       		.byte	0x0
 1584 0070 03       		.uleb128 0x3
 1585 0071 0E       		.uleb128 0xe
 1586 0072 3A       		.uleb128 0x3a
 1587 0073 0B       		.uleb128 0xb
 1588 0074 3B       		.uleb128 0x3b
 1589 0075 0B       		.uleb128 0xb
 1590 0076 49       		.uleb128 0x49
 1591 0077 13       		.uleb128 0x13
 1592 0078 02       		.uleb128 0x2
 1593 0079 0A       		.uleb128 0xa
 1594 007a 00       		.byte	0x0
 1595 007b 00       		.byte	0x0
 1596 007c 09       		.uleb128 0x9
 1597 007d 05       		.uleb128 0x5
 1598 007e 00       		.byte	0x0
 1599 007f 03       		.uleb128 0x3
 1600 0080 0E       		.uleb128 0xe
 1601 0081 3A       		.uleb128 0x3a
 1602 0082 0B       		.uleb128 0xb
 1603 0083 3B       		.uleb128 0x3b
 1604 0084 0B       		.uleb128 0xb
 1605 0085 49       		.uleb128 0x49
 1606 0086 13       		.uleb128 0x13
 1607 0087 02       		.uleb128 0x2
 1608 0088 0A       		.uleb128 0xa
 1609 0089 00       		.byte	0x0
 1610 008a 00       		.byte	0x0
 1611 008b 0A       		.uleb128 0xa
 1612 008c 2E       		.uleb128 0x2e
 1613 008d 00       		.byte	0x0
 1614 008e 3F       		.uleb128 0x3f
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 38


 1615 008f 0C       		.uleb128 0xc
 1616 0090 03       		.uleb128 0x3
 1617 0091 0E       		.uleb128 0xe
 1618 0092 3A       		.uleb128 0x3a
 1619 0093 0B       		.uleb128 0xb
 1620 0094 3B       		.uleb128 0x3b
 1621 0095 05       		.uleb128 0x5
 1622 0096 27       		.uleb128 0x27
 1623 0097 0C       		.uleb128 0xc
 1624 0098 49       		.uleb128 0x49
 1625 0099 13       		.uleb128 0x13
 1626 009a 11       		.uleb128 0x11
 1627 009b 01       		.uleb128 0x1
 1628 009c 12       		.uleb128 0x12
 1629 009d 01       		.uleb128 0x1
 1630 009e 40       		.uleb128 0x40
 1631 009f 06       		.uleb128 0x6
 1632 00a0 00       		.byte	0x0
 1633 00a1 00       		.byte	0x0
 1634 00a2 0B       		.uleb128 0xb
 1635 00a3 2E       		.uleb128 0x2e
 1636 00a4 01       		.byte	0x1
 1637 00a5 3F       		.uleb128 0x3f
 1638 00a6 0C       		.uleb128 0xc
 1639 00a7 03       		.uleb128 0x3
 1640 00a8 0E       		.uleb128 0xe
 1641 00a9 3A       		.uleb128 0x3a
 1642 00aa 0B       		.uleb128 0xb
 1643 00ab 3B       		.uleb128 0x3b
 1644 00ac 05       		.uleb128 0x5
 1645 00ad 27       		.uleb128 0x27
 1646 00ae 0C       		.uleb128 0xc
 1647 00af 11       		.uleb128 0x11
 1648 00b0 01       		.uleb128 0x1
 1649 00b1 12       		.uleb128 0x12
 1650 00b2 01       		.uleb128 0x1
 1651 00b3 40       		.uleb128 0x40
 1652 00b4 06       		.uleb128 0x6
 1653 00b5 01       		.uleb128 0x1
 1654 00b6 13       		.uleb128 0x13
 1655 00b7 00       		.byte	0x0
 1656 00b8 00       		.byte	0x0
 1657 00b9 0C       		.uleb128 0xc
 1658 00ba 05       		.uleb128 0x5
 1659 00bb 00       		.byte	0x0
 1660 00bc 03       		.uleb128 0x3
 1661 00bd 0E       		.uleb128 0xe
 1662 00be 3A       		.uleb128 0x3a
 1663 00bf 0B       		.uleb128 0xb
 1664 00c0 3B       		.uleb128 0x3b
 1665 00c1 05       		.uleb128 0x5
 1666 00c2 49       		.uleb128 0x49
 1667 00c3 13       		.uleb128 0x13
 1668 00c4 02       		.uleb128 0x2
 1669 00c5 0A       		.uleb128 0xa
 1670 00c6 00       		.byte	0x0
 1671 00c7 00       		.byte	0x0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 39


 1672 00c8 0D       		.uleb128 0xd
 1673 00c9 34       		.uleb128 0x34
 1674 00ca 00       		.byte	0x0
 1675 00cb 03       		.uleb128 0x3
 1676 00cc 0E       		.uleb128 0xe
 1677 00cd 3A       		.uleb128 0x3a
 1678 00ce 0B       		.uleb128 0xb
 1679 00cf 3B       		.uleb128 0x3b
 1680 00d0 05       		.uleb128 0x5
 1681 00d1 49       		.uleb128 0x49
 1682 00d2 13       		.uleb128 0x13
 1683 00d3 02       		.uleb128 0x2
 1684 00d4 0A       		.uleb128 0xa
 1685 00d5 00       		.byte	0x0
 1686 00d6 00       		.byte	0x0
 1687 00d7 00       		.byte	0x0
 1688              		.section	.debug_pubnames,"",%progbits
 1689 0000 61020000 		.4byte	0x261
 1690 0004 0200     		.2byte	0x2
 1691 0006 00000000 		.4byte	.Ldebug_info0
 1692 000a AD020000 		.4byte	0x2ad
 1693 000e 9A000000 		.4byte	0x9a
 1694 0012 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_Start\000"
 1694      566F6C74 
 1694      6167655F 
 1694      54617267 
 1694      65745F74 
 1695 0033 AF000000 		.4byte	0xaf
 1696 0037 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_Stop\000"
 1696      566F6C74 
 1696      6167655F 
 1696      54617267 
 1696      65745F74 
 1697 0057 C4000000 		.4byte	0xc4
 1698 005b 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_StopBlock\000"
 1698      566F6C74 
 1698      6167655F 
 1698      54617267 
 1698      65745F74 
 1699 0080 F6000000 		.4byte	0xf6
 1700 0084 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_StandbyPower\000"
 1700      566F6C74 
 1700      6167655F 
 1700      54617267 
 1700      65745F74 
 1701 00ac 1E010000 		.4byte	0x11e
 1702 00b0 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetDividerRegister\000"
 1702      566F6C74 
 1702      6167655F 
 1702      54617267 
 1702      65745F74 
 1703 00de 7E010000 		.4byte	0x17e
 1704 00e2 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetDividerRegister\000"
 1704      566F6C74 
 1704      6167655F 
 1704      54617267 
 1704      65745F74 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 40


 1705 0110 98010000 		.4byte	0x198
 1706 0114 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetModeRegister\000"
 1706      566F6C74 
 1706      6167655F 
 1706      54617267 
 1706      65745F74 
 1707 013f C2010000 		.4byte	0x1c2
 1708 0143 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_ClearModeRegister\000"
 1708      566F6C74 
 1708      6167655F 
 1708      54617267 
 1708      65745F74 
 1709 0170 EC010000 		.4byte	0x1ec
 1710 0174 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetModeRegister\000"
 1710      566F6C74 
 1710      6167655F 
 1710      54617267 
 1710      65745F74 
 1711 019f 06020000 		.4byte	0x206
 1712 01a3 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetSourceRegister\000"
 1712      566F6C74 
 1712      6167655F 
 1712      54617267 
 1712      65745F74 
 1713 01d0 4E020000 		.4byte	0x24e
 1714 01d4 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetSourceRegister\000"
 1714      566F6C74 
 1714      6167655F 
 1714      54617267 
 1714      65745F74 
 1715 0201 68020000 		.4byte	0x268
 1716 0205 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetPhaseRegister\000"
 1716      566F6C74 
 1716      6167655F 
 1716      54617267 
 1716      65745F74 
 1717 0231 92020000 		.4byte	0x292
 1718 0235 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetPhaseRegister\000"
 1718      566F6C74 
 1718      6167655F 
 1718      54617267 
 1718      65745F74 
 1719 0261 00000000 		.4byte	0x0
 1720              		.section	.debug_aranges,"",%progbits
 1721 0000 7C000000 		.4byte	0x7c
 1722 0004 0200     		.2byte	0x2
 1723 0006 00000000 		.4byte	.Ldebug_info0
 1724 000a 04       		.byte	0x4
 1725 000b 00       		.byte	0x0
 1726 000c 0000     		.2byte	0x0
 1727 000e 0000     		.2byte	0x0
 1728 0010 00000000 		.4byte	.LFB0
 1729 0014 26000000 		.4byte	.LFE0-.LFB0
 1730 0018 00000000 		.4byte	.LFB1
 1731 001c 24000000 		.4byte	.LFE1-.LFB1
 1732 0020 00000000 		.4byte	.LFB2
 1733 0024 DA000000 		.4byte	.LFE2-.LFB2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 41


 1734 0028 00000000 		.4byte	.LFB3
 1735 002c 52000000 		.4byte	.LFE3-.LFB3
 1736 0030 00000000 		.4byte	.LFB4
 1737 0034 D4010000 		.4byte	.LFE4-.LFB4
 1738 0038 00000000 		.4byte	.LFB5
 1739 003c 18000000 		.4byte	.LFE5-.LFB5
 1740 0040 00000000 		.4byte	.LFB6
 1741 0044 36000000 		.4byte	.LFE6-.LFB6
 1742 0048 00000000 		.4byte	.LFB7
 1743 004c 3E000000 		.4byte	.LFE7-.LFB7
 1744 0050 00000000 		.4byte	.LFB8
 1745 0054 1C000000 		.4byte	.LFE8-.LFB8
 1746 0058 00000000 		.4byte	.LFB9
 1747 005c E6000000 		.4byte	.LFE9-.LFB9
 1748 0060 00000000 		.4byte	.LFB10
 1749 0064 1C000000 		.4byte	.LFE10-.LFB10
 1750 0068 00000000 		.4byte	.LFB11
 1751 006c 24000000 		.4byte	.LFE11-.LFB11
 1752 0070 00000000 		.4byte	.LFB12
 1753 0074 1C000000 		.4byte	.LFE12-.LFB12
 1754 0078 00000000 		.4byte	0x0
 1755 007c 00000000 		.4byte	0x0
 1756              		.section	.debug_ranges,"",%progbits
 1757              	.Ldebug_ranges0:
 1758 0000 00000000 		.4byte	.Ltext0
 1759 0004 00000000 		.4byte	.Letext0
 1760 0008 00000000 		.4byte	.LFB0
 1761 000c 26000000 		.4byte	.LFE0
 1762 0010 00000000 		.4byte	.LFB1
 1763 0014 24000000 		.4byte	.LFE1
 1764 0018 00000000 		.4byte	.LFB2
 1765 001c DA000000 		.4byte	.LFE2
 1766 0020 00000000 		.4byte	.LFB3
 1767 0024 52000000 		.4byte	.LFE3
 1768 0028 00000000 		.4byte	.LFB4
 1769 002c D4010000 		.4byte	.LFE4
 1770 0030 00000000 		.4byte	.LFB5
 1771 0034 18000000 		.4byte	.LFE5
 1772 0038 00000000 		.4byte	.LFB6
 1773 003c 36000000 		.4byte	.LFE6
 1774 0040 00000000 		.4byte	.LFB7
 1775 0044 3E000000 		.4byte	.LFE7
 1776 0048 00000000 		.4byte	.LFB8
 1777 004c 1C000000 		.4byte	.LFE8
 1778 0050 00000000 		.4byte	.LFB9
 1779 0054 E6000000 		.4byte	.LFE9
 1780 0058 00000000 		.4byte	.LFB10
 1781 005c 1C000000 		.4byte	.LFE10
 1782 0060 00000000 		.4byte	.LFB11
 1783 0064 24000000 		.4byte	.LFE11
 1784 0068 00000000 		.4byte	.LFB12
 1785 006c 1C000000 		.4byte	.LFE12
 1786 0070 00000000 		.4byte	0x0
 1787 0074 00000000 		.4byte	0x0
 1788              		.section	.debug_str,"MS",%progbits,1
 1789              	.LASF6:
 1790 0000 6C6F6E67 		.ascii	"long long int\000"
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 42


 1790      206C6F6E 
 1790      6720696E 
 1790      7400
 1791              	.LASF14:
 1792 000e 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_Start\000"
 1792      566F6C74 
 1792      6167655F 
 1792      54617267 
 1792      65745F74 
 1793              	.LASF35:
 1794 002f 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetPhaseRegister\000"
 1794      566F6C74 
 1794      6167655F 
 1794      54617267 
 1794      65745F74 
 1795              	.LASF19:
 1796 005b 73746174 		.ascii	"state\000"
 1796      6500
 1797              	.LASF22:
 1798 0061 6F6C6444 		.ascii	"oldDivider\000"
 1798      69766964 
 1798      657200
 1799              	.LASF15:
 1800 006c 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_Stop\000"
 1800      566F6C74 
 1800      6167655F 
 1800      54617267 
 1800      65745F74 
 1801              	.LASF11:
 1802 008c 666C6F61 		.ascii	"float\000"
 1802      7400
 1803              	.LASF16:
 1804 0092 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_StopBlock\000"
 1804      566F6C74 
 1804      6167655F 
 1804      54617267 
 1804      65745F74 
 1805              	.LASF1:
 1806 00b7 756E7369 		.ascii	"unsigned char\000"
 1806      676E6564 
 1806      20636861 
 1806      7200
 1807              	.LASF18:
 1808 00c5 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetDividerRegister\000"
 1808      566F6C74 
 1808      6167655F 
 1808      54617267 
 1808      65745F74 
 1809              	.LASF37:
 1810 00f3 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetPhaseRegister\000"
 1810      566F6C74 
 1810      6167655F 
 1810      54617267 
 1810      65745F74 
 1811              	.LASF23:
 1812 011f 656E6162 		.ascii	"enabled\000"
 1812      6C656400 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 43


 1813              	.LASF27:
 1814 0127 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_ClearModeRegister\000"
 1814      566F6C74 
 1814      6167655F 
 1814      54617267 
 1814      65745F74 
 1815              	.LASF5:
 1816 0154 6C6F6E67 		.ascii	"long unsigned int\000"
 1816      20756E73 
 1816      69676E65 
 1816      6420696E 
 1816      7400
 1817              	.LASF3:
 1818 0166 73686F72 		.ascii	"short unsigned int\000"
 1818      7420756E 
 1818      7369676E 
 1818      65642069 
 1818      6E7400
 1819              	.LASF29:
 1820 0179 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetModeRegister\000"
 1820      566F6C74 
 1820      6167655F 
 1820      54617267 
 1820      65745F74 
 1821              	.LASF25:
 1822 01a4 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetModeRegister\000"
 1822      566F6C74 
 1822      6167655F 
 1822      54617267 
 1822      65745F74 
 1823              	.LASF20:
 1824 01cf 636C6B44 		.ascii	"clkDivider\000"
 1824      69766964 
 1824      657200
 1825              	.LASF12:
 1826 01da 646F7562 		.ascii	"double\000"
 1826      6C6500
 1827              	.LASF21:
 1828 01e1 72657374 		.ascii	"restart\000"
 1828      61727400 
 1829              	.LASF10:
 1830 01e9 75696E74 		.ascii	"uint16\000"
 1830      313600
 1831              	.LASF26:
 1832 01f0 636C6B4D 		.ascii	"clkMode\000"
 1832      6F646500 
 1833              	.LASF8:
 1834 01f8 756E7369 		.ascii	"unsigned int\000"
 1834      676E6564 
 1834      20696E74 
 1834      00
 1835              	.LASF24:
 1836 0205 63757272 		.ascii	"currSrc\000"
 1836      53726300 
 1837              	.LASF7:
 1838 020d 6C6F6E67 		.ascii	"long long unsigned int\000"
 1838      206C6F6E 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 44


 1838      6720756E 
 1838      7369676E 
 1838      65642069 
 1839              	.LASF34:
 1840 0224 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetSourceRegister\000"
 1840      566F6C74 
 1840      6167655F 
 1840      54617267 
 1840      65745F74 
 1841              	.LASF38:
 1842 0251 474E5520 		.ascii	"GNU C 4.4.1\000"
 1842      4320342E 
 1842      342E3100 
 1843              	.LASF13:
 1844 025d 63686172 		.ascii	"char\000"
 1844      00
 1845              	.LASF39:
 1846 0262 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_Voltage_Target_theA"
 1846      6E657261 
 1846      7465645F 
 1846      536F7572 
 1846      63655C50 
 1847 0292 434C4B2E 		.ascii	"CLK.c\000"
 1847      6300
 1848              	.LASF32:
 1849 0298 63757272 		.ascii	"currDiv\000"
 1849      44697600 
 1850              	.LASF30:
 1851 02a0 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_SetSourceRegister\000"
 1851      566F6C74 
 1851      6167655F 
 1851      54617267 
 1851      65745F74 
 1852              	.LASF2:
 1853 02cd 73686F72 		.ascii	"short int\000"
 1853      7420696E 
 1853      7400
 1854              	.LASF9:
 1855 02d7 75696E74 		.ascii	"uint8\000"
 1855      3800
 1856              	.LASF4:
 1857 02dd 6C6F6E67 		.ascii	"long int\000"
 1857      20696E74 
 1857      00
 1858              	.LASF31:
 1859 02e6 636C6B53 		.ascii	"clkSource\000"
 1859      6F757263 
 1859      6500
 1860              	.LASF36:
 1861 02f0 636C6B50 		.ascii	"clkPhase\000"
 1861      68617365 
 1861      00
 1862              	.LASF0:
 1863 02f9 7369676E 		.ascii	"signed char\000"
 1863      65642063 
 1863      68617200 
 1864              	.LASF17:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\ccbiRJxJ.s 			page 45


 1865 0305 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_StandbyPower\000"
 1865      566F6C74 
 1865      6167655F 
 1865      54617267 
 1865      65745F74 
 1866              	.LASF40:
 1867 032d 5C5C7073 		.ascii	"\\\\psf\\Home\\Desktop\\KitProg version 2_03\\KitPr"
 1867      665C486F 
 1867      6D655C44 
 1867      65736B74 
 1867      6F705C4B 
 1868 035a 6F675C4B 		.ascii	"og\\KitProg.cydsn\000"
 1868      69745072 
 1868      6F672E63 
 1868      7964736E 
 1868      00
 1869              	.LASF28:
 1870 036b 4144435F 		.ascii	"ADC_Voltage_Target_theACLK_GetDividerRegister\000"
 1870      566F6C74 
 1870      6167655F 
 1870      54617267 
 1870      65745F74 
 1871              	.LASF33:
 1872 0399 6F6C6453 		.ascii	"oldSrc\000"
 1872      726300
 1873              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
