// Seed: 3490508754
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_4;
  assign id_4 = id_1 <-> 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8
);
  initial disable id_10;
  wire id_11;
  assign id_0 = 1 | {1'b0, id_4, id_7, 1, id_8} | id_5 | 1 - 1;
  module_0(
      id_11, id_11, id_11
  );
endmodule
