INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/ip/ROM_SP/sim/ROM_SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IM_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr6_Instruction/Expr6_Instruction.srcs/sim_1/new/IM_IF_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IF_1
