[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000008 HPWL: 74500
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 86059
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000007 HPWL: 84408
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000006 HPWL: 84180
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000008 HPWL: 83747
Placement Analysis
---------------------------------
total displacement        169.9 u
average displacement        8.1 u
max displacement           11.0 u
original HPWL               4.6 u
legalized HPWL             90.9 u
delta HPWL                 1870 %

### Initial bc1 is buffer_chain ###
Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (1, 9)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (4, 6)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (7, 3)
 ic1/u4/A input (INV_X1) 1.477-1.720 (0, 11)
 ic2/u4/A input (INV_X1) 1.477-1.720 (7, 3)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (4, 6)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 6)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.112    0.379 v u1/Z (BUF_X1)
   0.086    0.465 v bc1/u2/Z (BUF_X1)
   0.082    0.547 v bc1/u3/Z (BUF_X1)
   0.000    0.547 v r2/D (DFF_X1)
            0.547   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.547   data arrival time
-----------------------------------------------------------
           -0.404   slack (VIOLATED)


### swap bc1 to inv_chain ###
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000008 HPWL: 251960
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000011 HPWL: 259304
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000006 HPWL: 258856
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000007 HPWL: 258842
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000007 HPWL: 258842
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        1 |   0.1930 |  1.027700e+05 |   +0.00% |  4.39e-14 |      
[INFO GPL-1001] Finished with Overflow: 0.192992
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-0133] Unlocked instances
Placement Analysis
---------------------------------
total displacement         52.6 u
average displacement        2.5 u
max displacement            7.0 u
original HPWL              45.9 u
legalized HPWL             73.2 u
delta HPWL                   59 %

Cell type report for bc1 (inv_chain_bc1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 6)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (2, 2)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (2, 5)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 9)
 ic2/u4/A input (INV_X1) 1.477-1.720 (7, 6)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (2, 5)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 1)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.358    0.358 ^ r1/Q (DFF_X1)
   0.136    0.494 ^ u1/Z (BUF_X1)
   0.031    0.525 v bc1/u4/ZN (INV_X1)
   0.036    0.562 ^ bc1/u5/ZN (INV_X1)
   0.000    0.562 ^ r2/D (DFF_X1)
            0.562   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.073    0.227   library setup time
            0.227   data required time
-----------------------------------------------------------
            0.227   data required time
           -0.562   data arrival time
-----------------------------------------------------------
           -0.334   slack (VIOLATED)


### swap bc1 back to buffer_chain ###
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000012 HPWL: 203020
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000010 HPWL: 210674
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000011 HPWL: 210704
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000002 HPWL: 210702
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000002 HPWL: 210702
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.875 um^2
[INFO GPL-0025] Ideal bin area:                  4.108 um^2
[INFO GPL-0026] Ideal bin count:                 11654
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        1 |   0.1876 |  8.809400e+04 |   +0.00% |  3.98e-14 |      
[INFO GPL-1001] Finished with Overflow: 0.187637
[INFO GPL-1002] Placed Cell Area               60.3820
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-0133] Unlocked instances
Placement Analysis
---------------------------------
total displacement         39.4 u
average displacement        1.9 u
max displacement            5.6 u
original HPWL              38.2 u
legalized HPWL             62.9 u
delta HPWL                   65 %

Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 6)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (2, 5)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (2, 6)
 ic1/u4/A input (INV_X1) 1.477-1.720 (3, 11)
 ic2/u4/A input (INV_X1) 1.477-1.720 (9, 5)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (2, 2)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 1)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.112    0.378 v u1/Z (BUF_X1)
   0.087    0.464 v bc1/u2/Z (BUF_X1)
   0.082    0.547 v bc1/u3/Z (BUF_X1)
   0.000    0.547 v r2/D (DFF_X1)
            0.547   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.547   data arrival time
-----------------------------------------------------------
           -0.404   slack (VIOLATED)


Repair timing output passed/skipped equivalence test
