WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 14 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 14 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 2 min 14 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31615480 heartbeat IPC: 0.343461 cumulative IPC: 0.343461 (Simulation time: 0 hr 16 min 0 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60462195 heartbeat IPC: 0.34666 cumulative IPC: 0.345053 (Simulation time: 0 hr 22 min 2 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90395731 heartbeat IPC: 0.334074 cumulative IPC: 0.341314 (Simulation time: 0 hr 25 min 41 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119390645 heartbeat IPC: 0.344889 cumulative IPC: 0.342201 (Simulation time: 0 hr 28 min 37 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148518501 heartbeat IPC: 0.343315 cumulative IPC: 0.342423 (Simulation time: 0 hr 31 min 30 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146018455 cumulative IPC: 0.342423 (Simulation time: 0 hr 31 min 30 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146018455 (Simulation time: 0 hr 31 min 30 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.342423 instructions: 50000003 cycles: 146018455
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 271.738
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3640701  HIT:    1509714  MISS:    2130987
LLC LOAD         ACCESS:    1407611  HIT:     131601  MISS:    1276010
LLC RFO          ACCESS:      51362  HIT:      51354  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108934  HIT:    1108934  MISS:          0
LLC TRANSLATION  ACCESS:    1072794  HIT:     217825  MISS:     854969
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 491.471 cycles
cpu0_DTLB TOTAL       ACCESS:   12372687  HIT:    8647670  MISS:    3725017
cpu0_DTLB LOAD         ACCESS:   12372687  HIT:    8647670  MISS:    3725017
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 128.869 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13521110  HIT:    7980234  MISS:    5540876
cpu0_L1D LOAD         ACCESS:   10002135  HIT:    5752331  MISS:    4249804
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2217275  HIT:    2069463  MISS:     147812
cpu0_L1D TRANSLATION  ACCESS:    1301700  HIT:     158440  MISS:    1143260
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 205.735 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4780284  HIT:    2248513  MISS:    2531771
cpu0_L2C LOAD         ACCESS:    2390396  HIT:     982782  MISS:    1407614
cpu0_L2C RFO          ACCESS:     144606  HIT:      93244  MISS:      51362
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114789  HIT:    1114789  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1130493  HIT:      57698  MISS:    1072795
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 434.551 cycles
cpu0_STLB TOTAL       ACCESS:    1312863  HIT:     191441  MISS:    1121422
cpu0_STLB LOAD         ACCESS:    1312863  HIT:     191441  MISS:    1121422
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 417.696 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      99843
  ROW_BUFFER_MISS:    2031141
 AVG DBUS CONGESTED CYCLE:    3.98011
 WQ ROW_BUFFER_HIT:       5715
  ROW_BUFFER_MISS:    1102528  FULL:          0

