# Makefile for 'school' executable

# Compiler
CC = gcc

# Source files
SRC = main.c school.c

# Object files
OBJ = $(SRC:.c=.o)

# Target executable
NAME = school

# Default rule
all: $(NAME)

# Rule to build the executable
$(NAME): $(OBJ)
	$(CC) $^ -o $@

# Rule to build object files from source files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule
clean:
	rm -f $(OBJ) $(NAME)
