// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gemm_gemm,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=188,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=18113,HLS_SYN_LUT=17553,HLS_VERSION=2022_2}" *)

module gemm (
        ap_clk,
        ap_rst_n,
        m_axi_a_port_AWVALID,
        m_axi_a_port_AWREADY,
        m_axi_a_port_AWADDR,
        m_axi_a_port_AWID,
        m_axi_a_port_AWLEN,
        m_axi_a_port_AWSIZE,
        m_axi_a_port_AWBURST,
        m_axi_a_port_AWLOCK,
        m_axi_a_port_AWCACHE,
        m_axi_a_port_AWPROT,
        m_axi_a_port_AWQOS,
        m_axi_a_port_AWREGION,
        m_axi_a_port_AWUSER,
        m_axi_a_port_WVALID,
        m_axi_a_port_WREADY,
        m_axi_a_port_WDATA,
        m_axi_a_port_WSTRB,
        m_axi_a_port_WLAST,
        m_axi_a_port_WID,
        m_axi_a_port_WUSER,
        m_axi_a_port_ARVALID,
        m_axi_a_port_ARREADY,
        m_axi_a_port_ARADDR,
        m_axi_a_port_ARID,
        m_axi_a_port_ARLEN,
        m_axi_a_port_ARSIZE,
        m_axi_a_port_ARBURST,
        m_axi_a_port_ARLOCK,
        m_axi_a_port_ARCACHE,
        m_axi_a_port_ARPROT,
        m_axi_a_port_ARQOS,
        m_axi_a_port_ARREGION,
        m_axi_a_port_ARUSER,
        m_axi_a_port_RVALID,
        m_axi_a_port_RREADY,
        m_axi_a_port_RDATA,
        m_axi_a_port_RLAST,
        m_axi_a_port_RID,
        m_axi_a_port_RUSER,
        m_axi_a_port_RRESP,
        m_axi_a_port_BVALID,
        m_axi_a_port_BREADY,
        m_axi_a_port_BRESP,
        m_axi_a_port_BID,
        m_axi_a_port_BUSER,
        m_axi_b_port_AWVALID,
        m_axi_b_port_AWREADY,
        m_axi_b_port_AWADDR,
        m_axi_b_port_AWID,
        m_axi_b_port_AWLEN,
        m_axi_b_port_AWSIZE,
        m_axi_b_port_AWBURST,
        m_axi_b_port_AWLOCK,
        m_axi_b_port_AWCACHE,
        m_axi_b_port_AWPROT,
        m_axi_b_port_AWQOS,
        m_axi_b_port_AWREGION,
        m_axi_b_port_AWUSER,
        m_axi_b_port_WVALID,
        m_axi_b_port_WREADY,
        m_axi_b_port_WDATA,
        m_axi_b_port_WSTRB,
        m_axi_b_port_WLAST,
        m_axi_b_port_WID,
        m_axi_b_port_WUSER,
        m_axi_b_port_ARVALID,
        m_axi_b_port_ARREADY,
        m_axi_b_port_ARADDR,
        m_axi_b_port_ARID,
        m_axi_b_port_ARLEN,
        m_axi_b_port_ARSIZE,
        m_axi_b_port_ARBURST,
        m_axi_b_port_ARLOCK,
        m_axi_b_port_ARCACHE,
        m_axi_b_port_ARPROT,
        m_axi_b_port_ARQOS,
        m_axi_b_port_ARREGION,
        m_axi_b_port_ARUSER,
        m_axi_b_port_RVALID,
        m_axi_b_port_RREADY,
        m_axi_b_port_RDATA,
        m_axi_b_port_RLAST,
        m_axi_b_port_RID,
        m_axi_b_port_RUSER,
        m_axi_b_port_RRESP,
        m_axi_b_port_BVALID,
        m_axi_b_port_BREADY,
        m_axi_b_port_BRESP,
        m_axi_b_port_BID,
        m_axi_b_port_BUSER,
        m_axi_c_port_AWVALID,
        m_axi_c_port_AWREADY,
        m_axi_c_port_AWADDR,
        m_axi_c_port_AWID,
        m_axi_c_port_AWLEN,
        m_axi_c_port_AWSIZE,
        m_axi_c_port_AWBURST,
        m_axi_c_port_AWLOCK,
        m_axi_c_port_AWCACHE,
        m_axi_c_port_AWPROT,
        m_axi_c_port_AWQOS,
        m_axi_c_port_AWREGION,
        m_axi_c_port_AWUSER,
        m_axi_c_port_WVALID,
        m_axi_c_port_WREADY,
        m_axi_c_port_WDATA,
        m_axi_c_port_WSTRB,
        m_axi_c_port_WLAST,
        m_axi_c_port_WID,
        m_axi_c_port_WUSER,
        m_axi_c_port_ARVALID,
        m_axi_c_port_ARREADY,
        m_axi_c_port_ARADDR,
        m_axi_c_port_ARID,
        m_axi_c_port_ARLEN,
        m_axi_c_port_ARSIZE,
        m_axi_c_port_ARBURST,
        m_axi_c_port_ARLOCK,
        m_axi_c_port_ARCACHE,
        m_axi_c_port_ARPROT,
        m_axi_c_port_ARQOS,
        m_axi_c_port_ARREGION,
        m_axi_c_port_ARUSER,
        m_axi_c_port_RVALID,
        m_axi_c_port_RREADY,
        m_axi_c_port_RDATA,
        m_axi_c_port_RLAST,
        m_axi_c_port_RID,
        m_axi_c_port_RUSER,
        m_axi_c_port_RRESP,
        m_axi_c_port_BVALID,
        m_axi_c_port_BREADY,
        m_axi_c_port_BRESP,
        m_axi_c_port_BID,
        m_axi_c_port_BUSER,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_A_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_A_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_A_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_A_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_USER_VALUE = 0;
parameter    C_M_AXI_A_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_A_PORT_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_B_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_B_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_B_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_B_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_USER_VALUE = 0;
parameter    C_M_AXI_B_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_B_PORT_CACHE_VALUE = 3;
parameter    C_M_AXI_C_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_C_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_C_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_C_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_C_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_C_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_C_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_C_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_C_PORT_USER_VALUE = 0;
parameter    C_M_AXI_C_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_C_PORT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_A_PORT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_B_PORT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_C_PORT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_a_port_AWVALID;
input   m_axi_a_port_AWREADY;
output  [C_M_AXI_A_PORT_ADDR_WIDTH - 1:0] m_axi_a_port_AWADDR;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_a_port_AWID;
output  [7:0] m_axi_a_port_AWLEN;
output  [2:0] m_axi_a_port_AWSIZE;
output  [1:0] m_axi_a_port_AWBURST;
output  [1:0] m_axi_a_port_AWLOCK;
output  [3:0] m_axi_a_port_AWCACHE;
output  [2:0] m_axi_a_port_AWPROT;
output  [3:0] m_axi_a_port_AWQOS;
output  [3:0] m_axi_a_port_AWREGION;
output  [C_M_AXI_A_PORT_AWUSER_WIDTH - 1:0] m_axi_a_port_AWUSER;
output   m_axi_a_port_WVALID;
input   m_axi_a_port_WREADY;
output  [C_M_AXI_A_PORT_DATA_WIDTH - 1:0] m_axi_a_port_WDATA;
output  [C_M_AXI_A_PORT_WSTRB_WIDTH - 1:0] m_axi_a_port_WSTRB;
output   m_axi_a_port_WLAST;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_a_port_WID;
output  [C_M_AXI_A_PORT_WUSER_WIDTH - 1:0] m_axi_a_port_WUSER;
output   m_axi_a_port_ARVALID;
input   m_axi_a_port_ARREADY;
output  [C_M_AXI_A_PORT_ADDR_WIDTH - 1:0] m_axi_a_port_ARADDR;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_a_port_ARID;
output  [7:0] m_axi_a_port_ARLEN;
output  [2:0] m_axi_a_port_ARSIZE;
output  [1:0] m_axi_a_port_ARBURST;
output  [1:0] m_axi_a_port_ARLOCK;
output  [3:0] m_axi_a_port_ARCACHE;
output  [2:0] m_axi_a_port_ARPROT;
output  [3:0] m_axi_a_port_ARQOS;
output  [3:0] m_axi_a_port_ARREGION;
output  [C_M_AXI_A_PORT_ARUSER_WIDTH - 1:0] m_axi_a_port_ARUSER;
input   m_axi_a_port_RVALID;
output   m_axi_a_port_RREADY;
input  [C_M_AXI_A_PORT_DATA_WIDTH - 1:0] m_axi_a_port_RDATA;
input   m_axi_a_port_RLAST;
input  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_a_port_RID;
input  [C_M_AXI_A_PORT_RUSER_WIDTH - 1:0] m_axi_a_port_RUSER;
input  [1:0] m_axi_a_port_RRESP;
input   m_axi_a_port_BVALID;
output   m_axi_a_port_BREADY;
input  [1:0] m_axi_a_port_BRESP;
input  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_a_port_BID;
input  [C_M_AXI_A_PORT_BUSER_WIDTH - 1:0] m_axi_a_port_BUSER;
output   m_axi_b_port_AWVALID;
input   m_axi_b_port_AWREADY;
output  [C_M_AXI_B_PORT_ADDR_WIDTH - 1:0] m_axi_b_port_AWADDR;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_b_port_AWID;
output  [7:0] m_axi_b_port_AWLEN;
output  [2:0] m_axi_b_port_AWSIZE;
output  [1:0] m_axi_b_port_AWBURST;
output  [1:0] m_axi_b_port_AWLOCK;
output  [3:0] m_axi_b_port_AWCACHE;
output  [2:0] m_axi_b_port_AWPROT;
output  [3:0] m_axi_b_port_AWQOS;
output  [3:0] m_axi_b_port_AWREGION;
output  [C_M_AXI_B_PORT_AWUSER_WIDTH - 1:0] m_axi_b_port_AWUSER;
output   m_axi_b_port_WVALID;
input   m_axi_b_port_WREADY;
output  [C_M_AXI_B_PORT_DATA_WIDTH - 1:0] m_axi_b_port_WDATA;
output  [C_M_AXI_B_PORT_WSTRB_WIDTH - 1:0] m_axi_b_port_WSTRB;
output   m_axi_b_port_WLAST;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_b_port_WID;
output  [C_M_AXI_B_PORT_WUSER_WIDTH - 1:0] m_axi_b_port_WUSER;
output   m_axi_b_port_ARVALID;
input   m_axi_b_port_ARREADY;
output  [C_M_AXI_B_PORT_ADDR_WIDTH - 1:0] m_axi_b_port_ARADDR;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_b_port_ARID;
output  [7:0] m_axi_b_port_ARLEN;
output  [2:0] m_axi_b_port_ARSIZE;
output  [1:0] m_axi_b_port_ARBURST;
output  [1:0] m_axi_b_port_ARLOCK;
output  [3:0] m_axi_b_port_ARCACHE;
output  [2:0] m_axi_b_port_ARPROT;
output  [3:0] m_axi_b_port_ARQOS;
output  [3:0] m_axi_b_port_ARREGION;
output  [C_M_AXI_B_PORT_ARUSER_WIDTH - 1:0] m_axi_b_port_ARUSER;
input   m_axi_b_port_RVALID;
output   m_axi_b_port_RREADY;
input  [C_M_AXI_B_PORT_DATA_WIDTH - 1:0] m_axi_b_port_RDATA;
input   m_axi_b_port_RLAST;
input  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_b_port_RID;
input  [C_M_AXI_B_PORT_RUSER_WIDTH - 1:0] m_axi_b_port_RUSER;
input  [1:0] m_axi_b_port_RRESP;
input   m_axi_b_port_BVALID;
output   m_axi_b_port_BREADY;
input  [1:0] m_axi_b_port_BRESP;
input  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_b_port_BID;
input  [C_M_AXI_B_PORT_BUSER_WIDTH - 1:0] m_axi_b_port_BUSER;
output   m_axi_c_port_AWVALID;
input   m_axi_c_port_AWREADY;
output  [C_M_AXI_C_PORT_ADDR_WIDTH - 1:0] m_axi_c_port_AWADDR;
output  [C_M_AXI_C_PORT_ID_WIDTH - 1:0] m_axi_c_port_AWID;
output  [7:0] m_axi_c_port_AWLEN;
output  [2:0] m_axi_c_port_AWSIZE;
output  [1:0] m_axi_c_port_AWBURST;
output  [1:0] m_axi_c_port_AWLOCK;
output  [3:0] m_axi_c_port_AWCACHE;
output  [2:0] m_axi_c_port_AWPROT;
output  [3:0] m_axi_c_port_AWQOS;
output  [3:0] m_axi_c_port_AWREGION;
output  [C_M_AXI_C_PORT_AWUSER_WIDTH - 1:0] m_axi_c_port_AWUSER;
output   m_axi_c_port_WVALID;
input   m_axi_c_port_WREADY;
output  [C_M_AXI_C_PORT_DATA_WIDTH - 1:0] m_axi_c_port_WDATA;
output  [C_M_AXI_C_PORT_WSTRB_WIDTH - 1:0] m_axi_c_port_WSTRB;
output   m_axi_c_port_WLAST;
output  [C_M_AXI_C_PORT_ID_WIDTH - 1:0] m_axi_c_port_WID;
output  [C_M_AXI_C_PORT_WUSER_WIDTH - 1:0] m_axi_c_port_WUSER;
output   m_axi_c_port_ARVALID;
input   m_axi_c_port_ARREADY;
output  [C_M_AXI_C_PORT_ADDR_WIDTH - 1:0] m_axi_c_port_ARADDR;
output  [C_M_AXI_C_PORT_ID_WIDTH - 1:0] m_axi_c_port_ARID;
output  [7:0] m_axi_c_port_ARLEN;
output  [2:0] m_axi_c_port_ARSIZE;
output  [1:0] m_axi_c_port_ARBURST;
output  [1:0] m_axi_c_port_ARLOCK;
output  [3:0] m_axi_c_port_ARCACHE;
output  [2:0] m_axi_c_port_ARPROT;
output  [3:0] m_axi_c_port_ARQOS;
output  [3:0] m_axi_c_port_ARREGION;
output  [C_M_AXI_C_PORT_ARUSER_WIDTH - 1:0] m_axi_c_port_ARUSER;
input   m_axi_c_port_RVALID;
output   m_axi_c_port_RREADY;
input  [C_M_AXI_C_PORT_DATA_WIDTH - 1:0] m_axi_c_port_RDATA;
input   m_axi_c_port_RLAST;
input  [C_M_AXI_C_PORT_ID_WIDTH - 1:0] m_axi_c_port_RID;
input  [C_M_AXI_C_PORT_RUSER_WIDTH - 1:0] m_axi_c_port_RUSER;
input  [1:0] m_axi_c_port_RRESP;
input   m_axi_c_port_BVALID;
output   m_axi_c_port_BREADY;
input  [1:0] m_axi_c_port_BRESP;
input  [C_M_AXI_C_PORT_ID_WIDTH - 1:0] m_axi_c_port_BID;
input  [C_M_AXI_C_PORT_BUSER_WIDTH - 1:0] m_axi_c_port_BUSER;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [63:0] b;
wire   [63:0] c;
reg    a_port_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    b_port_blk_n_AR;
reg    c_port_blk_n_AW;
wire    ap_CS_fsm_state16;
reg    c_port_blk_n_B;
wire    ap_CS_fsm_state23;
reg   [61:0] trunc_ln_reg_3023;
reg   [61:0] trunc_ln1_reg_3029;
reg   [61:0] trunc_ln3_reg_3035;
wire    ap_CS_fsm_state11;
wire   [31:0] a_buff_q1;
reg   [31:0] a_buff_load_reg_3131;
wire    ap_CS_fsm_state12;
wire   [31:0] a_buff_1_q1;
reg   [31:0] a_buff_1_load_reg_3136;
wire   [31:0] a_buff_2_q1;
reg   [31:0] a_buff_2_load_reg_3141;
wire   [31:0] a_buff_3_q1;
reg   [31:0] a_buff_3_load_reg_3146;
wire   [31:0] a_buff_4_q1;
reg   [31:0] a_buff_4_load_reg_3151;
wire   [31:0] a_buff_5_q1;
reg   [31:0] a_buff_5_load_reg_3156;
wire   [31:0] a_buff_6_q1;
reg   [31:0] a_buff_6_load_reg_3161;
wire   [31:0] a_buff_7_q1;
reg   [31:0] a_buff_7_load_reg_3166;
wire   [31:0] a_buff_q0;
reg   [31:0] a_buff_load_1_reg_3171;
wire   [31:0] a_buff_1_q0;
reg   [31:0] a_buff_1_load_1_reg_3176;
wire   [31:0] a_buff_2_q0;
reg   [31:0] a_buff_2_load_1_reg_3181;
wire   [31:0] a_buff_3_q0;
reg   [31:0] a_buff_3_load_1_reg_3186;
wire   [31:0] a_buff_4_q0;
reg   [31:0] a_buff_4_load_1_reg_3191;
wire   [31:0] a_buff_5_q0;
reg   [31:0] a_buff_5_load_1_reg_3196;
wire   [31:0] a_buff_6_q0;
reg   [31:0] a_buff_6_load_1_reg_3201;
wire   [31:0] a_buff_7_q0;
reg   [31:0] a_buff_7_load_1_reg_3206;
reg   [31:0] a_buff_load_2_reg_3291;
wire    ap_CS_fsm_state13;
reg   [31:0] a_buff_1_load_2_reg_3296;
reg   [31:0] a_buff_2_load_2_reg_3301;
reg   [31:0] a_buff_3_load_2_reg_3306;
reg   [31:0] a_buff_4_load_2_reg_3311;
reg   [31:0] a_buff_5_load_2_reg_3316;
reg   [31:0] a_buff_6_load_2_reg_3321;
reg   [31:0] a_buff_7_load_2_reg_3326;
reg   [31:0] a_buff_load_3_reg_3331;
reg   [31:0] a_buff_1_load_3_reg_3336;
reg   [31:0] a_buff_2_load_3_reg_3341;
reg   [31:0] a_buff_3_load_3_reg_3346;
reg   [31:0] a_buff_4_load_3_reg_3351;
reg   [31:0] a_buff_5_load_3_reg_3356;
reg   [31:0] a_buff_6_load_3_reg_3361;
reg   [31:0] a_buff_7_load_3_reg_3366;
reg   [31:0] a_buff_load_4_reg_3451;
wire    ap_CS_fsm_state14;
reg   [31:0] a_buff_1_load_4_reg_3456;
reg   [31:0] a_buff_2_load_4_reg_3461;
reg   [31:0] a_buff_3_load_4_reg_3466;
reg   [31:0] a_buff_4_load_4_reg_3471;
reg   [31:0] a_buff_5_load_4_reg_3476;
reg   [31:0] a_buff_6_load_4_reg_3481;
reg   [31:0] a_buff_7_load_4_reg_3486;
reg   [31:0] a_buff_load_5_reg_3491;
reg   [31:0] a_buff_1_load_5_reg_3496;
reg   [31:0] a_buff_2_load_5_reg_3501;
reg   [31:0] a_buff_3_load_5_reg_3506;
reg   [31:0] a_buff_4_load_5_reg_3511;
reg   [31:0] a_buff_5_load_5_reg_3516;
reg   [31:0] a_buff_6_load_5_reg_3521;
reg   [31:0] a_buff_7_load_5_reg_3526;
reg   [31:0] a_buff_load_6_reg_3803;
wire    ap_CS_fsm_state15;
reg   [31:0] a_buff_1_load_6_reg_3808;
reg   [31:0] a_buff_2_load_6_reg_3813;
reg   [31:0] a_buff_3_load_6_reg_3818;
reg   [31:0] a_buff_4_load_6_reg_3823;
reg   [31:0] a_buff_5_load_6_reg_3828;
reg   [31:0] a_buff_6_load_6_reg_3833;
reg   [31:0] a_buff_7_load_6_reg_3838;
reg   [31:0] a_buff_load_7_reg_3843;
reg   [31:0] a_buff_1_load_7_reg_3848;
reg   [31:0] a_buff_2_load_7_reg_3853;
reg   [31:0] a_buff_3_load_7_reg_3858;
reg   [31:0] a_buff_4_load_7_reg_3863;
reg   [31:0] a_buff_5_load_7_reg_3868;
reg   [31:0] a_buff_6_load_7_reg_3873;
reg   [31:0] a_buff_7_load_7_reg_3878;
reg   [2:0] a_buff_address0;
reg    a_buff_ce0;
reg    a_buff_we0;
reg   [2:0] a_buff_address1;
reg    a_buff_ce1;
reg   [2:0] a_buff_1_address0;
reg    a_buff_1_ce0;
reg    a_buff_1_we0;
reg   [2:0] a_buff_1_address1;
reg    a_buff_1_ce1;
reg   [2:0] a_buff_2_address0;
reg    a_buff_2_ce0;
reg    a_buff_2_we0;
reg   [2:0] a_buff_2_address1;
reg    a_buff_2_ce1;
reg   [2:0] a_buff_3_address0;
reg    a_buff_3_ce0;
reg    a_buff_3_we0;
reg   [2:0] a_buff_3_address1;
reg    a_buff_3_ce1;
reg   [2:0] a_buff_4_address0;
reg    a_buff_4_ce0;
reg    a_buff_4_we0;
reg   [2:0] a_buff_4_address1;
reg    a_buff_4_ce1;
reg   [2:0] a_buff_5_address0;
reg    a_buff_5_ce0;
reg    a_buff_5_we0;
reg   [2:0] a_buff_5_address1;
reg    a_buff_5_ce1;
reg   [2:0] a_buff_6_address0;
reg    a_buff_6_ce0;
reg    a_buff_6_we0;
reg   [2:0] a_buff_6_address1;
reg    a_buff_6_ce1;
reg   [2:0] a_buff_7_address0;
reg    a_buff_7_ce0;
reg    a_buff_7_we0;
reg   [2:0] a_buff_7_address1;
reg    a_buff_7_ce1;
reg   [2:0] b_buff_address0;
reg    b_buff_ce0;
reg    b_buff_we0;
wire   [31:0] b_buff_q0;
reg   [2:0] b_buff_1_address0;
reg    b_buff_1_ce0;
reg    b_buff_1_we0;
wire   [31:0] b_buff_1_q0;
reg   [2:0] b_buff_2_address0;
reg    b_buff_2_ce0;
reg    b_buff_2_we0;
wire   [31:0] b_buff_2_q0;
reg   [2:0] b_buff_3_address0;
reg    b_buff_3_ce0;
reg    b_buff_3_we0;
wire   [31:0] b_buff_3_q0;
reg   [2:0] b_buff_4_address0;
reg    b_buff_4_ce0;
reg    b_buff_4_we0;
wire   [31:0] b_buff_4_q0;
reg   [2:0] b_buff_5_address0;
reg    b_buff_5_ce0;
reg    b_buff_5_we0;
wire   [31:0] b_buff_5_q0;
reg   [2:0] b_buff_6_address0;
reg    b_buff_6_ce0;
reg    b_buff_6_we0;
wire   [31:0] b_buff_6_q0;
reg   [2:0] b_buff_7_address0;
reg    b_buff_7_ce0;
reg    b_buff_7_we0;
wire   [31:0] b_buff_7_q0;
wire    grp_gemm_Pipeline_1_fu_1294_ap_start;
wire    grp_gemm_Pipeline_1_fu_1294_ap_done;
wire    grp_gemm_Pipeline_1_fu_1294_ap_idle;
wire    grp_gemm_Pipeline_1_fu_1294_ap_ready;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWVALID;
wire   [63:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWADDR;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWID;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWLEN;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWSIZE;
wire   [1:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWBURST;
wire   [1:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWLOCK;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWCACHE;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWPROT;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWQOS;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWREGION;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWUSER;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WVALID;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WDATA;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WSTRB;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WLAST;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WID;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WUSER;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARVALID;
wire   [63:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARADDR;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARID;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARLEN;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARSIZE;
wire   [1:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARBURST;
wire   [1:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARLOCK;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARCACHE;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARPROT;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARQOS;
wire   [3:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARREGION;
wire   [0:0] grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARUSER;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_RREADY;
wire    grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_BREADY;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_1_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_1_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_1_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_1_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_2_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_2_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_2_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_2_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_3_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_3_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_3_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_3_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_4_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_4_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_4_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_4_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_5_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_5_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_5_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_5_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_6_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_6_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_6_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_6_d0;
wire   [2:0] grp_gemm_Pipeline_1_fu_1294_a_buff_7_address0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_7_ce0;
wire    grp_gemm_Pipeline_1_fu_1294_a_buff_7_we0;
wire   [31:0] grp_gemm_Pipeline_1_fu_1294_a_buff_7_d0;
wire    grp_gemm_Pipeline_2_fu_1309_ap_start;
wire    grp_gemm_Pipeline_2_fu_1309_ap_done;
wire    grp_gemm_Pipeline_2_fu_1309_ap_idle;
wire    grp_gemm_Pipeline_2_fu_1309_ap_ready;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWVALID;
wire   [63:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWADDR;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWID;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWLEN;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWSIZE;
wire   [1:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWBURST;
wire   [1:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWLOCK;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWCACHE;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWPROT;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWQOS;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWREGION;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWUSER;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WVALID;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WDATA;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WSTRB;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WLAST;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WID;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WUSER;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARVALID;
wire   [63:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARADDR;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARID;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARLEN;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARSIZE;
wire   [1:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARBURST;
wire   [1:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARLOCK;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARCACHE;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARPROT;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARQOS;
wire   [3:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARREGION;
wire   [0:0] grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARUSER;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_RREADY;
wire    grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_BREADY;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_1_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_1_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_1_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_1_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_2_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_2_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_2_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_2_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_3_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_3_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_3_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_3_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_4_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_4_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_4_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_4_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_5_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_5_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_5_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_5_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_6_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_6_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_6_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_6_d0;
wire   [2:0] grp_gemm_Pipeline_2_fu_1309_b_buff_7_address0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_7_ce0;
wire    grp_gemm_Pipeline_2_fu_1309_b_buff_7_we0;
wire   [31:0] grp_gemm_Pipeline_2_fu_1309_b_buff_7_d0;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_done;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_idle;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_ready;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_63_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_63_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_62_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_62_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_61_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_61_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_60_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_60_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_59_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_59_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_58_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_58_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_57_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_57_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_56_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_56_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_55_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_55_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_54_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_54_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_53_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_53_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_52_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_52_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_51_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_51_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_50_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_50_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_49_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_49_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_48_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_48_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_47_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_47_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_46_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_46_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_45_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_45_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_44_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_44_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_43_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_43_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_42_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_42_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_41_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_41_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_40_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_40_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_39_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_39_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_38_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_38_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_37_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_37_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_36_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_36_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_35_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_35_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_34_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_34_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_33_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_33_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_32_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_32_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_31_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_31_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_30_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_30_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_29_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_29_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_28_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_28_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_27_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_27_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_26_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_26_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_25_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_25_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_24_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_24_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_23_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_23_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_22_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_22_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_21_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_21_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_20_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_20_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_19_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_19_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_18_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_18_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_17_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_17_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_16_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_16_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_15_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_15_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_14_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_14_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_13_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_13_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_12_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_12_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_11_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_11_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_10_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_10_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_9_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_9_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_8_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_8_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_7_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_7_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_6_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_6_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_5_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_5_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_4_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_4_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_3_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_3_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_2_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_2_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_1_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_1_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_out_ap_vld;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_idle;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_ready;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_ce0;
wire   [2:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_address0;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_ce0;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_7116_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_7116_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_6115_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_6115_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_5114_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_5114_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_4113_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_4113_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_3112_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_3112_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_2111_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_2111_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_1110_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_1110_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7109_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7109_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_7108_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_7108_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_6107_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_6107_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_5106_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_5106_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_4105_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_4105_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_3104_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_3104_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_2103_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_2103_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_1102_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_1102_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6101_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6101_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_7100_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_7100_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_699_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_699_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_598_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_598_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_497_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_497_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_396_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_396_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_295_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_295_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_194_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_194_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_593_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_593_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_792_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_792_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_691_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_691_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_590_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_590_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_489_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_489_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_388_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_388_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_287_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_287_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_186_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_186_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_485_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_485_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_784_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_784_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_683_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_683_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_582_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_582_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_481_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_481_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_380_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_380_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_279_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_279_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_178_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_178_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_377_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_377_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_776_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_776_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_675_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_675_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_574_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_574_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_473_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_473_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_372_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_372_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_271_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_271_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_170_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_170_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_269_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_269_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_768_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_768_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_667_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_667_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_566_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_566_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_465_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_465_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_364_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_364_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_263_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_263_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_162_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_162_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_161_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_161_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_75260_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_75260_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_64759_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_64759_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_54258_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_54258_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_43757_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_43757_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_33256_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_33256_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_22755_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_22755_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_12254_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_12254_out_ap_vld;
wire   [31:0] grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_p_out;
wire    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_p_out_ap_vld;
wire    grp_gemm_Pipeline_5_fu_1612_ap_start;
wire    grp_gemm_Pipeline_5_fu_1612_ap_done;
wire    grp_gemm_Pipeline_5_fu_1612_ap_idle;
wire    grp_gemm_Pipeline_5_fu_1612_ap_ready;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWVALID;
wire   [63:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWADDR;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWID;
wire   [31:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWLEN;
wire   [2:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWSIZE;
wire   [1:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWBURST;
wire   [1:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWLOCK;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWCACHE;
wire   [2:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWPROT;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWQOS;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWREGION;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWUSER;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WVALID;
wire   [31:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WDATA;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WSTRB;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WLAST;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WID;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WUSER;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARVALID;
wire   [63:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARADDR;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARID;
wire   [31:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARLEN;
wire   [2:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARSIZE;
wire   [1:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARBURST;
wire   [1:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARLOCK;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARCACHE;
wire   [2:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARPROT;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARQOS;
wire   [3:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARREGION;
wire   [0:0] grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARUSER;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_RREADY;
wire    grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_BREADY;
wire    a_port_AWREADY;
wire    a_port_WREADY;
reg    a_port_ARVALID;
wire    a_port_ARREADY;
reg   [63:0] a_port_ARADDR;
reg   [31:0] a_port_ARLEN;
wire    a_port_RVALID;
reg    a_port_RREADY;
wire   [31:0] a_port_RDATA;
wire   [8:0] a_port_RFIFONUM;
wire    a_port_BVALID;
wire    b_port_AWREADY;
wire    b_port_WREADY;
reg    b_port_ARVALID;
wire    b_port_ARREADY;
reg   [63:0] b_port_ARADDR;
reg   [31:0] b_port_ARLEN;
wire    b_port_RVALID;
reg    b_port_RREADY;
wire   [31:0] b_port_RDATA;
wire   [8:0] b_port_RFIFONUM;
wire    b_port_BVALID;
reg    c_port_AWVALID;
wire    c_port_AWREADY;
reg   [63:0] c_port_AWADDR;
reg   [31:0] c_port_AWLEN;
reg    c_port_WVALID;
wire    c_port_WREADY;
wire    c_port_ARREADY;
wire    c_port_RVALID;
wire   [31:0] c_port_RDATA;
wire   [8:0] c_port_RFIFONUM;
wire    c_port_BVALID;
reg    c_port_BREADY;
reg    grp_gemm_Pipeline_1_fu_1294_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_gemm_Pipeline_2_fu_1309_ap_start_reg;
reg    grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg;
reg    grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg;
reg    grp_gemm_Pipeline_5_fu_1612_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln40_fu_1713_p1;
wire  signed [63:0] sext_ln41_fu_1723_p1;
wire  signed [63:0] sext_ln62_fu_1989_p1;
reg    ap_block_state2_io;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_gemm_Pipeline_1_fu_1294_ap_start_reg = 1'b0;
#0 grp_gemm_Pipeline_2_fu_1309_ap_start_reg = 1'b0;
#0 grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg = 1'b0;
#0 grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg = 1'b0;
#0 grp_gemm_Pipeline_5_fu_1612_ap_start_reg = 1'b0;
end

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_address0),
    .ce0(a_buff_ce0),
    .we0(a_buff_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_d0),
    .q0(a_buff_q0),
    .address1(a_buff_address1),
    .ce1(a_buff_ce1),
    .q1(a_buff_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_1_address0),
    .ce0(a_buff_1_ce0),
    .we0(a_buff_1_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_1_d0),
    .q0(a_buff_1_q0),
    .address1(a_buff_1_address1),
    .ce1(a_buff_1_ce1),
    .q1(a_buff_1_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_2_address0),
    .ce0(a_buff_2_ce0),
    .we0(a_buff_2_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_2_d0),
    .q0(a_buff_2_q0),
    .address1(a_buff_2_address1),
    .ce1(a_buff_2_ce1),
    .q1(a_buff_2_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_3_address0),
    .ce0(a_buff_3_ce0),
    .we0(a_buff_3_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_3_d0),
    .q0(a_buff_3_q0),
    .address1(a_buff_3_address1),
    .ce1(a_buff_3_ce1),
    .q1(a_buff_3_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_4_address0),
    .ce0(a_buff_4_ce0),
    .we0(a_buff_4_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_4_d0),
    .q0(a_buff_4_q0),
    .address1(a_buff_4_address1),
    .ce1(a_buff_4_ce1),
    .q1(a_buff_4_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_5_address0),
    .ce0(a_buff_5_ce0),
    .we0(a_buff_5_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_5_d0),
    .q0(a_buff_5_q0),
    .address1(a_buff_5_address1),
    .ce1(a_buff_5_ce1),
    .q1(a_buff_5_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_6_address0),
    .ce0(a_buff_6_ce0),
    .we0(a_buff_6_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_6_d0),
    .q0(a_buff_6_q0),
    .address1(a_buff_6_address1),
    .ce1(a_buff_6_ce1),
    .q1(a_buff_6_q1)
);

gemm_a_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
a_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_buff_7_address0),
    .ce0(a_buff_7_ce0),
    .we0(a_buff_7_we0),
    .d0(grp_gemm_Pipeline_1_fu_1294_a_buff_7_d0),
    .q0(a_buff_7_q0),
    .address1(a_buff_7_address1),
    .ce1(a_buff_7_ce1),
    .q1(a_buff_7_q1)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_address0),
    .ce0(b_buff_ce0),
    .we0(b_buff_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_d0),
    .q0(b_buff_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_1_address0),
    .ce0(b_buff_1_ce0),
    .we0(b_buff_1_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_1_d0),
    .q0(b_buff_1_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_2_address0),
    .ce0(b_buff_2_ce0),
    .we0(b_buff_2_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_2_d0),
    .q0(b_buff_2_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_3_address0),
    .ce0(b_buff_3_ce0),
    .we0(b_buff_3_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_3_d0),
    .q0(b_buff_3_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_4_address0),
    .ce0(b_buff_4_ce0),
    .we0(b_buff_4_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_4_d0),
    .q0(b_buff_4_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_5_address0),
    .ce0(b_buff_5_ce0),
    .we0(b_buff_5_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_5_d0),
    .q0(b_buff_5_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_6_address0),
    .ce0(b_buff_6_ce0),
    .we0(b_buff_6_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_6_d0),
    .q0(b_buff_6_q0)
);

gemm_b_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
b_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(b_buff_7_address0),
    .ce0(b_buff_7_ce0),
    .we0(b_buff_7_we0),
    .d0(grp_gemm_Pipeline_2_fu_1309_b_buff_7_d0),
    .q0(b_buff_7_q0)
);

gemm_gemm_Pipeline_1 grp_gemm_Pipeline_1_fu_1294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_Pipeline_1_fu_1294_ap_start),
    .ap_done(grp_gemm_Pipeline_1_fu_1294_ap_done),
    .ap_idle(grp_gemm_Pipeline_1_fu_1294_ap_idle),
    .ap_ready(grp_gemm_Pipeline_1_fu_1294_ap_ready),
    .m_axi_a_port_AWVALID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWVALID),
    .m_axi_a_port_AWREADY(1'b0),
    .m_axi_a_port_AWADDR(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWADDR),
    .m_axi_a_port_AWID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWID),
    .m_axi_a_port_AWLEN(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWLEN),
    .m_axi_a_port_AWSIZE(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWSIZE),
    .m_axi_a_port_AWBURST(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWBURST),
    .m_axi_a_port_AWLOCK(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWLOCK),
    .m_axi_a_port_AWCACHE(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWCACHE),
    .m_axi_a_port_AWPROT(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWPROT),
    .m_axi_a_port_AWQOS(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWQOS),
    .m_axi_a_port_AWREGION(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWREGION),
    .m_axi_a_port_AWUSER(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_AWUSER),
    .m_axi_a_port_WVALID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WVALID),
    .m_axi_a_port_WREADY(1'b0),
    .m_axi_a_port_WDATA(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WDATA),
    .m_axi_a_port_WSTRB(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WSTRB),
    .m_axi_a_port_WLAST(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WLAST),
    .m_axi_a_port_WID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WID),
    .m_axi_a_port_WUSER(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_WUSER),
    .m_axi_a_port_ARVALID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARVALID),
    .m_axi_a_port_ARREADY(a_port_ARREADY),
    .m_axi_a_port_ARADDR(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARADDR),
    .m_axi_a_port_ARID(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARID),
    .m_axi_a_port_ARLEN(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARLEN),
    .m_axi_a_port_ARSIZE(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARSIZE),
    .m_axi_a_port_ARBURST(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARBURST),
    .m_axi_a_port_ARLOCK(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARLOCK),
    .m_axi_a_port_ARCACHE(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARCACHE),
    .m_axi_a_port_ARPROT(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARPROT),
    .m_axi_a_port_ARQOS(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARQOS),
    .m_axi_a_port_ARREGION(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARREGION),
    .m_axi_a_port_ARUSER(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARUSER),
    .m_axi_a_port_RVALID(a_port_RVALID),
    .m_axi_a_port_RREADY(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_RREADY),
    .m_axi_a_port_RDATA(a_port_RDATA),
    .m_axi_a_port_RLAST(1'b0),
    .m_axi_a_port_RID(1'd0),
    .m_axi_a_port_RFIFONUM(a_port_RFIFONUM),
    .m_axi_a_port_RUSER(1'd0),
    .m_axi_a_port_RRESP(2'd0),
    .m_axi_a_port_BVALID(1'b0),
    .m_axi_a_port_BREADY(grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_BREADY),
    .m_axi_a_port_BRESP(2'd0),
    .m_axi_a_port_BID(1'd0),
    .m_axi_a_port_BUSER(1'd0),
    .sext_ln40(trunc_ln_reg_3023),
    .a_buff_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_address0),
    .a_buff_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_ce0),
    .a_buff_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_we0),
    .a_buff_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_d0),
    .a_buff_1_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_1_address0),
    .a_buff_1_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_1_ce0),
    .a_buff_1_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_1_we0),
    .a_buff_1_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_1_d0),
    .a_buff_2_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_2_address0),
    .a_buff_2_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_2_ce0),
    .a_buff_2_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_2_we0),
    .a_buff_2_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_2_d0),
    .a_buff_3_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_3_address0),
    .a_buff_3_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_3_ce0),
    .a_buff_3_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_3_we0),
    .a_buff_3_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_3_d0),
    .a_buff_4_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_4_address0),
    .a_buff_4_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_4_ce0),
    .a_buff_4_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_4_we0),
    .a_buff_4_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_4_d0),
    .a_buff_5_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_5_address0),
    .a_buff_5_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_5_ce0),
    .a_buff_5_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_5_we0),
    .a_buff_5_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_5_d0),
    .a_buff_6_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_6_address0),
    .a_buff_6_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_6_ce0),
    .a_buff_6_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_6_we0),
    .a_buff_6_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_6_d0),
    .a_buff_7_address0(grp_gemm_Pipeline_1_fu_1294_a_buff_7_address0),
    .a_buff_7_ce0(grp_gemm_Pipeline_1_fu_1294_a_buff_7_ce0),
    .a_buff_7_we0(grp_gemm_Pipeline_1_fu_1294_a_buff_7_we0),
    .a_buff_7_d0(grp_gemm_Pipeline_1_fu_1294_a_buff_7_d0)
);

gemm_gemm_Pipeline_2 grp_gemm_Pipeline_2_fu_1309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_Pipeline_2_fu_1309_ap_start),
    .ap_done(grp_gemm_Pipeline_2_fu_1309_ap_done),
    .ap_idle(grp_gemm_Pipeline_2_fu_1309_ap_idle),
    .ap_ready(grp_gemm_Pipeline_2_fu_1309_ap_ready),
    .m_axi_b_port_AWVALID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWVALID),
    .m_axi_b_port_AWREADY(1'b0),
    .m_axi_b_port_AWADDR(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWADDR),
    .m_axi_b_port_AWID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWID),
    .m_axi_b_port_AWLEN(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWLEN),
    .m_axi_b_port_AWSIZE(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWSIZE),
    .m_axi_b_port_AWBURST(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWBURST),
    .m_axi_b_port_AWLOCK(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWLOCK),
    .m_axi_b_port_AWCACHE(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWCACHE),
    .m_axi_b_port_AWPROT(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWPROT),
    .m_axi_b_port_AWQOS(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWQOS),
    .m_axi_b_port_AWREGION(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWREGION),
    .m_axi_b_port_AWUSER(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_AWUSER),
    .m_axi_b_port_WVALID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WVALID),
    .m_axi_b_port_WREADY(1'b0),
    .m_axi_b_port_WDATA(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WDATA),
    .m_axi_b_port_WSTRB(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WSTRB),
    .m_axi_b_port_WLAST(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WLAST),
    .m_axi_b_port_WID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WID),
    .m_axi_b_port_WUSER(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_WUSER),
    .m_axi_b_port_ARVALID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARVALID),
    .m_axi_b_port_ARREADY(b_port_ARREADY),
    .m_axi_b_port_ARADDR(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARADDR),
    .m_axi_b_port_ARID(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARID),
    .m_axi_b_port_ARLEN(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARLEN),
    .m_axi_b_port_ARSIZE(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARSIZE),
    .m_axi_b_port_ARBURST(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARBURST),
    .m_axi_b_port_ARLOCK(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARLOCK),
    .m_axi_b_port_ARCACHE(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARCACHE),
    .m_axi_b_port_ARPROT(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARPROT),
    .m_axi_b_port_ARQOS(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARQOS),
    .m_axi_b_port_ARREGION(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARREGION),
    .m_axi_b_port_ARUSER(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARUSER),
    .m_axi_b_port_RVALID(b_port_RVALID),
    .m_axi_b_port_RREADY(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_RREADY),
    .m_axi_b_port_RDATA(b_port_RDATA),
    .m_axi_b_port_RLAST(1'b0),
    .m_axi_b_port_RID(1'd0),
    .m_axi_b_port_RFIFONUM(b_port_RFIFONUM),
    .m_axi_b_port_RUSER(1'd0),
    .m_axi_b_port_RRESP(2'd0),
    .m_axi_b_port_BVALID(1'b0),
    .m_axi_b_port_BREADY(grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_BREADY),
    .m_axi_b_port_BRESP(2'd0),
    .m_axi_b_port_BID(1'd0),
    .m_axi_b_port_BUSER(1'd0),
    .sext_ln41(trunc_ln1_reg_3029),
    .b_buff_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_address0),
    .b_buff_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_ce0),
    .b_buff_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_we0),
    .b_buff_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_d0),
    .b_buff_1_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_1_address0),
    .b_buff_1_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_1_ce0),
    .b_buff_1_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_1_we0),
    .b_buff_1_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_1_d0),
    .b_buff_2_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_2_address0),
    .b_buff_2_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_2_ce0),
    .b_buff_2_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_2_we0),
    .b_buff_2_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_2_d0),
    .b_buff_3_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_3_address0),
    .b_buff_3_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_3_ce0),
    .b_buff_3_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_3_we0),
    .b_buff_3_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_3_d0),
    .b_buff_4_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_4_address0),
    .b_buff_4_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_4_ce0),
    .b_buff_4_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_4_we0),
    .b_buff_4_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_4_d0),
    .b_buff_5_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_5_address0),
    .b_buff_5_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_5_ce0),
    .b_buff_5_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_5_we0),
    .b_buff_5_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_5_d0),
    .b_buff_6_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_6_address0),
    .b_buff_6_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_6_ce0),
    .b_buff_6_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_6_we0),
    .b_buff_6_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_6_d0),
    .b_buff_7_address0(grp_gemm_Pipeline_2_fu_1309_b_buff_7_address0),
    .b_buff_7_ce0(grp_gemm_Pipeline_2_fu_1309_b_buff_7_ce0),
    .b_buff_7_we0(grp_gemm_Pipeline_2_fu_1309_b_buff_7_we0),
    .b_buff_7_d0(grp_gemm_Pipeline_2_fu_1309_b_buff_7_d0)
);

gemm_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start),
    .ap_done(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_done),
    .ap_idle(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_idle),
    .ap_ready(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_ready),
    .c_buff_63_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_63_out),
    .c_buff_63_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_63_out_ap_vld),
    .c_buff_62_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_62_out),
    .c_buff_62_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_62_out_ap_vld),
    .c_buff_61_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_61_out),
    .c_buff_61_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_61_out_ap_vld),
    .c_buff_60_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_60_out),
    .c_buff_60_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_60_out_ap_vld),
    .c_buff_59_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_59_out),
    .c_buff_59_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_59_out_ap_vld),
    .c_buff_58_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_58_out),
    .c_buff_58_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_58_out_ap_vld),
    .c_buff_57_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_57_out),
    .c_buff_57_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_57_out_ap_vld),
    .c_buff_56_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_56_out),
    .c_buff_56_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_56_out_ap_vld),
    .c_buff_55_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_55_out),
    .c_buff_55_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_55_out_ap_vld),
    .c_buff_54_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_54_out),
    .c_buff_54_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_54_out_ap_vld),
    .c_buff_53_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_53_out),
    .c_buff_53_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_53_out_ap_vld),
    .c_buff_52_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_52_out),
    .c_buff_52_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_52_out_ap_vld),
    .c_buff_51_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_51_out),
    .c_buff_51_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_51_out_ap_vld),
    .c_buff_50_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_50_out),
    .c_buff_50_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_50_out_ap_vld),
    .c_buff_49_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_49_out),
    .c_buff_49_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_49_out_ap_vld),
    .c_buff_48_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_48_out),
    .c_buff_48_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_48_out_ap_vld),
    .c_buff_47_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_47_out),
    .c_buff_47_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_47_out_ap_vld),
    .c_buff_46_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_46_out),
    .c_buff_46_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_46_out_ap_vld),
    .c_buff_45_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_45_out),
    .c_buff_45_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_45_out_ap_vld),
    .c_buff_44_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_44_out),
    .c_buff_44_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_44_out_ap_vld),
    .c_buff_43_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_43_out),
    .c_buff_43_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_43_out_ap_vld),
    .c_buff_42_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_42_out),
    .c_buff_42_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_42_out_ap_vld),
    .c_buff_41_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_41_out),
    .c_buff_41_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_41_out_ap_vld),
    .c_buff_40_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_40_out),
    .c_buff_40_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_40_out_ap_vld),
    .c_buff_39_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_39_out),
    .c_buff_39_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_39_out_ap_vld),
    .c_buff_38_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_38_out),
    .c_buff_38_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_38_out_ap_vld),
    .c_buff_37_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_37_out),
    .c_buff_37_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_37_out_ap_vld),
    .c_buff_36_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_36_out),
    .c_buff_36_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_36_out_ap_vld),
    .c_buff_35_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_35_out),
    .c_buff_35_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_35_out_ap_vld),
    .c_buff_34_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_34_out),
    .c_buff_34_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_34_out_ap_vld),
    .c_buff_33_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_33_out),
    .c_buff_33_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_33_out_ap_vld),
    .c_buff_32_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_32_out),
    .c_buff_32_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_32_out_ap_vld),
    .c_buff_31_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_31_out),
    .c_buff_31_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_31_out_ap_vld),
    .c_buff_30_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_30_out),
    .c_buff_30_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_30_out_ap_vld),
    .c_buff_29_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_29_out),
    .c_buff_29_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_29_out_ap_vld),
    .c_buff_28_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_28_out),
    .c_buff_28_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_28_out_ap_vld),
    .c_buff_27_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_27_out),
    .c_buff_27_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_27_out_ap_vld),
    .c_buff_26_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_26_out),
    .c_buff_26_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_26_out_ap_vld),
    .c_buff_25_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_25_out),
    .c_buff_25_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_25_out_ap_vld),
    .c_buff_24_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_24_out),
    .c_buff_24_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_24_out_ap_vld),
    .c_buff_23_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_23_out),
    .c_buff_23_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_23_out_ap_vld),
    .c_buff_22_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_22_out),
    .c_buff_22_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_22_out_ap_vld),
    .c_buff_21_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_21_out),
    .c_buff_21_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_21_out_ap_vld),
    .c_buff_20_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_20_out),
    .c_buff_20_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_20_out_ap_vld),
    .c_buff_19_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_19_out),
    .c_buff_19_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_19_out_ap_vld),
    .c_buff_18_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_18_out),
    .c_buff_18_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_18_out_ap_vld),
    .c_buff_17_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_17_out),
    .c_buff_17_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_17_out_ap_vld),
    .c_buff_16_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_16_out),
    .c_buff_16_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_16_out_ap_vld),
    .c_buff_15_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_15_out),
    .c_buff_15_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_15_out_ap_vld),
    .c_buff_14_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_14_out),
    .c_buff_14_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_14_out_ap_vld),
    .c_buff_13_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_13_out),
    .c_buff_13_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_13_out_ap_vld),
    .c_buff_12_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_12_out),
    .c_buff_12_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_12_out_ap_vld),
    .c_buff_11_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_11_out),
    .c_buff_11_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_11_out_ap_vld),
    .c_buff_10_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_10_out),
    .c_buff_10_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_10_out_ap_vld),
    .c_buff_9_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_9_out),
    .c_buff_9_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_9_out_ap_vld),
    .c_buff_8_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_8_out),
    .c_buff_8_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_8_out_ap_vld),
    .c_buff_7_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_7_out),
    .c_buff_7_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_7_out_ap_vld),
    .c_buff_6_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_6_out),
    .c_buff_6_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_6_out_ap_vld),
    .c_buff_5_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_5_out),
    .c_buff_5_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_5_out_ap_vld),
    .c_buff_4_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_4_out),
    .c_buff_4_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_4_out_ap_vld),
    .c_buff_3_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_3_out),
    .c_buff_3_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_3_out_ap_vld),
    .c_buff_2_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_2_out),
    .c_buff_2_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_2_out_ap_vld),
    .c_buff_1_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_1_out),
    .c_buff_1_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_1_out_ap_vld),
    .c_buff_out(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_out),
    .c_buff_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_out_ap_vld)
);

gemm_gemm_Pipeline_VITIS_LOOP_51_3 grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start),
    .ap_done(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done),
    .ap_idle(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_idle),
    .ap_ready(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_ready),
    .c_buff_63_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_63_out),
    .c_buff_62_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_62_out),
    .c_buff_61_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_61_out),
    .c_buff_60_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_60_out),
    .c_buff_59_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_59_out),
    .c_buff_58_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_58_out),
    .c_buff_57_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_57_out),
    .c_buff_56_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_56_out),
    .c_buff_55_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_55_out),
    .c_buff_54_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_54_out),
    .c_buff_53_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_53_out),
    .c_buff_52_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_52_out),
    .c_buff_51_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_51_out),
    .c_buff_50_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_50_out),
    .c_buff_49_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_49_out),
    .c_buff_48_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_48_out),
    .c_buff_47_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_47_out),
    .c_buff_46_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_46_out),
    .c_buff_45_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_45_out),
    .c_buff_44_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_44_out),
    .c_buff_43_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_43_out),
    .c_buff_42_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_42_out),
    .c_buff_41_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_41_out),
    .c_buff_40_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_40_out),
    .c_buff_39_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_39_out),
    .c_buff_38_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_38_out),
    .c_buff_37_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_37_out),
    .c_buff_36_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_36_out),
    .c_buff_35_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_35_out),
    .c_buff_34_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_34_out),
    .c_buff_33_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_33_out),
    .c_buff_32_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_32_out),
    .c_buff_31_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_31_out),
    .c_buff_30_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_30_out),
    .c_buff_29_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_29_out),
    .c_buff_28_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_28_out),
    .c_buff_27_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_27_out),
    .c_buff_26_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_26_out),
    .c_buff_25_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_25_out),
    .c_buff_24_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_24_out),
    .c_buff_23_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_23_out),
    .c_buff_22_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_22_out),
    .c_buff_21_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_21_out),
    .c_buff_20_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_20_out),
    .c_buff_19_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_19_out),
    .c_buff_18_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_18_out),
    .c_buff_17_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_17_out),
    .c_buff_16_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_16_out),
    .c_buff_15_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_15_out),
    .c_buff_14_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_14_out),
    .c_buff_13_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_13_out),
    .c_buff_12_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_12_out),
    .c_buff_11_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_11_out),
    .c_buff_10_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_10_out),
    .c_buff_9_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_9_out),
    .c_buff_8_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_8_out),
    .c_buff_7_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_7_out),
    .c_buff_6_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_6_out),
    .c_buff_5_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_5_out),
    .c_buff_4_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_4_out),
    .c_buff_3_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_3_out),
    .c_buff_2_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_2_out),
    .c_buff_1_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_1_out),
    .c_buff_reload(grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_c_buff_out),
    .a_buff_load(a_buff_load_reg_3131),
    .a_buff_1_load(a_buff_1_load_reg_3136),
    .a_buff_2_load(a_buff_2_load_reg_3141),
    .a_buff_3_load(a_buff_3_load_reg_3146),
    .a_buff_4_load(a_buff_4_load_reg_3151),
    .a_buff_5_load(a_buff_5_load_reg_3156),
    .a_buff_6_load(a_buff_6_load_reg_3161),
    .a_buff_7_load(a_buff_7_load_reg_3166),
    .b_buff_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_address0),
    .b_buff_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_ce0),
    .b_buff_q0(b_buff_q0),
    .b_buff_1_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_address0),
    .b_buff_1_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_ce0),
    .b_buff_1_q0(b_buff_1_q0),
    .b_buff_2_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_address0),
    .b_buff_2_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_ce0),
    .b_buff_2_q0(b_buff_2_q0),
    .b_buff_3_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_address0),
    .b_buff_3_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_ce0),
    .b_buff_3_q0(b_buff_3_q0),
    .b_buff_4_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_address0),
    .b_buff_4_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_ce0),
    .b_buff_4_q0(b_buff_4_q0),
    .b_buff_5_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_address0),
    .b_buff_5_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_ce0),
    .b_buff_5_q0(b_buff_5_q0),
    .b_buff_6_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_address0),
    .b_buff_6_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_ce0),
    .b_buff_6_q0(b_buff_6_q0),
    .b_buff_7_address0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_address0),
    .b_buff_7_ce0(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_ce0),
    .b_buff_7_q0(b_buff_7_q0),
    .a_buff_load_1(a_buff_load_1_reg_3171),
    .a_buff_1_load_1(a_buff_1_load_1_reg_3176),
    .a_buff_2_load_1(a_buff_2_load_1_reg_3181),
    .a_buff_3_load_1(a_buff_3_load_1_reg_3186),
    .a_buff_4_load_1(a_buff_4_load_1_reg_3191),
    .a_buff_5_load_1(a_buff_5_load_1_reg_3196),
    .a_buff_6_load_1(a_buff_6_load_1_reg_3201),
    .a_buff_7_load_1(a_buff_7_load_1_reg_3206),
    .a_buff_load_2(a_buff_load_2_reg_3291),
    .a_buff_1_load_2(a_buff_1_load_2_reg_3296),
    .a_buff_2_load_2(a_buff_2_load_2_reg_3301),
    .a_buff_3_load_2(a_buff_3_load_2_reg_3306),
    .a_buff_4_load_2(a_buff_4_load_2_reg_3311),
    .a_buff_5_load_2(a_buff_5_load_2_reg_3316),
    .a_buff_6_load_2(a_buff_6_load_2_reg_3321),
    .a_buff_7_load_2(a_buff_7_load_2_reg_3326),
    .a_buff_load_3(a_buff_load_3_reg_3331),
    .a_buff_1_load_3(a_buff_1_load_3_reg_3336),
    .a_buff_2_load_3(a_buff_2_load_3_reg_3341),
    .a_buff_3_load_3(a_buff_3_load_3_reg_3346),
    .a_buff_4_load_3(a_buff_4_load_3_reg_3351),
    .a_buff_5_load_3(a_buff_5_load_3_reg_3356),
    .a_buff_6_load_3(a_buff_6_load_3_reg_3361),
    .a_buff_7_load_3(a_buff_7_load_3_reg_3366),
    .a_buff_load_4(a_buff_load_4_reg_3451),
    .a_buff_1_load_4(a_buff_1_load_4_reg_3456),
    .a_buff_2_load_4(a_buff_2_load_4_reg_3461),
    .a_buff_3_load_4(a_buff_3_load_4_reg_3466),
    .a_buff_4_load_4(a_buff_4_load_4_reg_3471),
    .a_buff_5_load_4(a_buff_5_load_4_reg_3476),
    .a_buff_6_load_4(a_buff_6_load_4_reg_3481),
    .a_buff_7_load_4(a_buff_7_load_4_reg_3486),
    .a_buff_load_5(a_buff_load_5_reg_3491),
    .a_buff_1_load_5(a_buff_1_load_5_reg_3496),
    .a_buff_2_load_5(a_buff_2_load_5_reg_3501),
    .a_buff_3_load_5(a_buff_3_load_5_reg_3506),
    .a_buff_4_load_5(a_buff_4_load_5_reg_3511),
    .a_buff_5_load_5(a_buff_5_load_5_reg_3516),
    .a_buff_6_load_5(a_buff_6_load_5_reg_3521),
    .a_buff_7_load_5(a_buff_7_load_5_reg_3526),
    .a_buff_load_6(a_buff_load_6_reg_3803),
    .a_buff_1_load_6(a_buff_1_load_6_reg_3808),
    .a_buff_2_load_6(a_buff_2_load_6_reg_3813),
    .a_buff_3_load_6(a_buff_3_load_6_reg_3818),
    .a_buff_4_load_6(a_buff_4_load_6_reg_3823),
    .a_buff_5_load_6(a_buff_5_load_6_reg_3828),
    .a_buff_6_load_6(a_buff_6_load_6_reg_3833),
    .a_buff_7_load_6(a_buff_7_load_6_reg_3838),
    .a_buff_load_7(a_buff_load_7_reg_3843),
    .a_buff_1_load_7(a_buff_1_load_7_reg_3848),
    .a_buff_2_load_7(a_buff_2_load_7_reg_3853),
    .a_buff_3_load_7(a_buff_3_load_7_reg_3858),
    .a_buff_4_load_7(a_buff_4_load_7_reg_3863),
    .a_buff_5_load_7(a_buff_5_load_7_reg_3868),
    .a_buff_6_load_7(a_buff_6_load_7_reg_3873),
    .a_buff_7_load_7(a_buff_7_load_7_reg_3878),
    .add_7_7116_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_7116_out),
    .add_7_7116_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_7116_out_ap_vld),
    .add_7_6115_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_6115_out),
    .add_7_6115_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_6115_out_ap_vld),
    .add_7_5114_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_5114_out),
    .add_7_5114_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_5114_out_ap_vld),
    .add_7_4113_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_4113_out),
    .add_7_4113_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_4113_out_ap_vld),
    .add_7_3112_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_3112_out),
    .add_7_3112_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_3112_out_ap_vld),
    .add_7_2111_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_2111_out),
    .add_7_2111_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_2111_out_ap_vld),
    .add_7_1110_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_1110_out),
    .add_7_1110_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_1110_out_ap_vld),
    .add_7109_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7109_out),
    .add_7109_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7109_out_ap_vld),
    .add_6_7108_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_7108_out),
    .add_6_7108_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_7108_out_ap_vld),
    .add_6_6107_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_6107_out),
    .add_6_6107_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_6107_out_ap_vld),
    .add_6_5106_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_5106_out),
    .add_6_5106_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_5106_out_ap_vld),
    .add_6_4105_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_4105_out),
    .add_6_4105_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_4105_out_ap_vld),
    .add_6_3104_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_3104_out),
    .add_6_3104_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_3104_out_ap_vld),
    .add_6_2103_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_2103_out),
    .add_6_2103_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_2103_out_ap_vld),
    .add_6_1102_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_1102_out),
    .add_6_1102_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_1102_out_ap_vld),
    .add_6101_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6101_out),
    .add_6101_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6101_out_ap_vld),
    .add_5_7100_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_7100_out),
    .add_5_7100_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_7100_out_ap_vld),
    .add_5_699_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_699_out),
    .add_5_699_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_699_out_ap_vld),
    .add_5_598_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_598_out),
    .add_5_598_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_598_out_ap_vld),
    .add_5_497_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_497_out),
    .add_5_497_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_497_out_ap_vld),
    .add_5_396_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_396_out),
    .add_5_396_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_396_out_ap_vld),
    .add_5_295_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_295_out),
    .add_5_295_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_295_out_ap_vld),
    .add_5_194_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_194_out),
    .add_5_194_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_194_out_ap_vld),
    .add_593_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_593_out),
    .add_593_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_593_out_ap_vld),
    .add_4_792_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_792_out),
    .add_4_792_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_792_out_ap_vld),
    .add_4_691_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_691_out),
    .add_4_691_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_691_out_ap_vld),
    .add_4_590_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_590_out),
    .add_4_590_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_590_out_ap_vld),
    .add_4_489_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_489_out),
    .add_4_489_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_489_out_ap_vld),
    .add_4_388_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_388_out),
    .add_4_388_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_388_out_ap_vld),
    .add_4_287_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_287_out),
    .add_4_287_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_287_out_ap_vld),
    .add_4_186_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_186_out),
    .add_4_186_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_186_out_ap_vld),
    .add_485_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_485_out),
    .add_485_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_485_out_ap_vld),
    .add_3_784_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_784_out),
    .add_3_784_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_784_out_ap_vld),
    .add_3_683_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_683_out),
    .add_3_683_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_683_out_ap_vld),
    .add_3_582_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_582_out),
    .add_3_582_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_582_out_ap_vld),
    .add_3_481_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_481_out),
    .add_3_481_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_481_out_ap_vld),
    .add_3_380_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_380_out),
    .add_3_380_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_380_out_ap_vld),
    .add_3_279_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_279_out),
    .add_3_279_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_279_out_ap_vld),
    .add_3_178_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_178_out),
    .add_3_178_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_178_out_ap_vld),
    .add_377_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_377_out),
    .add_377_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_377_out_ap_vld),
    .add_2_776_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_776_out),
    .add_2_776_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_776_out_ap_vld),
    .add_2_675_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_675_out),
    .add_2_675_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_675_out_ap_vld),
    .add_2_574_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_574_out),
    .add_2_574_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_574_out_ap_vld),
    .add_2_473_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_473_out),
    .add_2_473_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_473_out_ap_vld),
    .add_2_372_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_372_out),
    .add_2_372_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_372_out_ap_vld),
    .add_2_271_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_271_out),
    .add_2_271_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_271_out_ap_vld),
    .add_2_170_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_170_out),
    .add_2_170_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_170_out_ap_vld),
    .add_269_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_269_out),
    .add_269_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_269_out_ap_vld),
    .add_1_768_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_768_out),
    .add_1_768_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_768_out_ap_vld),
    .add_1_667_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_667_out),
    .add_1_667_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_667_out_ap_vld),
    .add_1_566_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_566_out),
    .add_1_566_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_566_out_ap_vld),
    .add_1_465_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_465_out),
    .add_1_465_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_465_out_ap_vld),
    .add_1_364_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_364_out),
    .add_1_364_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_364_out_ap_vld),
    .add_1_263_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_263_out),
    .add_1_263_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_263_out_ap_vld),
    .add_1_162_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_162_out),
    .add_1_162_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_162_out_ap_vld),
    .add_161_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_161_out),
    .add_161_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_161_out_ap_vld),
    .add_75260_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_75260_out),
    .add_75260_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_75260_out_ap_vld),
    .add_64759_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_64759_out),
    .add_64759_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_64759_out_ap_vld),
    .add_54258_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_54258_out),
    .add_54258_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_54258_out_ap_vld),
    .add_43757_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_43757_out),
    .add_43757_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_43757_out_ap_vld),
    .add_33256_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_33256_out),
    .add_33256_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_33256_out_ap_vld),
    .add_22755_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_22755_out),
    .add_22755_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_22755_out_ap_vld),
    .add_12254_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_12254_out),
    .add_12254_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_12254_out_ap_vld),
    .p_out(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_p_out),
    .p_out_ap_vld(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_p_out_ap_vld)
);

gemm_gemm_Pipeline_5 grp_gemm_Pipeline_5_fu_1612(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_Pipeline_5_fu_1612_ap_start),
    .ap_done(grp_gemm_Pipeline_5_fu_1612_ap_done),
    .ap_idle(grp_gemm_Pipeline_5_fu_1612_ap_idle),
    .ap_ready(grp_gemm_Pipeline_5_fu_1612_ap_ready),
    .m_axi_c_port_AWVALID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWVALID),
    .m_axi_c_port_AWREADY(c_port_AWREADY),
    .m_axi_c_port_AWADDR(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWADDR),
    .m_axi_c_port_AWID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWID),
    .m_axi_c_port_AWLEN(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWLEN),
    .m_axi_c_port_AWSIZE(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWSIZE),
    .m_axi_c_port_AWBURST(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWBURST),
    .m_axi_c_port_AWLOCK(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWLOCK),
    .m_axi_c_port_AWCACHE(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWCACHE),
    .m_axi_c_port_AWPROT(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWPROT),
    .m_axi_c_port_AWQOS(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWQOS),
    .m_axi_c_port_AWREGION(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWREGION),
    .m_axi_c_port_AWUSER(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWUSER),
    .m_axi_c_port_WVALID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WVALID),
    .m_axi_c_port_WREADY(c_port_WREADY),
    .m_axi_c_port_WDATA(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WDATA),
    .m_axi_c_port_WSTRB(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WSTRB),
    .m_axi_c_port_WLAST(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WLAST),
    .m_axi_c_port_WID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WID),
    .m_axi_c_port_WUSER(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WUSER),
    .m_axi_c_port_ARVALID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARVALID),
    .m_axi_c_port_ARREADY(1'b0),
    .m_axi_c_port_ARADDR(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARADDR),
    .m_axi_c_port_ARID(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARID),
    .m_axi_c_port_ARLEN(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARLEN),
    .m_axi_c_port_ARSIZE(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARSIZE),
    .m_axi_c_port_ARBURST(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARBURST),
    .m_axi_c_port_ARLOCK(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARLOCK),
    .m_axi_c_port_ARCACHE(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARCACHE),
    .m_axi_c_port_ARPROT(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARPROT),
    .m_axi_c_port_ARQOS(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARQOS),
    .m_axi_c_port_ARREGION(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARREGION),
    .m_axi_c_port_ARUSER(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_ARUSER),
    .m_axi_c_port_RVALID(1'b0),
    .m_axi_c_port_RREADY(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_RREADY),
    .m_axi_c_port_RDATA(32'd0),
    .m_axi_c_port_RLAST(1'b0),
    .m_axi_c_port_RID(1'd0),
    .m_axi_c_port_RFIFONUM(9'd0),
    .m_axi_c_port_RUSER(1'd0),
    .m_axi_c_port_RRESP(2'd0),
    .m_axi_c_port_BVALID(c_port_BVALID),
    .m_axi_c_port_BREADY(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_BREADY),
    .m_axi_c_port_BRESP(2'd0),
    .m_axi_c_port_BID(1'd0),
    .m_axi_c_port_BUSER(1'd0),
    .sext_ln62(trunc_ln3_reg_3035),
    .p_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_p_out),
    .add_12254_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_12254_out),
    .add_22755_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_22755_out),
    .add_33256_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_33256_out),
    .add_43757_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_43757_out),
    .add_54258_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_54258_out),
    .add_64759_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_64759_out),
    .add_75260_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_75260_out),
    .add_161_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_161_out),
    .add_1_162_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_162_out),
    .add_1_263_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_263_out),
    .add_1_364_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_364_out),
    .add_1_465_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_465_out),
    .add_1_566_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_566_out),
    .add_1_667_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_667_out),
    .add_1_768_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_1_768_out),
    .add_269_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_269_out),
    .add_2_170_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_170_out),
    .add_2_271_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_271_out),
    .add_2_372_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_372_out),
    .add_2_473_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_473_out),
    .add_2_574_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_574_out),
    .add_2_675_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_675_out),
    .add_2_776_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_2_776_out),
    .add_377_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_377_out),
    .add_3_178_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_178_out),
    .add_3_279_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_279_out),
    .add_3_380_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_380_out),
    .add_3_481_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_481_out),
    .add_3_582_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_582_out),
    .add_3_683_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_683_out),
    .add_3_784_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_3_784_out),
    .add_485_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_485_out),
    .add_4_186_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_186_out),
    .add_4_287_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_287_out),
    .add_4_388_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_388_out),
    .add_4_489_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_489_out),
    .add_4_590_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_590_out),
    .add_4_691_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_691_out),
    .add_4_792_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_4_792_out),
    .add_593_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_593_out),
    .add_5_194_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_194_out),
    .add_5_295_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_295_out),
    .add_5_396_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_396_out),
    .add_5_497_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_497_out),
    .add_5_598_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_598_out),
    .add_5_699_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_699_out),
    .add_5_7100_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_5_7100_out),
    .add_6101_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6101_out),
    .add_6_1102_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_1102_out),
    .add_6_2103_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_2103_out),
    .add_6_3104_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_3104_out),
    .add_6_4105_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_4105_out),
    .add_6_5106_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_5106_out),
    .add_6_6107_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_6107_out),
    .add_6_7108_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_6_7108_out),
    .add_7109_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7109_out),
    .add_7_1110_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_1110_out),
    .add_7_2111_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_2111_out),
    .add_7_3112_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_3112_out),
    .add_7_4113_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_4113_out),
    .add_7_5114_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_5114_out),
    .add_7_6115_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_6115_out),
    .add_7_7116_reload(grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_add_7_7116_out)
);

gemm_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .b(b),
    .c(c),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

gemm_a_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_A_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_A_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_A_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_A_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_A_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_A_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_A_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_A_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_A_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_A_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_A_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
a_port_m_axi_U(
    .AWVALID(m_axi_a_port_AWVALID),
    .AWREADY(m_axi_a_port_AWREADY),
    .AWADDR(m_axi_a_port_AWADDR),
    .AWID(m_axi_a_port_AWID),
    .AWLEN(m_axi_a_port_AWLEN),
    .AWSIZE(m_axi_a_port_AWSIZE),
    .AWBURST(m_axi_a_port_AWBURST),
    .AWLOCK(m_axi_a_port_AWLOCK),
    .AWCACHE(m_axi_a_port_AWCACHE),
    .AWPROT(m_axi_a_port_AWPROT),
    .AWQOS(m_axi_a_port_AWQOS),
    .AWREGION(m_axi_a_port_AWREGION),
    .AWUSER(m_axi_a_port_AWUSER),
    .WVALID(m_axi_a_port_WVALID),
    .WREADY(m_axi_a_port_WREADY),
    .WDATA(m_axi_a_port_WDATA),
    .WSTRB(m_axi_a_port_WSTRB),
    .WLAST(m_axi_a_port_WLAST),
    .WID(m_axi_a_port_WID),
    .WUSER(m_axi_a_port_WUSER),
    .ARVALID(m_axi_a_port_ARVALID),
    .ARREADY(m_axi_a_port_ARREADY),
    .ARADDR(m_axi_a_port_ARADDR),
    .ARID(m_axi_a_port_ARID),
    .ARLEN(m_axi_a_port_ARLEN),
    .ARSIZE(m_axi_a_port_ARSIZE),
    .ARBURST(m_axi_a_port_ARBURST),
    .ARLOCK(m_axi_a_port_ARLOCK),
    .ARCACHE(m_axi_a_port_ARCACHE),
    .ARPROT(m_axi_a_port_ARPROT),
    .ARQOS(m_axi_a_port_ARQOS),
    .ARREGION(m_axi_a_port_ARREGION),
    .ARUSER(m_axi_a_port_ARUSER),
    .RVALID(m_axi_a_port_RVALID),
    .RREADY(m_axi_a_port_RREADY),
    .RDATA(m_axi_a_port_RDATA),
    .RLAST(m_axi_a_port_RLAST),
    .RID(m_axi_a_port_RID),
    .RUSER(m_axi_a_port_RUSER),
    .RRESP(m_axi_a_port_RRESP),
    .BVALID(m_axi_a_port_BVALID),
    .BREADY(m_axi_a_port_BREADY),
    .BRESP(m_axi_a_port_BRESP),
    .BID(m_axi_a_port_BID),
    .BUSER(m_axi_a_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(a_port_ARVALID),
    .I_ARREADY(a_port_ARREADY),
    .I_ARADDR(a_port_ARADDR),
    .I_ARLEN(a_port_ARLEN),
    .I_RVALID(a_port_RVALID),
    .I_RREADY(a_port_RREADY),
    .I_RDATA(a_port_RDATA),
    .I_RFIFONUM(a_port_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(a_port_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(a_port_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(a_port_BVALID),
    .I_BREADY(1'b0)
);

gemm_b_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_B_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_B_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_B_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_B_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_B_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_B_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_B_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_B_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_B_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_B_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_B_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
b_port_m_axi_U(
    .AWVALID(m_axi_b_port_AWVALID),
    .AWREADY(m_axi_b_port_AWREADY),
    .AWADDR(m_axi_b_port_AWADDR),
    .AWID(m_axi_b_port_AWID),
    .AWLEN(m_axi_b_port_AWLEN),
    .AWSIZE(m_axi_b_port_AWSIZE),
    .AWBURST(m_axi_b_port_AWBURST),
    .AWLOCK(m_axi_b_port_AWLOCK),
    .AWCACHE(m_axi_b_port_AWCACHE),
    .AWPROT(m_axi_b_port_AWPROT),
    .AWQOS(m_axi_b_port_AWQOS),
    .AWREGION(m_axi_b_port_AWREGION),
    .AWUSER(m_axi_b_port_AWUSER),
    .WVALID(m_axi_b_port_WVALID),
    .WREADY(m_axi_b_port_WREADY),
    .WDATA(m_axi_b_port_WDATA),
    .WSTRB(m_axi_b_port_WSTRB),
    .WLAST(m_axi_b_port_WLAST),
    .WID(m_axi_b_port_WID),
    .WUSER(m_axi_b_port_WUSER),
    .ARVALID(m_axi_b_port_ARVALID),
    .ARREADY(m_axi_b_port_ARREADY),
    .ARADDR(m_axi_b_port_ARADDR),
    .ARID(m_axi_b_port_ARID),
    .ARLEN(m_axi_b_port_ARLEN),
    .ARSIZE(m_axi_b_port_ARSIZE),
    .ARBURST(m_axi_b_port_ARBURST),
    .ARLOCK(m_axi_b_port_ARLOCK),
    .ARCACHE(m_axi_b_port_ARCACHE),
    .ARPROT(m_axi_b_port_ARPROT),
    .ARQOS(m_axi_b_port_ARQOS),
    .ARREGION(m_axi_b_port_ARREGION),
    .ARUSER(m_axi_b_port_ARUSER),
    .RVALID(m_axi_b_port_RVALID),
    .RREADY(m_axi_b_port_RREADY),
    .RDATA(m_axi_b_port_RDATA),
    .RLAST(m_axi_b_port_RLAST),
    .RID(m_axi_b_port_RID),
    .RUSER(m_axi_b_port_RUSER),
    .RRESP(m_axi_b_port_RRESP),
    .BVALID(m_axi_b_port_BVALID),
    .BREADY(m_axi_b_port_BREADY),
    .BRESP(m_axi_b_port_BRESP),
    .BID(m_axi_b_port_BID),
    .BUSER(m_axi_b_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(b_port_ARVALID),
    .I_ARREADY(b_port_ARREADY),
    .I_ARADDR(b_port_ARADDR),
    .I_ARLEN(b_port_ARLEN),
    .I_RVALID(b_port_RVALID),
    .I_RREADY(b_port_RREADY),
    .I_RDATA(b_port_RDATA),
    .I_RFIFONUM(b_port_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(b_port_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(b_port_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(b_port_BVALID),
    .I_BREADY(1'b0)
);

gemm_c_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_C_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_C_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_C_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_C_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_C_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_C_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_C_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_C_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_C_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_C_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_C_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
c_port_m_axi_U(
    .AWVALID(m_axi_c_port_AWVALID),
    .AWREADY(m_axi_c_port_AWREADY),
    .AWADDR(m_axi_c_port_AWADDR),
    .AWID(m_axi_c_port_AWID),
    .AWLEN(m_axi_c_port_AWLEN),
    .AWSIZE(m_axi_c_port_AWSIZE),
    .AWBURST(m_axi_c_port_AWBURST),
    .AWLOCK(m_axi_c_port_AWLOCK),
    .AWCACHE(m_axi_c_port_AWCACHE),
    .AWPROT(m_axi_c_port_AWPROT),
    .AWQOS(m_axi_c_port_AWQOS),
    .AWREGION(m_axi_c_port_AWREGION),
    .AWUSER(m_axi_c_port_AWUSER),
    .WVALID(m_axi_c_port_WVALID),
    .WREADY(m_axi_c_port_WREADY),
    .WDATA(m_axi_c_port_WDATA),
    .WSTRB(m_axi_c_port_WSTRB),
    .WLAST(m_axi_c_port_WLAST),
    .WID(m_axi_c_port_WID),
    .WUSER(m_axi_c_port_WUSER),
    .ARVALID(m_axi_c_port_ARVALID),
    .ARREADY(m_axi_c_port_ARREADY),
    .ARADDR(m_axi_c_port_ARADDR),
    .ARID(m_axi_c_port_ARID),
    .ARLEN(m_axi_c_port_ARLEN),
    .ARSIZE(m_axi_c_port_ARSIZE),
    .ARBURST(m_axi_c_port_ARBURST),
    .ARLOCK(m_axi_c_port_ARLOCK),
    .ARCACHE(m_axi_c_port_ARCACHE),
    .ARPROT(m_axi_c_port_ARPROT),
    .ARQOS(m_axi_c_port_ARQOS),
    .ARREGION(m_axi_c_port_ARREGION),
    .ARUSER(m_axi_c_port_ARUSER),
    .RVALID(m_axi_c_port_RVALID),
    .RREADY(m_axi_c_port_RREADY),
    .RDATA(m_axi_c_port_RDATA),
    .RLAST(m_axi_c_port_RLAST),
    .RID(m_axi_c_port_RID),
    .RUSER(m_axi_c_port_RUSER),
    .RRESP(m_axi_c_port_RRESP),
    .BVALID(m_axi_c_port_BVALID),
    .BREADY(m_axi_c_port_BREADY),
    .BRESP(m_axi_c_port_BRESP),
    .BID(m_axi_c_port_BID),
    .BUSER(m_axi_c_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(c_port_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(c_port_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(c_port_RDATA),
    .I_RFIFONUM(c_port_RFIFONUM),
    .I_AWVALID(c_port_AWVALID),
    .I_AWREADY(c_port_AWREADY),
    .I_AWADDR(c_port_AWADDR),
    .I_AWLEN(c_port_AWLEN),
    .I_WVALID(c_port_WVALID),
    .I_WREADY(c_port_WREADY),
    .I_WDATA(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WDATA),
    .I_WSTRB(grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WSTRB),
    .I_BVALID(c_port_BVALID),
    .I_BREADY(c_port_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_Pipeline_1_fu_1294_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_gemm_Pipeline_1_fu_1294_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_1_fu_1294_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_1_fu_1294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_Pipeline_2_fu_1309_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_gemm_Pipeline_2_fu_1309_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_2_fu_1309_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_2_fu_1309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_Pipeline_5_fu_1612_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_gemm_Pipeline_5_fu_1612_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_5_fu_1612_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_5_fu_1612_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_1_load_1_reg_3176 <= a_buff_1_q0;
        a_buff_1_load_reg_3136 <= a_buff_1_q1;
        a_buff_2_load_1_reg_3181 <= a_buff_2_q0;
        a_buff_2_load_reg_3141 <= a_buff_2_q1;
        a_buff_3_load_1_reg_3186 <= a_buff_3_q0;
        a_buff_3_load_reg_3146 <= a_buff_3_q1;
        a_buff_4_load_1_reg_3191 <= a_buff_4_q0;
        a_buff_4_load_reg_3151 <= a_buff_4_q1;
        a_buff_5_load_1_reg_3196 <= a_buff_5_q0;
        a_buff_5_load_reg_3156 <= a_buff_5_q1;
        a_buff_6_load_1_reg_3201 <= a_buff_6_q0;
        a_buff_6_load_reg_3161 <= a_buff_6_q1;
        a_buff_7_load_1_reg_3206 <= a_buff_7_q0;
        a_buff_7_load_reg_3166 <= a_buff_7_q1;
        a_buff_load_1_reg_3171 <= a_buff_q0;
        a_buff_load_reg_3131 <= a_buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_1_load_2_reg_3296 <= a_buff_1_q1;
        a_buff_1_load_3_reg_3336 <= a_buff_1_q0;
        a_buff_2_load_2_reg_3301 <= a_buff_2_q1;
        a_buff_2_load_3_reg_3341 <= a_buff_2_q0;
        a_buff_3_load_2_reg_3306 <= a_buff_3_q1;
        a_buff_3_load_3_reg_3346 <= a_buff_3_q0;
        a_buff_4_load_2_reg_3311 <= a_buff_4_q1;
        a_buff_4_load_3_reg_3351 <= a_buff_4_q0;
        a_buff_5_load_2_reg_3316 <= a_buff_5_q1;
        a_buff_5_load_3_reg_3356 <= a_buff_5_q0;
        a_buff_6_load_2_reg_3321 <= a_buff_6_q1;
        a_buff_6_load_3_reg_3361 <= a_buff_6_q0;
        a_buff_7_load_2_reg_3326 <= a_buff_7_q1;
        a_buff_7_load_3_reg_3366 <= a_buff_7_q0;
        a_buff_load_2_reg_3291 <= a_buff_q1;
        a_buff_load_3_reg_3331 <= a_buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_1_load_4_reg_3456 <= a_buff_1_q1;
        a_buff_1_load_5_reg_3496 <= a_buff_1_q0;
        a_buff_2_load_4_reg_3461 <= a_buff_2_q1;
        a_buff_2_load_5_reg_3501 <= a_buff_2_q0;
        a_buff_3_load_4_reg_3466 <= a_buff_3_q1;
        a_buff_3_load_5_reg_3506 <= a_buff_3_q0;
        a_buff_4_load_4_reg_3471 <= a_buff_4_q1;
        a_buff_4_load_5_reg_3511 <= a_buff_4_q0;
        a_buff_5_load_4_reg_3476 <= a_buff_5_q1;
        a_buff_5_load_5_reg_3516 <= a_buff_5_q0;
        a_buff_6_load_4_reg_3481 <= a_buff_6_q1;
        a_buff_6_load_5_reg_3521 <= a_buff_6_q0;
        a_buff_7_load_4_reg_3486 <= a_buff_7_q1;
        a_buff_7_load_5_reg_3526 <= a_buff_7_q0;
        a_buff_load_4_reg_3451 <= a_buff_q1;
        a_buff_load_5_reg_3491 <= a_buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        a_buff_1_load_6_reg_3808 <= a_buff_1_q1;
        a_buff_1_load_7_reg_3848 <= a_buff_1_q0;
        a_buff_2_load_6_reg_3813 <= a_buff_2_q1;
        a_buff_2_load_7_reg_3853 <= a_buff_2_q0;
        a_buff_3_load_6_reg_3818 <= a_buff_3_q1;
        a_buff_3_load_7_reg_3858 <= a_buff_3_q0;
        a_buff_4_load_6_reg_3823 <= a_buff_4_q1;
        a_buff_4_load_7_reg_3863 <= a_buff_4_q0;
        a_buff_5_load_6_reg_3828 <= a_buff_5_q1;
        a_buff_5_load_7_reg_3868 <= a_buff_5_q0;
        a_buff_6_load_6_reg_3833 <= a_buff_6_q1;
        a_buff_6_load_7_reg_3873 <= a_buff_6_q0;
        a_buff_7_load_6_reg_3838 <= a_buff_7_q1;
        a_buff_7_load_7_reg_3878 <= a_buff_7_q0;
        a_buff_load_6_reg_3803 <= a_buff_q1;
        a_buff_load_7_reg_3843 <= a_buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_3029 <= {{b[63:2]}};
        trunc_ln3_reg_3035 <= {{c[63:2]}};
        trunc_ln_reg_3023 <= {{a[63:2]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_1_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_1_address0;
    end else begin
        a_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_1_address1 = 64'd0;
    end else begin
        a_buff_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_1_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_1_ce0;
    end else begin
        a_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_1_ce1 = 1'b1;
    end else begin
        a_buff_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_1_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_1_we0;
    end else begin
        a_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_2_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_2_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_2_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_2_address0;
    end else begin
        a_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_2_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_2_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_2_address1 = 64'd0;
    end else begin
        a_buff_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_2_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_2_ce0;
    end else begin
        a_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_2_ce1 = 1'b1;
    end else begin
        a_buff_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_2_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_2_we0;
    end else begin
        a_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_3_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_3_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_3_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_3_address0;
    end else begin
        a_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_3_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_3_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_3_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_3_address1 = 64'd0;
    end else begin
        a_buff_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_3_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_3_ce0;
    end else begin
        a_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_3_ce1 = 1'b1;
    end else begin
        a_buff_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_3_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_3_we0;
    end else begin
        a_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_4_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_4_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_4_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_4_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_4_address0;
    end else begin
        a_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_4_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_4_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_4_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_4_address1 = 64'd0;
    end else begin
        a_buff_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_4_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_4_ce0;
    end else begin
        a_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_4_ce1 = 1'b1;
    end else begin
        a_buff_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_4_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_4_we0;
    end else begin
        a_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_5_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_5_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_5_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_5_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_5_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_5_address0;
    end else begin
        a_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_5_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_5_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_5_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_5_address1 = 64'd0;
    end else begin
        a_buff_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_5_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_5_ce0;
    end else begin
        a_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_5_ce1 = 1'b1;
    end else begin
        a_buff_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_5_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_5_we0;
    end else begin
        a_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_6_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_6_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_6_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_6_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_6_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_6_address0;
    end else begin
        a_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_6_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_6_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_6_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_6_address1 = 64'd0;
    end else begin
        a_buff_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_6_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_6_ce0;
    end else begin
        a_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_6_ce1 = 1'b1;
    end else begin
        a_buff_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_6_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_6_we0;
    end else begin
        a_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_7_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_7_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_7_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_7_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_7_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_7_address0;
    end else begin
        a_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_7_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_7_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_7_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_7_address1 = 64'd0;
    end else begin
        a_buff_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_7_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_7_ce0;
    end else begin
        a_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_7_ce1 = 1'b1;
    end else begin
        a_buff_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_7_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_7_we0;
    end else begin
        a_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_address0 = grp_gemm_Pipeline_1_fu_1294_a_buff_address0;
    end else begin
        a_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_buff_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_buff_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_buff_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_buff_address1 = 64'd0;
    end else begin
        a_buff_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_ce0 = grp_gemm_Pipeline_1_fu_1294_a_buff_ce0;
    end else begin
        a_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        a_buff_ce1 = 1'b1;
    end else begin
        a_buff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_buff_we0 = grp_gemm_Pipeline_1_fu_1294_a_buff_we0;
    end else begin
        a_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        a_port_ARADDR = sext_ln40_fu_1713_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        a_port_ARADDR = grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARADDR;
    end else begin
        a_port_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        a_port_ARLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        a_port_ARLEN = grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARLEN;
    end else begin
        a_port_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        a_port_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        a_port_ARVALID = grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_ARVALID;
    end else begin
        a_port_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        a_port_RREADY = grp_gemm_Pipeline_1_fu_1294_m_axi_a_port_RREADY;
    end else begin
        a_port_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_port_blk_n_AR = m_axi_a_port_ARREADY;
    end else begin
        a_port_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if (((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done == 1'b0) | (c_port_AWREADY == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_Pipeline_5_fu_1612_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((c_port_BVALID == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (c_port_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (c_port_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_1_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_1_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_1_address0;
    end else begin
        b_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_1_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_1_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_1_ce0;
    end else begin
        b_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_1_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_1_we0;
    end else begin
        b_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_2_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_2_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_2_address0;
    end else begin
        b_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_2_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_2_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_2_ce0;
    end else begin
        b_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_2_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_2_we0;
    end else begin
        b_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_3_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_3_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_3_address0;
    end else begin
        b_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_3_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_3_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_3_ce0;
    end else begin
        b_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_3_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_3_we0;
    end else begin
        b_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_4_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_4_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_4_address0;
    end else begin
        b_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_4_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_4_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_4_ce0;
    end else begin
        b_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_4_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_4_we0;
    end else begin
        b_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_5_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_5_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_5_address0;
    end else begin
        b_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_5_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_5_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_5_ce0;
    end else begin
        b_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_5_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_5_we0;
    end else begin
        b_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_6_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_6_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_6_address0;
    end else begin
        b_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_6_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_6_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_6_ce0;
    end else begin
        b_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_6_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_6_we0;
    end else begin
        b_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_7_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_7_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_7_address0;
    end else begin
        b_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_7_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_7_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_7_ce0;
    end else begin
        b_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_7_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_7_we0;
    end else begin
        b_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_address0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_address0 = grp_gemm_Pipeline_2_fu_1309_b_buff_address0;
    end else begin
        b_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_buff_ce0 = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_b_buff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_ce0 = grp_gemm_Pipeline_2_fu_1309_b_buff_ce0;
    end else begin
        b_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_buff_we0 = grp_gemm_Pipeline_2_fu_1309_b_buff_we0;
    end else begin
        b_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        b_port_ARADDR = sext_ln41_fu_1723_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_port_ARADDR = grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARADDR;
    end else begin
        b_port_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        b_port_ARLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_port_ARLEN = grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARLEN;
    end else begin
        b_port_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        b_port_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_port_ARVALID = grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_ARVALID;
    end else begin
        b_port_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_port_RREADY = grp_gemm_Pipeline_2_fu_1309_m_axi_b_port_RREADY;
    end else begin
        b_port_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_port_blk_n_AR = m_axi_b_port_ARREADY;
    end else begin
        b_port_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done == 1'b0) | (c_port_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c_port_AWADDR = sext_ln62_fu_1989_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        c_port_AWADDR = grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWADDR;
    end else begin
        c_port_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done == 1'b0) | (c_port_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c_port_AWLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        c_port_AWLEN = grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWLEN;
    end else begin
        c_port_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done == 1'b0) | (c_port_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c_port_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        c_port_AWVALID = grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_AWVALID;
    end else begin
        c_port_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (c_port_BVALID == 1'b1))) begin
        c_port_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        c_port_BREADY = grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_BREADY;
    end else begin
        c_port_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        c_port_WVALID = grp_gemm_Pipeline_5_fu_1612_m_axi_c_port_WVALID;
    end else begin
        c_port_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        c_port_blk_n_AW = m_axi_c_port_AWREADY;
    end else begin
        c_port_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c_port_blk_n_B = m_axi_c_port_BVALID;
    end else begin
        c_port_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~((grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_done == 1'b0) | (c_port_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_gemm_Pipeline_5_fu_1612_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (c_port_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_done == 1'b0) | (grp_gemm_Pipeline_2_fu_1309_ap_done == 1'b0) | (grp_gemm_Pipeline_1_fu_1294_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((1'b0 == a_port_ARREADY) | (b_port_ARREADY == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_gemm_Pipeline_1_fu_1294_ap_start = grp_gemm_Pipeline_1_fu_1294_ap_start_reg;

assign grp_gemm_Pipeline_2_fu_1309_ap_start = grp_gemm_Pipeline_2_fu_1309_ap_start_reg;

assign grp_gemm_Pipeline_5_fu_1612_ap_start = grp_gemm_Pipeline_5_fu_1612_ap_start_reg;

assign grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start = grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324_ap_start_reg;

assign grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start = grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392_ap_start_reg;

assign sext_ln40_fu_1713_p1 = $signed(trunc_ln_reg_3023);

assign sext_ln41_fu_1723_p1 = $signed(trunc_ln1_reg_3029);

assign sext_ln62_fu_1989_p1 = $signed(trunc_ln3_reg_3035);

endmodule //gemm
