module partsel_00651(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [6:31] x4;
  wire signed [31:2] x5;
  wire signed [3:27] x6;
  wire signed [24:4] x7;
  wire [1:24] x8;
  wire signed [4:31] x9;
  wire [3:31] x10;
  wire signed [26:4] x11;
  wire signed [3:28] x12;
  wire [29:3] x13;
  wire [29:7] x14;
  wire [7:27] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:2] p0 = 149016878;
  localparam [6:27] p1 = 322544846;
  localparam [31:1] p2 = 886130707;
  localparam signed [28:6] p3 = 400329845;
  assign x4 = (p0[7 + s1 +: 6] | {2{x3[6 + s2 +: 2]}});
  assign x5 = (p3[23 -: 2] & x2[0 + s2 +: 5]);
  assign x6 = x5[21 -: 2];
  assign x7 = (ctrl[1] || ctrl[3] && ctrl[2] ? {2{x0[10 + s1]}} : (({2{(ctrl[0] && ctrl[1] && !ctrl[3] ? (p3[19] + (x1[19] + x4[18 -: 2])) : (p1 + p3[7 + s1]))}} | p0[14 + s1]) ^ ((!ctrl[2] || !ctrl[3] || ctrl[2] ? p0[14 -: 3] : p0[19 -: 4]) - x2[12 -: 4])));
  assign x8 = (p1 & (x5[11] & ((x6[7 + s0] + {2{p0[12 +: 1]}}) | x4[21])));
  assign x9 = x6[11 +: 1];
  assign x10 = (ctrl[0] || !ctrl[2] && !ctrl[1] ? x4[9 + s3 +: 1] : {{(x7[10 +: 3] | {x3[4 + s3], x5}), ((p2[19 +: 2] & p2[16 + s2 -: 4]) ^ {2{p2[13]}})}, (ctrl[1] && ctrl[0] && ctrl[3] ? {2{(x5 & p3[15 -: 3])}} : p0[6 + s1 +: 1])});
  assign x11 = x7[18 -: 1];
  assign x12 = p0;
  assign x13 = x9[16 + s0 -: 2];
  assign x14 = (x6[17 -: 3] & (x4 | p2[20]));
  assign x15 = {2{p0[20 + s1 +: 4]}};
  assign y0 = x3[3 + s0 -: 6];
  assign y1 = p3[9 + s0 +: 2];
  assign y2 = (x3[12 -: 1] + p0);
  assign y3 = (p3[9 + s1] & {2{p1[13 + s0]}});
endmodule
