{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544823386354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544823386354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 15:36:26 2018 " "Processing started: Fri Dec 14 15:36:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544823386354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544823386354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544823386354 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544823386742 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544823386742 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544823386742 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544823386742 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544823386742 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544823386742 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544823386742 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544823386742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1544823388558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823396892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823402558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_fast.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_fast.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823407954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon.svo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823413370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823417734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823422027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_v_fast.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823426388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_v.sdo C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_v.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544823430806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544823431326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 15:37:11 2018 " "Processing ended: Fri Dec 14 15:37:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544823431326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544823431326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544823431326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544823431326 ""}
