// Seed: 3768080569
module module_0 #(
    parameter id_2 = 32'd59,
    parameter id_4 = 32'd22,
    parameter id_6 = 32'd47
);
  wire id_1;
  wire [-1 : -1] _id_2;
  always disable id_3;
  wire _id_4;
  parameter id_5 = 1;
  parameter id_6 = "";
  assign id_1 = id_4;
  supply1 [id_2 : id_2] id_7;
  logic [-1  &&  ~  id_2  &&  1  &&  id_6  &&  1  &&  -1  &&  id_4 : -1] id_8;
  assign id_8 = id_3;
  tri1 id_9 = -1;
  assign id_7 = -1;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5
);
  assign id_2 = 1 & id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
