# Week 1 - Day 1 : Introduction to Verilog RTL Design and Synthesis

## Introduction to open source simulator iverilog
### 2-SKY130RTL D1SK1 L1 Introduction to iverilog design test bench
