// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2024 Avnet Silica
 */

/dts-v1/;

#include <dt-bindings/net/ti-dp83867.h>
#include <dt-bindings/phy/phy-imx8-pcie.h>
#include <dt-bindings/usb/pd.h>
#include "imx8mm.dtsi"

/ {
	model = "MSC SM2S-IMX8MM";
	compatible = "msc,sm2s-imx8mm", "msc,imx8mm";

	aliases {
		mmc0 = &usdhc1;
		mmc1 = &usdhc2;
		ethernet0 = &fec1;
	};

	chosen {
		stdout-path = &uart1;
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x80000000>;
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg1>;
		regulator-name = "regulator-usbotg1-vbus";
		gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	reg_usbotg2_vbus: regulator-usbotg2-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg2>;
		regulator-name = "regulator-usbotg2-vbus";
		gpio = <&gpio3 4 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = <0 255>;
		num-interpolated-steps = <255>;
		default-brightness-level = <250>;
	};

	dsi_host: dsi-host {
		compatible = "samsung,sec-mipi-dsi";
		status = "okay";
	};
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
};

&A53_1 {
	cpu-supply = <&buck2_reg>;
};

&A53_2 {
	cpu-supply = <&buck2_reg>;
};

&A53_3 {
	cpu-supply = <&buck2_reg>;
};


&ecspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev0: spi@0 {
		reg = <0>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <500000>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-id2000.a231";
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
		};
	};
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio5 14 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pmic_nxp: pca9450@25 {
		compatible = "nxp,pca9450a";
		reg = <0x25>;
		pinctrl-0 = <&pinctrl_pmic>;
		pinctrl-names = "default";
		interrupt-parent = <&gpio1>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1_reg: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
				nxp,dvs-run-voltage = <850000>;
				nxp,dvs-standby-voltage = <800000>;
			};

			buck2_reg: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck3_reg: BUCK3 {
				regulator-name = "BUCK3";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4_reg: BUCK4 {
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5_reg: BUCK5 {
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5_reg: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
	status = "okay";

	eeprom@50 {
		compatible = "atmel,24c64";
		reg = <0x50>;
	};

	pca6416: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&sai3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai3>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI3>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <24576000>;
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1_id>;
	dr_mode = "otg";
	extcon;
	disable-over-current;
	vbus-supply = <&reg_usbotg1_vbus>;
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	dr_mode = "host";
	disable-over-current;
	vbus-supply = <&reg_usbotg2_vbus>;
	status = "okay";
};

/* Module eMMC */
&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_reset>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_reset>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_reset>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

/* Baseboard sd */
&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_backlight>;
	status = "okay";
};

&lcdif {
	status = "okay";
};

&mipi_dsi {
	status = "okay";
};

&iomuxc {
	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK		0x82
			MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI		0x82
			MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO		0x82
		>;
	};

	pinctrl_ecspi2_cs: ecspi2csgrp {
		fsl,pins = <
			MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x40000
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_MDC_ENET1_MDC			0x3
			MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
			MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
			MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
			MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
			MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
			MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
			MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
			MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
			MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
			MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
			MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
			MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2		0x19
			MX8MM_IOMUXC_NAND_CE2_B_GPIO3_IO3		0x40000019
			MX8MM_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN	0x19
		>;
	};

	pinctrl_gpio_wlf: gpiowlfgrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21	0xd6
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
			MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
			MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
			MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
		>;
	};

	pinctrl_i2c1_gpio: i2c1-gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14        		0x1c3
			MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15        	0x1c3
		>;
	};

	pinctrl_i2c2_gpio: i2c2-gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16        		0x1c3
			MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17        	0x1c3
		>;
	};

	pinctrl_i2c3_gpio: i2c3-gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18        		0x1c3
			MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19        	0x1c3
		>;
	};

	pinctrl_pmic: pmicirqgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x141
		>;
	};

	pinctrl_sai3: sai3grp {
		fsl,pins = <
			MX8MM_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC     0xd6
			MX8MM_IOMUXC_SAI3_TXC_SAI3_TX_BCLK      0xd6
			MX8MM_IOMUXC_SAI3_MCLK_SAI3_MCLK        0xd6
			MX8MM_IOMUXC_SAI3_TXD_SAI3_TX_DATA0     0xd6
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x49
			MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x49
			MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B	0x49
			MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B	0x49
		>;
	};

	pinctrl_usbotg1_id: usbotg1idgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC	0x16
		>;
	};

	pinctrl_reg_usbotg1: regusbotg1grp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x19
		>;
	};

	pinctrl_reg_usbotg2: regusbotg2grp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4	0x19
		>;
	};

	pinctrl_usbotg2: usbotg2grp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x40000019
		>;
	};

	pinctrl_usdhc1_reset: usdhc1grp-reset {
		fsl,pins = <
			/* SD1_RESET_B, EMMC_RST */
			MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0x116
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			/* SD1_CLK, EMMC_CK */
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x40000190
			/* SD1_CMD, EMMC_CMD */
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d0
			/* SD1_DATA0, EMMC_DATA0 */
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d0
			/* SD1_DATA1, EMMC_DATA1 */
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d0
			/* SD1_DATA2, EMMC_DATA2 */
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d0
			/* SD1_DATA3, EMMC_DATA3 */
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d0
			/* SD1_DATA4, EMMC_DATA4 */
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x1d0
			/* SD1_DATA5, EMMC_DATA5 */
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x1d0
			/* SD1_DATA6, EMMC_DATA6 */
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x1d0
			/* SD1_DATA7, EMMC_DATA7 */
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x1d0
			/* SD1_STROBE, EMMC_STRB */
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x190
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
		fsl,pins = <
			/* SD1_CLK, EMMC_CK */
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x40000194
			/* SD1_CMD, EMMC_CMD */
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d4
			/* SD1_DATA0, EMMC_DATA0 */
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d4
			/* SD1_DATA1, EMMC_DATA1 */
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d4
			/* SD1_DATA2, EMMC_DATA2 */
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d4
			/* SD1_DATA3, EMMC_DATA3 */
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d4
			/* SD1_DATA4, EMMC_DATA4 */
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x1d4
			/* SD1_DATA5, EMMC_DATA5 */
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x1d4
			/* SD1_DATA6, EMMC_DATA6 */
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x1d4
			/* SD1_DATA7, EMMC_DATA7 */
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x1d4
			/* SD1_STROBE, EMMC_STRB */
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x194
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
		fsl,pins = <
			/* SD1_CLK, EMMC_CK */
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x40000196
			/* SD1_CMD, EMMC_CMD */
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d6
			/* SD1_DATA0, EMMC_DATA0 */
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d6
			/* SD1_DATA1, EMMC_DATA1 */
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d6
			/* SD1_DATA2, EMMC_DATA2 */
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d6
			/* SD1_DATA3, EMMC_DATA3 */
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d6
			/* SD1_DATA4, EMMC_DATA4 */
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x1d6
			/* SD1_DATA5, EMMC_DATA5 */
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x1d6
			/* SD1_DATA6, EMMC_DATA6 */
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x1d6
			/* SD1_DATA7, EMMC_DATA7 */
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x1d6
			/* SD1_STROBE, EMMC_STRB */
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x196
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
		fsl,pins = <
			/* SD2_RESET_B, linux-gpio-id=51 */
			MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x41
			MX8MM_IOMUXC_SD2_CD_B_USDHC2_CD_B		0x41
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			/* SD2_CLK, SDIO_CK */
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x92
			/* SD2_CMD, SDIO_CMD */
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x92
			/* SD2_DATA0, SDIO_DATA0 */
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x92
			/* SD2_DATA1, SDIO_DATA1 */
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x92
			/* SD2_DATA2, SDIO_DATA2 */
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x92
			/* SD2_DATA3, SDIO_DATA3 */
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x92
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
		fsl,pins = <
			/* SD2_CLK, SDIO_CK */
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x94
			/* SD2_CMD, SDIO_CMD */
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x94
			/* SD2_DATA0, SDIO_DATA0 */
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x94
			/* SD2_DATA1, SDIO_DATA1 */
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x94
			/* SD2_DATA2, SDIO_DATA2 */
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x94
			/* SD2_DATA3, SDIO_DATA3 */
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x94
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
		fsl,pins = <
			/* SD2_CLK, SDIO_CK */
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x96
			/* SD2_CMD, SDIO_CMD */
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x96
			/* SD2_DATA0, SDIO_DATA0 */
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x96
			/* SD2_DATA1, SDIO_DATA1 */
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x96
			/* SD2_DATA2, SDIO_DATA2 */
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x96
			/* SD2_DATA3, SDIO_DATA3 */
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x96
		>;
	};

	pinctrl_flexspi: flexspigrp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
			MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
			MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
			MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
			MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
			MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0x166
		>;
	};

	pinctrl_backlight: backlightgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO01_PWM1_OUT	0x06
		>;
	};
};
