Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 18:10:32 2020
| Host         : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 786 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.612        0.000                      0                  424        0.228        0.000                      0                  424        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.612        0.000                      0                  424        0.228        0.000                      0                  424        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 3.033ns (40.913%)  route 4.380ns (59.087%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.386 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.386    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[13]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.025ns (40.850%)  route 4.380ns (59.150%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.378 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.378    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[15]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 5.203ns (70.510%)  route 2.176ns (29.490%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.352 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.352    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[13]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[13]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 5.195ns (70.478%)  route 2.176ns (29.522%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.344 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[15]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.949ns (40.236%)  route 4.380ns (59.764%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.302 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.302    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[14]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[14]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 2.929ns (40.073%)  route 4.380ns (59.927%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.282 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.282    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[12]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[12]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 5.119ns (70.171%)  route 2.176ns (29.829%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.268 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.268    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[14]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[14]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 5.099ns (70.089%)  route 2.176ns (29.911%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.248 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.248    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[12]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 5.086ns (70.035%)  route 2.176ns (29.965%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.235 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.235    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[9]
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 5.078ns (70.002%)  route 2.176ns (29.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U24/fp_sop_mac_muladdcud_DSP48_1_U/p/P[0]
                         net (fo=1, routed)           2.167     7.149    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/P[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.273 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5/O
                         net (fo=1, routed)           0.000     7.273    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857[3]_i_5_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.786 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.795    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[3]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[7]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 r  bd_0_i/hls_inst/inst/fp_sop_mac_muladdcud_U25/fp_sop_mac_muladdcud_DSP48_1_U/add_ln178_20_reg_1857_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/inst/add_ln178_20_fu_1279_p2[11]
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  2.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[15]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_2/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.764    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[15]
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.269%)  route 0.094ns (25.731%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[11]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[11]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[11]_i_2/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[11]_i_2_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.776 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.776    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[11]
    SLICE_X13Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.269%)  route 0.094ns (25.731%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[3]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[3]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[3]_i_2/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[3]_i_2_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.776 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.776    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[3]
    SLICE_X13Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.269%)  route 0.094ns (25.731%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[7]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[7]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[7]_i_2/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[7]_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.776 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.776    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[7]
    SLICE_X13Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[0]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[0]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[3]_i_5/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[3]_i_5_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.783 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.783    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[0]
    SLICE_X13Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[12]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[12]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_5/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_5_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.783 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.783    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[12]
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[4]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[4]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[7]_i_5/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[7]_i_5_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.783 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.783    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[4]
    SLICE_X13Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[8]/Q
                         net (fo=2, routed)           0.094     0.668    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[8]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[11]_i_5/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[11]_i_5_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.783 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.783    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[8]
    SLICE_X13Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.183ns (46.399%)  route 0.211ns (53.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.211     0.763    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1
    SLICE_X40Y83         LUT2 (Prop_lut2_I0_O)        0.042     0.805 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_i_1/O
                         net (fo=1, routed)           0.000     0.805    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y83         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y83         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_27_reg_1862_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.250ns (59.089%)  route 0.173ns (40.911%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y65         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_27_reg_1862_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln178_27_reg_1862_reg[2]/Q
                         net (fo=3, routed)           0.173     0.724    bd_0_i/hls_inst/inst/add_ln178_27_reg_1862[2]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.769 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[3]_i_5/O
                         net (fo=1, routed)           0.000     0.769    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[3]_i_5_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.833 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[3]
    SLICE_X58Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24   bd_0_i/hls_inst/inst/add_ln178_3_reg_1837_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y38   bd_0_i/hls_inst/inst/add_ln178_12_reg_1847_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y21   bd_0_i/hls_inst/inst/add_ln178_1_reg_1832_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y32   bd_0_i/hls_inst/inst/add_ln178_37_reg_1877_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y35   bd_0_i/hls_inst/inst/add_ln178_14_reg_1852_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y18   bd_0_i/hls_inst/inst/add_ln178_16_reg_1777_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y27   bd_0_i/hls_inst/inst/add_ln178_25_reg_1792_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y25   bd_0_i/hls_inst/inst/add_ln178_39_reg_1817_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y31   bd_0_i/hls_inst/inst/add_ln178_34_reg_1807_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y57  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y58  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[13]/C



