Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Wed Jun 26 16:01:17 2024
| Host              : ZA-WASADIE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mvt_top_wrapper_timing_summary_routed.rpt -pb mvt_top_wrapper_timing_summary_routed.pb -rpx mvt_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mvt_top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                       Violations  
--------  ----------------  --------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.159        0.000                      0                   32        0.055        0.000                      0                   32        1.600        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
clk_pl_0                                              {0.000 5.156}        10.312          96.974          
mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_mvt_top_clk_wiz_0_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.600        0.000                       0                     1  
  clk_out1_mvt_top_clk_wiz_0_0                              9.159        0.000                      0                   32        0.055        0.000                      0                   32        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_out1_mvt_top_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
  To Clock:  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X1Y5  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mvt_top_clk_wiz_0_0
  To Clock:  clk_out1_mvt_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.340ns (46.321%)  route 0.394ns (53.678%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.765ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.068 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     3.094    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.615    12.817    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism             -0.493    12.324    
                         clock uncertainty           -0.096    12.228    
    SLICE_X66Y319        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.253    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.160ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.340ns (46.385%)  route 0.393ns (53.615%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.765ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.068 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     3.093    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.615    12.817    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism             -0.493    12.324    
                         clock uncertainty           -0.096    12.228    
    SLICE_X66Y319        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.253    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  9.160    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.327ns (45.354%)  route 0.394ns (54.646%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.765ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.055 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     3.081    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.615    12.817    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism             -0.493    12.324    
                         clock uncertainty           -0.096    12.228    
    SLICE_X66Y319        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.253    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.310ns (44.097%)  route 0.393ns (55.903%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.765ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.038 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     3.063    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.615    12.817    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.493    12.324    
                         clock uncertainty           -0.096    12.228    
    SLICE_X66Y319        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.253    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.306ns (43.714%)  route 0.394ns (56.286%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.765ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.034 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     3.060    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.613    12.815    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.493    12.322    
                         clock uncertainty           -0.096    12.226    
    SLICE_X66Y319        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.251    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.300ns (43.290%)  route 0.393ns (56.710%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.765ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.028 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     3.053    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[25]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.613    12.815    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism             -0.493    12.322    
                         clock uncertainty           -0.096    12.226    
    SLICE_X66Y319        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.251    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  9.198    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.325ns (46.898%)  route 0.368ns (53.102%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.765ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.027 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     3.053    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[23]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.616    12.818    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism             -0.493    12.325    
                         clock uncertainty           -0.096    12.229    
    SLICE_X66Y318        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.254    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.325ns (46.965%)  route 0.367ns (53.035%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.765ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.027 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     3.052    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.616    12.818    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism             -0.493    12.325    
                         clock uncertainty           -0.096    12.229    
    SLICE_X66Y318        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.254    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.206ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.291ns (42.482%)  route 0.394ns (57.518%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.765ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.926 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.019 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     3.045    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[26]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.613    12.815    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism             -0.493    12.322    
                         clock uncertainty           -0.096    12.226    
    SLICE_X66Y319        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.251    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  9.206    

Slack (MET) :             9.213ns  (required time - arrival time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@10.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.312ns (45.882%)  route 0.368ns (54.118%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.842ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.765ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.830     2.360    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.439 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.290     2.729    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.844 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.870    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.885 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.911    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.014 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     3.040    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[22]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H9                   IBUFCTRL                     0.000    10.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.333    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.963 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.178    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.202 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.616    12.818    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.493    12.325    
                         clock uncertainty           -0.096    12.229    
    SLICE_X66Y318        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.254    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  9.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.517ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y317        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.044     1.681    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.698 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.007     1.705    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[11]
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.138     1.250    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.353     1.604    
    SLICE_X66Y317        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.517ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=1, routed)           0.044     1.681    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.698 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.007     1.705    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[19]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.137     1.249    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.354     1.604    
    SLICE_X66Y318        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.517ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.008     1.597    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.636 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=1, routed)           0.044     1.680    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[27]
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.697 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.007     1.704    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.137     1.249    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.353     1.603    
    SLICE_X66Y319        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.649    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.517ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y317        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.045     1.682    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.699 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.007     1.706    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[9]
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.138     1.250    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.353     1.604    
    SLICE_X66Y317        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.517ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=1, routed)           0.045     1.682    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[17]
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.699 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.007     1.706    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[17]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.137     1.249    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.354     1.604    
    SLICE_X66Y318        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.010ns (routing 0.465ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.517ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.010     1.599    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.638 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.045     1.683    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.700 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.007     1.707    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.138     1.250    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.354     1.605    
    SLICE_X66Y316        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.651    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.517ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y317        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=1, routed)           0.046     1.683    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X66Y317        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.700 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.007     1.707    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[10]
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.138     1.250    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y317        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.353     1.604    
    SLICE_X66Y317        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.009ns (routing 0.465ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.517ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.009     1.598    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.637 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=1, routed)           0.046     1.683    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[18]
    SLICE_X66Y318        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.700 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.007     1.707    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.137     1.249    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.354     1.604    
    SLICE_X66Y318        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.650    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.010ns (routing 0.465ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.517ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.010     1.599    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.638 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.046     1.684    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X66Y316        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.701 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.007     1.708    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.138     1.250    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y316        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.354     1.605    
    SLICE_X66Y316        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.651    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mvt_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns - clk_out1_mvt_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      1.011ns (routing 0.465ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.517ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.011     1.600    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.639 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=1, routed)           0.046     1.685    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[31]
    SLICE_X66Y319        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.702 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.007     1.709    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.141     1.253    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.352     1.606    
    SLICE_X66Y319        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.652    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mvt_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       mvt_top_i/Processor_Subsystem/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y133  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X1Y5      mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mvt_top_i/Processor_Subsystem/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mvt_top_i/Processor_Subsystem/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mvt_top_i/Processor_Subsystem/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mvt_top_i/Processor_Subsystem/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y317  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mvt_top_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.905ns  (logic 0.963ns (33.143%)  route 1.942ns (66.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.822ns (routing 0.842ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.822     2.352    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.431 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           1.942     4.374    gpio_led_OBUF[0]
    AL11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.884     5.258 r  gpio_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.258    gpio_led[0]
    AL11                                                              r  gpio_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 0.974ns (44.712%)  route 1.204ns (55.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.822ns (routing 0.842ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.822     2.352    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.431 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           1.204     3.636    fmc_led0_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.895     4.530 r  fmc_led0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.530    fmc_led0[0]
    L15                                                               r  fmc_led0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 1.006ns (49.176%)  route 1.039ns (50.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.828ns (routing 0.842ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.828     2.358    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.437 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=2, routed)           1.039     3.477    fmc_led3_OBUF[0]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.927     4.403 r  fmc_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.403    fmc_led3[0]
    F8                                                                r  fmc_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.021ns  (logic 1.022ns (50.551%)  route 0.999ns (49.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.822ns (routing 0.842ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.822     2.352    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.431 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/Q
                         net (fo=2, routed)           0.999     3.431    fmc_led1_OBUF[0]
    C9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.943     4.373 r  fmc_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.373    fmc_led1[0]
    C9                                                                r  fmc_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.011ns  (logic 1.006ns (50.045%)  route 1.005ns (49.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.822ns (routing 0.842ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.502    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.530 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.822     2.352    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.431 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=2, routed)           1.005     3.436    fmc_led2_OBUF[0]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.927     4.363 r  fmc_led2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.363    fmc_led2[0]
    E8                                                                r  fmc_led2[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.458ns (51.427%)  route 0.433ns (48.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.008     1.597    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.636 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=2, routed)           0.433     2.068    fmc_led2_OBUF[0]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     2.487 r  fmc_led2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.487    fmc_led2[0]
    E8                                                                r  fmc_led2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.473ns (52.381%)  route 0.430ns (47.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.008     1.597    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.636 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/Q
                         net (fo=2, routed)           0.430     2.066    fmc_led1_OBUF[0]
    C9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.434     2.500 r  fmc_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.500    fmc_led1[0]
    C9                                                                r  fmc_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.457ns (50.507%)  route 0.448ns (49.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.012ns (routing 0.465ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.012     1.601    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y318        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.640 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=2, routed)           0.448     2.088    fmc_led3_OBUF[0]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.418     2.506 r  fmc_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.506    fmc_led3[0]
    F8                                                                r  fmc_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc_led0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.426ns (44.022%)  route 0.542ns (55.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.008     1.597    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.636 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           0.542     2.177    fmc_led0_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.387     2.564 r  fmc_led0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.564    fmc_led0[0]
    L15                                                               r  fmc_led0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mvt_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.423ns  (logic 0.496ns (34.861%)  route 0.927ns (65.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mvt_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFCTRL                     0.000     0.000 r  mvt_top_i/clk_buffer/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_out1_mvt_top_clk_wiz_0_0
    BUFGCE_X1Y133        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.008     1.597    mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y319        FDRE                                         r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y319        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.636 r  mvt_top_i/LEDs/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           0.927     2.563    gpio_led_OBUF[0]
    AL11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.457     3.020 r  gpio_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.020    gpio_led[0]
    AL11                                                              r  gpio_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





