#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun  4 23:38:01 2025
# Process ID         : 25360
# Current directory  : C:/Users/user/Desktop/final_bb
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22716 C:\Users\user\Desktop\final_bb\final_complete.xpr
# Log file           : C:/Users/user/Desktop/final_bb/vivado.log
# Journal file       : C:/Users/user/Desktop/final_bb\vivado.jou
# Running On         : M700MD-1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 8284 MB
# Swap memory        : 21596 MB
# Total Virtual      : 29880 MB
# Available Virtual  : 6064 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/final_bb/final_complete.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/final_complete' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run image_rom_synth_1
reset_run image_rom2_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/user/Desktop/final_bb/final_complete.srcs/utils_1/imports/synth_1/VGAController.dcp with file C:/Users/user/Desktop/final_bb/final_complete.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom2'...
[Wed Jun  4 23:38:23 2025] Launched image_rom_synth_1, image_rom2_synth_1...
Run output will be captured here:
image_rom_synth_1: C:/Users/user/Desktop/final_bb/final_complete.runs/image_rom_synth_1/runme.log
image_rom2_synth_1: C:/Users/user/Desktop/final_bb/final_complete.runs/image_rom2_synth_1/runme.log
[Wed Jun  4 23:38:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun  4 23:39:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Jun  4 23:40:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/VGAController.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/VGAController.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/user/Desktop/final_bb/final_complete.srcs/utils_1/imports/synth_1/VGAController.dcp with file C:/Users/user/Desktop/final_bb/final_complete.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 6
[Thu Jun  5 00:58:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jun  5 00:59:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  5 01:00:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/VGAController.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_bb/final_complete.runs/impl_1/VGAController.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 01:12:24 2025...
