<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/alberto/GowinTRX/impl/gwsynthesis/GowinTRX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/alberto/GowinTRX/src/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/alberto/GowinTRX/src/fpga_rx.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  5 23:06:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14396</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8402</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XIn</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XIn_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>HP_BCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dac_clk_div_3_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.864</td>
<td>32.400
<td>0.000</td>
<td>15.432</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>46.296</td>
<td>21.600
<td>0.000</td>
<td>23.148</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>HP_BCK_d</td>
<td>100.000(MHz)</td>
<td>262.205(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>64.800(MHz)</td>
<td>71.187(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XIn!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XIn</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XIn</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.385</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[31]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>10.010</td>
</tr>
<tr>
<td>2</td>
<td>1.489</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[34]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.905</td>
</tr>
<tr>
<td>3</td>
<td>1.489</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[32]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.905</td>
</tr>
<tr>
<td>4</td>
<td>1.490</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[35]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.905</td>
</tr>
<tr>
<td>5</td>
<td>1.510</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[28]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.884</td>
</tr>
<tr>
<td>6</td>
<td>1.526</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[31]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.869</td>
</tr>
<tr>
<td>7</td>
<td>1.559</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[35]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.836</td>
</tr>
<tr>
<td>8</td>
<td>1.567</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[33]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.828</td>
</tr>
<tr>
<td>9</td>
<td>1.570</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[30]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.825</td>
</tr>
<tr>
<td>10</td>
<td>1.608</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[29]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.787</td>
</tr>
<tr>
<td>11</td>
<td>1.640</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[28]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.755</td>
</tr>
<tr>
<td>12</td>
<td>1.702</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[26]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.693</td>
</tr>
<tr>
<td>13</td>
<td>1.711</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[26]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.684</td>
</tr>
<tr>
<td>14</td>
<td>1.713</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[22]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.681</td>
</tr>
<tr>
<td>15</td>
<td>1.722</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[16]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.673</td>
</tr>
<tr>
<td>16</td>
<td>1.746</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[25]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.649</td>
</tr>
<tr>
<td>17</td>
<td>1.749</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[21]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.646</td>
</tr>
<tr>
<td>18</td>
<td>1.752</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[27]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.643</td>
</tr>
<tr>
<td>19</td>
<td>1.771</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[29]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.624</td>
</tr>
<tr>
<td>20</td>
<td>1.780</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[34]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.615</td>
</tr>
<tr>
<td>21</td>
<td>1.780</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[33]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.615</td>
</tr>
<tr>
<td>22</td>
<td>1.784</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_614_s3/B[20]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>23</td>
<td>1.788</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[30]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.607</td>
</tr>
<tr>
<td>24</td>
<td>1.791</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[23]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.604</td>
</tr>
<tr>
<td>25</td>
<td>1.792</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[14]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>9.603</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.424</td>
<td>ncoGen/phase_accum_6_s0/Q</td>
<td>ncoGen/phase_accum_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>ncoGen/phase_accum_10_s0/Q</td>
<td>ncoGen/phase_accum_10_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>ncoGen/phase_accum_12_s0/Q</td>
<td>ncoGen/phase_accum_12_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>ncoGen/phase_accum_16_s0/Q</td>
<td>ncoGen/phase_accum_16_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>ncoGen/phase_accum_18_s0/Q</td>
<td>ncoGen/phase_accum_18_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>ncoGen/phase_accum_22_s0/Q</td>
<td>ncoGen/phase_accum_22_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>ncoGen/phase_accum_24_s0/Q</td>
<td>ncoGen/phase_accum_24_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>ncoGen/phase_accum_28_s0/Q</td>
<td>ncoGen/phase_accum_28_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>ncoGen/phase_accum_30_s0/Q</td>
<td>ncoGen/phase_accum_30_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>ncoGen/phase_accum_34_s0/Q</td>
<td>ncoGen/phase_accum_34_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>ncoGen/phase_accum_36_s0/Q</td>
<td>ncoGen/phase_accum_36_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>ncoGen/phase_accum_40_s0/Q</td>
<td>ncoGen/phase_accum_40_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>ncoGen/phase_accum_42_s0/Q</td>
<td>ncoGen/phase_accum_42_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>ncoGen/phase_accum_46_s0/Q</td>
<td>ncoGen/phase_accum_46_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>ncoGen/phase_accum_48_s0/Q</td>
<td>ncoGen/phase_accum_48_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>ncoGen/phase_accum_52_s0/Q</td>
<td>ncoGen/phase_accum_52_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/Q</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/D</td>
<td>HP_BCK_d:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_2_s0/Q</td>
<td>SPI_Master_Q/SIO_count_2_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_6_s0/Q</td>
<td>SPI_Master_Q/SIO_count_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_8_s0/Q</td>
<td>SPI_Master_Q/SIO_count_8_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_12_s0/Q</td>
<td>SPI_Master_Q/SIO_count_12_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_14_s0/Q</td>
<td>SPI_Master_Q/SIO_count_14_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>SPI_Master_I/SIO_count_2_s0/Q</td>
<td>SPI_Master_I/SIO_count_2_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>SPI_Master_I/SIO_count_6_s0/Q</td>
<td>SPI_Master_I/SIO_count_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>SPI_Master_I/SIO_count_8_s0/Q</td>
<td>SPI_Master_I/SIO_count_8_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/b_cnt_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/idata_r_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/req_r1_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/idata_r_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/HP_WS_r_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_pt8211_drive_0/b_cnt_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/COUT</td>
</tr>
<tr>
<td>12.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>Hilbert/n1553_s/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1553_s/SUM</td>
</tr>
<tr>
<td>14.321</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.416, 24.136%; route: 7.362, 73.547%; tC2Q: 0.232, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/COUT</td>
</tr>
<tr>
<td>12.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>Hilbert/n1553_s/CIN</td>
</tr>
<tr>
<td>12.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1553_s/COUT</td>
</tr>
<tr>
<td>12.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][B]</td>
<td>Hilbert/n1537_s/CIN</td>
</tr>
<tr>
<td>12.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1537_s/SUM</td>
</tr>
<tr>
<td>14.217</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 24.746%; route: 7.222, 72.912%; tC2Q: 0.232, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/COUT</td>
</tr>
<tr>
<td>12.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>Hilbert/n1553_s/CIN</td>
</tr>
<tr>
<td>12.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1553_s/COUT</td>
</tr>
<tr>
<td>12.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][B]</td>
<td>Hilbert/n1537_s/CIN</td>
</tr>
<tr>
<td>12.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1537_s/SUM</td>
</tr>
<tr>
<td>14.217</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 24.746%; route: 7.222, 72.912%; tC2Q: 0.232, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/COUT</td>
</tr>
<tr>
<td>12.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>Hilbert/n1553_s/CIN</td>
</tr>
<tr>
<td>12.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1553_s/COUT</td>
</tr>
<tr>
<td>12.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][B]</td>
<td>Hilbert/n1537_s/CIN</td>
</tr>
<tr>
<td>12.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1537_s/SUM</td>
</tr>
<tr>
<td>14.216</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 24.748%; route: 7.221, 72.910%; tC2Q: 0.232, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.622</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/SUM</td>
</tr>
<tr>
<td>14.196</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.346, 23.730%; route: 7.307, 73.922%; tC2Q: 0.232, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td>Hilbert/n488_s/CIN</td>
</tr>
<tr>
<td>12.728</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n488_s/SUM</td>
</tr>
<tr>
<td>14.180</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 24.838%; route: 7.186, 72.812%; tC2Q: 0.232, 2.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td>Hilbert/n488_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n488_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td>Hilbert/n472_s/CIN</td>
</tr>
<tr>
<td>12.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n472_s/SUM</td>
</tr>
<tr>
<td>14.148</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.486, 25.278%; route: 7.118, 72.363%; tC2Q: 0.232, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/COUT</td>
</tr>
<tr>
<td>12.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>Hilbert/n1553_s/CIN</td>
</tr>
<tr>
<td>12.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1553_s/COUT</td>
</tr>
<tr>
<td>12.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[1][B]</td>
<td>Hilbert/n1537_s/CIN</td>
</tr>
<tr>
<td>12.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1537_s/SUM</td>
</tr>
<tr>
<td>14.139</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 24.941%; route: 7.145, 72.698%; tC2Q: 0.232, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/COUT</td>
</tr>
<tr>
<td>12.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td>Hilbert/n1554_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1554_s/SUM</td>
</tr>
<tr>
<td>14.136</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 24.232%; route: 7.212, 73.407%; tC2Q: 0.232, 2.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/SUM</td>
</tr>
<tr>
<td>14.098</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 24.327%; route: 7.174, 73.302%; tC2Q: 0.232, 2.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/SUM</td>
</tr>
<tr>
<td>14.066</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.310, 23.685%; route: 7.212, 73.936%; tC2Q: 0.232, 2.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.552</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/SUM</td>
</tr>
<tr>
<td>14.004</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.275, 23.473%; route: 7.186, 74.134%; tC2Q: 0.232, 2.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.499</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/SUM</td>
</tr>
<tr>
<td>13.996</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.240, 23.131%; route: 7.212, 74.474%; tC2Q: 0.232, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>12.358</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/SUM</td>
</tr>
<tr>
<td>13.993</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.099, 21.683%; route: 7.350, 75.921%; tC2Q: 0.232, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>12.200</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/SUM</td>
</tr>
<tr>
<td>13.984</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 19.882%; route: 7.518, 77.719%; tC2Q: 0.232, 2.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.464</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/SUM</td>
</tr>
<tr>
<td>13.960</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.205, 22.850%; route: 7.212, 74.746%; tC2Q: 0.232, 2.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>12.323</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/SUM</td>
</tr>
<tr>
<td>13.957</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 21.397%; route: 7.350, 76.198%; tC2Q: 0.232, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.534</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/SUM</td>
</tr>
<tr>
<td>13.954</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.275, 23.595%; route: 7.135, 73.999%; tC2Q: 0.232, 2.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>Hilbert/n1563_s/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1563_s/COUT</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>Hilbert/n1562_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1562_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>Hilbert/n1561_s/CIN</td>
</tr>
<tr>
<td>11.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1561_s/COUT</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>Hilbert/n1560_s/CIN</td>
</tr>
<tr>
<td>11.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1560_s/COUT</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>Hilbert/n1559_s/CIN</td>
</tr>
<tr>
<td>12.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1559_s/COUT</td>
</tr>
<tr>
<td>12.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>Hilbert/n1558_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1558_s/COUT</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>Hilbert/n1557_s/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1557_s/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][B]</td>
<td>Hilbert/n1556_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1556_s/COUT</td>
</tr>
<tr>
<td>12.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>Hilbert/n1555_s/CIN</td>
</tr>
<tr>
<td>12.604</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1555_s/SUM</td>
</tr>
<tr>
<td>13.935</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.346, 24.373%; route: 7.046, 73.216%; tC2Q: 0.232, 2.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td>Hilbert/n488_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n488_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td>Hilbert/n472_s/CIN</td>
</tr>
<tr>
<td>12.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n472_s/SUM</td>
</tr>
<tr>
<td>13.926</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.486, 25.861%; route: 6.896, 71.726%; tC2Q: 0.232, 2.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td>Hilbert/n488_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n488_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td>Hilbert/n472_s/CIN</td>
</tr>
<tr>
<td>12.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n472_s/SUM</td>
</tr>
<tr>
<td>13.926</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.486, 25.861%; route: 6.896, 71.726%; tC2Q: 0.232, 2.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_614_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.576</td>
<td>4.032</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C20</td>
<td>Hilbert/v_Q[19]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[19]_0_s6/DO[1]</td>
</tr>
<tr>
<td>10.776</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>Hilbert/n1579_s/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1579_s/COUT</td>
</tr>
<tr>
<td>11.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>Hilbert/n1578_s/CIN</td>
</tr>
<tr>
<td>11.360</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1578_s/COUT</td>
</tr>
<tr>
<td>11.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>Hilbert/n1577_s/CIN</td>
</tr>
<tr>
<td>11.395</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1577_s/COUT</td>
</tr>
<tr>
<td>11.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>Hilbert/n1576_s/CIN</td>
</tr>
<tr>
<td>11.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1576_s/COUT</td>
</tr>
<tr>
<td>11.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>Hilbert/n1575_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1575_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>Hilbert/n1574_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1574_s/COUT</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>Hilbert/n1573_s/CIN</td>
</tr>
<tr>
<td>11.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1573_s/COUT</td>
</tr>
<tr>
<td>11.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>Hilbert/n1572_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1572_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>Hilbert/n1571_s/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1571_s/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>Hilbert/n1570_s/CIN</td>
</tr>
<tr>
<td>11.642</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1570_s/COUT</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>Hilbert/n1569_s/CIN</td>
</tr>
<tr>
<td>11.677</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1569_s/COUT</td>
</tr>
<tr>
<td>11.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>Hilbert/n1568_s/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1568_s/COUT</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>Hilbert/n1567_s/CIN</td>
</tr>
<tr>
<td>11.747</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1567_s/COUT</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>Hilbert/n1566_s/CIN</td>
</tr>
<tr>
<td>11.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1566_s/COUT</td>
</tr>
<tr>
<td>11.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>Hilbert/n1565_s/CIN</td>
</tr>
<tr>
<td>11.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1565_s/COUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>Hilbert/n1564_s/CIN</td>
</tr>
<tr>
<td>12.288</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1564_s/SUM</td>
</tr>
<tr>
<td>13.922</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_614_s3/B[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_614_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.029, 21.109%; route: 7.350, 76.477%; tC2Q: 0.232, 2.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>12.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>12.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>12.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>12.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C11[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>12.693</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/SUM</td>
</tr>
<tr>
<td>13.919</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.416, 25.148%; route: 6.959, 72.437%; tC2Q: 0.232, 2.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>11.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>11.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>11.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>11.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>11.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C9[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>12.446</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/SUM</td>
</tr>
<tr>
<td>13.915</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.170, 22.592%; route: 7.202, 74.993%; tC2Q: 0.232, 2.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>8.776</td>
<td>4.232</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C28</td>
<td>Hilbert/v_Q[5]_0_s6/AD[0]</td>
</tr>
<tr>
<td>9.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C28</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[5]_0_s6/DO[0]</td>
</tr>
<tr>
<td>10.794</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C6[2][B]</td>
<td>Hilbert/n515_s/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>11.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>11.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>11.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>11.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>11.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C7[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>11.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>11.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>11.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>11.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C8[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>12.130</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/SUM</td>
</tr>
<tr>
<td>13.914</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 19.295%; route: 7.518, 78.289%; tC2Q: 0.232, 2.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>ncoGen/phase_accum_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_6_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>ncoGen/n63_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n63_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>ncoGen/phase_accum_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>ncoGen/phase_accum_10_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_10_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][A]</td>
<td>ncoGen/n59_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n59_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>ncoGen/phase_accum_10_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>ncoGen/phase_accum_12_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_12_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[1][A]</td>
<td>ncoGen/n57_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n57_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>ncoGen/phase_accum_12_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ncoGen/phase_accum_16_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_16_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td>ncoGen/n53_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n53_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ncoGen/phase_accum_16_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>ncoGen/phase_accum_18_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_18_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C46[1][A]</td>
<td>ncoGen/n51_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n51_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>ncoGen/phase_accum_18_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>ncoGen/phase_accum_22_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_22_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[0][A]</td>
<td>ncoGen/n47_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n47_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>ncoGen/phase_accum_22_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>ncoGen/phase_accum_24_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_24_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[1][A]</td>
<td>ncoGen/n45_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n45_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>ncoGen/phase_accum_24_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>ncoGen/phase_accum_28_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_28_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C48[0][A]</td>
<td>ncoGen/n41_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n41_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>ncoGen/phase_accum_28_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>ncoGen/phase_accum_30_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_30_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td>ncoGen/n39_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n39_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>ncoGen/phase_accum_30_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>ncoGen/phase_accum_34_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_34_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C49[0][A]</td>
<td>ncoGen/n35_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n35_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>ncoGen/phase_accum_34_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>ncoGen/phase_accum_36_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_36_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C49[1][A]</td>
<td>ncoGen/n33_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n33_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>ncoGen/phase_accum_36_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>ncoGen/phase_accum_40_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_40_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C50[0][A]</td>
<td>ncoGen/n29_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n29_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>ncoGen/phase_accum_40_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[1][A]</td>
<td>ncoGen/phase_accum_42_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C50[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_42_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C50[1][A]</td>
<td>ncoGen/n27_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C50[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n27_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C50[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[1][A]</td>
<td>ncoGen/phase_accum_42_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[1][A]</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>ncoGen/phase_accum_46_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_46_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[0][A]</td>
<td>ncoGen/n23_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n23_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>ncoGen/phase_accum_46_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>ncoGen/phase_accum_48_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_48_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[1][A]</td>
<td>ncoGen/n21_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n21_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>ncoGen/phase_accum_48_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>ncoGen/phase_accum_52_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_52_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C52[0][A]</td>
<td>ncoGen/n17_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n17_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>ncoGen/phase_accum_52_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R20C42[0][B]</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C38[1][A]</td>
<td style=" font-weight:bold;">u_pt8211_drive_0/b_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C38[1][A]</td>
<td>u_pt8211_drive_0/n13_s/I1</td>
</tr>
<tr>
<td>2.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">u_pt8211_drive_0/n13_s/SUM</td>
</tr>
<tr>
<td>2.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td style=" font-weight:bold;">u_pt8211_drive_0/b_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R20C42[0][B]</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>SPI_Master_Q/SIO_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_2_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C22[1][A]</td>
<td>SPI_Master_Q/n52_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n52_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>SPI_Master_Q/SIO_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>SPI_Master_Q/SIO_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_6_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C23[0][A]</td>
<td>SPI_Master_Q/n48_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n48_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_8_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C23[1][A]</td>
<td>SPI_Master_Q/n46_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n46_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_12_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td>SPI_Master_Q/n42_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n42_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_14_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C24[1][A]</td>
<td>SPI_Master_Q/n40_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n40_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_I/SIO_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_I/SIO_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>SPI_Master_I/SIO_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C9[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_2_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>SPI_Master_I/n52_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_I/n52_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>SPI_Master_I/SIO_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>SPI_Master_I/SIO_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_6_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>SPI_Master_I/n48_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_I/n48_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_8_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>SPI_Master_I/n46_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_I/n46_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/b_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/b_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/b_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/b_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/idata_r_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/idata_r_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/idata_r_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/idata_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/idata_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/idata_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/idata_r_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/idata_r_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/req_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/req_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/req_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/idata_r_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/idata_r_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/idata_r_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/idata_r_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/idata_r_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/idata_r_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/HP_WS_r_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/HP_WS_r_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/HP_WS_r_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pt8211_drive_0/b_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_pt8211_drive_0/b_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_pt8211_drive_0/b_cnt_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3196</td>
<td>osc_clk</td>
<td>1.385</td>
<td>2.274</td>
</tr>
<tr>
<td>776</td>
<td>d_clk_tmp</td>
<td>13.212</td>
<td>1.953</td>
</tr>
<tr>
<td>776</td>
<td>d_clk_tmp</td>
<td>13.030</td>
<td>2.135</td>
</tr>
<tr>
<td>447</td>
<td>n175_5</td>
<td>9.645</td>
<td>1.794</td>
</tr>
<tr>
<td>439</td>
<td>v_I[28]_0_30</td>
<td>9.668</td>
<td>5.497</td>
</tr>
<tr>
<td>288</td>
<td>tap_counter[0]</td>
<td>6.634</td>
<td>2.603</td>
</tr>
<tr>
<td>170</td>
<td>tap_counter[1]</td>
<td>6.919</td>
<td>2.371</td>
</tr>
<tr>
<td>106</td>
<td>phase_accum_Z[62]</td>
<td>6.686</td>
<td>2.651</td>
</tr>
<tr>
<td>87</td>
<td>tap_counter[2]</td>
<td>9.930</td>
<td>1.382</td>
</tr>
<tr>
<td>83</td>
<td>n422_7</td>
<td>10.574</td>
<td>1.548</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C32</td>
<td>91.67%</td>
</tr>
<tr>
<td>R25C44</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R25C46</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C33</td>
<td>90.28%</td>
</tr>
<tr>
<td>R26C45</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C25</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
