Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul 14 14:18:37 2025
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
HPDR-2     Warning           Port pin INOUT inconsistency    14          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-9   Warning           Unknown CDC Logic               1           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1805)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1772)
5. checking no_input_delay (21)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1805)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[13][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[8][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[8][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[8][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/bmem_reg[8][9]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/hostS1RxProc/rxClk4m_f_reg/Q (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/hostS1TxProc/txBitClk_f_reg/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/hostS2RxProc/rxClk4m_f_reg/Q (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/hostS2TxProc/txBitClk_f_reg/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/rxSysData1/rxClk4m_f_reg/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/s1RxProc/rxClk4m_f_reg/Q (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/s1TxProc/txBitClk_f_reg/Q (HIGH)

 There are 182 register/latch pins with no clock driven by root clock pin: design_1_i/hw0_0/inst/txSysData1/txBitClk_f_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1772)
---------------------------------------------------
 There are 1772 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                26486        0.061        0.000                      0                26486        1.995        0.000                       0                 12024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sysClk50m                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.688        0.000                      0                  222        0.123        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.917        0.000                      0                   47        0.320        0.000                      0                   47       16.166        0.000                       0                    40  
sysClk50m                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   0.198        0.000                      0                12868        0.064        0.000                      0                12868        1.995        0.000                       0                  5257  
  clk_out2_design_1_clk_wiz_1_0                                   0.455        0.000                      0                10541        0.061        0.000                      0                10541        1.995        0.000                       0                  6490  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_1_0  clk_out1_design_1_clk_wiz_1_0        1.103        0.000                      0                   32        0.149        0.000                      0                   32  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0        0.538        0.000                      0                 5633        0.093        0.000                      0                 5633  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 
(none)                                                        clk_out2_design_1_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.589ns (21.551%)  route 2.144ns (78.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 19.916 - 16.667 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.632     3.655    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.379     4.034 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.295     5.329    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.105     5.434 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.399     5.833    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I0_O)        0.105     5.938 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.450     6.388    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    18.326    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.403 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513    19.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.275    
                         clock uncertainty           -0.035    20.240    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.164    20.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 13.688    

Slack (MET) :             14.376ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.166ns  (logic 0.594ns (27.425%)  route 1.572ns (72.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.213    22.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y91         LUT6 (Prop_lut6_I4_O)        0.105    22.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X43Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)        0.030    36.861    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -22.485    
  -------------------------------------------------------------------
                         slack                                 14.376    

Slack (MET) :             14.382ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.126ns  (logic 0.594ns (27.936%)  route 1.532ns (72.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.888    22.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.105    22.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.286    22.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)       -0.004    36.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                         -22.445    
  -------------------------------------------------------------------
                         slack                                 14.382    

Slack (MET) :             14.553ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.082ns  (logic 0.594ns (28.536%)  route 1.488ns (71.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 36.582 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.129    22.296    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.105    22.401 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X41Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512    36.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.375    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.032    36.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -22.401    
  -------------------------------------------------------------------
                         slack                                 14.553    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.988ns  (logic 0.594ns (29.874%)  route 1.394ns (70.126%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.036    22.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.105    22.308 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X43Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.030    36.861    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -22.308    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.998ns  (logic 0.604ns (30.225%)  route 1.394ns (69.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.036    22.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.115    22.318 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X43Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.069    36.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -22.318    
  -------------------------------------------------------------------
                         slack                                 14.583    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.840ns  (logic 0.594ns (32.282%)  route 1.246ns (67.718%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.888    22.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.105    22.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)        0.074    36.905    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -22.159    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.756ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.862ns  (logic 0.616ns (33.082%)  route 1.246ns (66.918%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.358    21.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.105    21.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.888    22.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.127    22.181 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)        0.106    36.937    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -22.181    
  -------------------------------------------------------------------
                         slack                                 14.756    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.712ns  (logic 0.594ns (34.691%)  route 1.118ns (65.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.452    21.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.105    21.261 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.666    21.926    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.105    22.031 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513    36.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.375    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.032    36.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -22.031    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.925ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.710ns  (logic 0.594ns (34.736%)  route 1.116ns (65.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942    18.608    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.689 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630    20.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.384    20.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.452    21.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.105    21.261 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.664    21.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.105    22.029 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.029    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660    34.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.070 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513    36.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.375    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.032    36.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -22.029    
  -------------------------------------------------------------------
                         slack                                 14.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y98         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.756 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.866    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X44Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.414     1.628    
    SLICE_X44Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.743    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.652     1.614    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y96         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.778 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.098     1.876    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X48Y95         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.926     2.040    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y95         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.410     1.630    
    SLICE_X48Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.747    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     1.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.085     1.872    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.917 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.415     1.659    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.121     1.780    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.189ns (63.778%)  route 0.107ns (36.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     1.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.107     1.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]
    SLICE_X36Y98         LUT5 (Prop_lut5_I0_O)        0.048     1.942 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.415     1.659    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.133     1.792    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y97         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.834    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X46Y97         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.927     2.041    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y97         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.426     1.615    
    SLICE_X46Y97         FDPE (Hold_fdpe_C_D)         0.060     1.675    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.555%)  route 0.111ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.111     1.867    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[8]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.912 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.414     1.628    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.749    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.683     1.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.113     1.899    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X25Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.958     2.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                         clock pessimism             -0.412     1.660    
    SLICE_X25Y84         FDRE (Hold_fdre_C_D)         0.075     1.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.128     1.770 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.057     1.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.953     2.067    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.412     1.655    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.007     1.662    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.882%)  route 0.126ns (47.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.126     1.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X20Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.956     2.070    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.390     1.680    
    SLICE_X20Y78         FDRE (Hold_fdre_C_D)         0.052     1.732    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.113%)  route 0.095ns (33.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.683     1.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/Q
                         net (fo=2, routed)           0.095     1.881    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg_n_0_[11]
    SLICE_X39Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.926 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.926    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X39Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.959     2.073    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.415     1.658    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.091     1.749    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y6  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X45Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X46Y97   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y97   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X48Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X45Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X46Y96   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X48Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X48Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X48Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X48Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X44Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.917ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.593ns  (logic 0.752ns (16.372%)  route 3.841ns (83.628%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.182    22.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.026    34.661    
                         clock uncertainty           -0.035    34.626    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.168    34.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.458    
                         arrival time                         -22.541    
  -------------------------------------------------------------------
                         slack                                 11.917    

Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.485ns  (logic 0.752ns (16.766%)  route 3.733ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 34.517 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.075    22.433    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.184    34.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.047    34.564    
                         clock uncertainty           -0.035    34.529    
    SLICE_X26Y85         FDCE (Setup_fdce_C_CE)      -0.168    34.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.361    
                         arrival time                         -22.433    
  -------------------------------------------------------------------
                         slack                                 11.928    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.376ns  (logic 0.752ns (17.183%)  route 3.624ns (82.817%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 34.416 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    22.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.083    34.416    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.047    34.463    
                         clock uncertainty           -0.035    34.428    
    SLICE_X26Y86         FDCE (Setup_fdce_C_CE)      -0.168    34.260    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.260    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 11.936    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.497ns  (logic 0.752ns (16.724%)  route 3.745ns (83.276%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086    22.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.026    34.661    
                         clock uncertainty           -0.035    34.626    
    SLICE_X26Y84         FDRE (Setup_fdre_C_CE)      -0.168    34.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.458    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.497ns  (logic 0.752ns (16.724%)  route 3.745ns (83.276%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086    22.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.026    34.661    
                         clock uncertainty           -0.035    34.626    
    SLICE_X26Y84         FDRE (Setup_fdre_C_CE)      -0.168    34.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.458    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.497ns  (logic 0.752ns (16.724%)  route 3.745ns (83.276%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086    22.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.026    34.661    
                         clock uncertainty           -0.035    34.626    
    SLICE_X26Y84         FDRE (Setup_fdre_C_CE)      -0.168    34.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.458    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.497ns  (logic 0.752ns (16.724%)  route 3.745ns (83.276%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086    22.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.026    34.661    
                         clock uncertainty           -0.035    34.626    
    SLICE_X26Y84         FDRE (Setup_fdre_C_CE)      -0.168    34.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.458    
                         arrival time                         -22.444    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.230ns  (logic 0.752ns (17.780%)  route 3.478ns (82.220%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 34.383 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.819    22.177    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.050    34.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.026    34.409    
                         clock uncertainty           -0.035    34.374    
    SLICE_X28Y87         FDCE (Setup_fdce_C_CE)      -0.168    34.206    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.206    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.074ns  (logic 0.752ns (18.457%)  route 3.322ns (81.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 34.635 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    21.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.664    22.022    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302    34.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.047    34.682    
                         clock uncertainty           -0.035    34.646    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.168    34.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.478    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.880ns  (logic 0.752ns (19.381%)  route 3.128ns (80.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 34.455 - 33.333 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793    21.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105    21.347 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.480    21.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.122    34.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.121    34.576    
                         clock uncertainty           -0.035    34.541    
    SLICE_X40Y88         FDCE (Setup_fdce_C_CE)      -0.136    34.405    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.405    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                 12.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.389%)  route 0.232ns (52.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.646     0.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X40Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.087 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X40Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.755     0.755    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.109     0.646    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.121     0.767    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.040%)  route 0.405ns (65.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.685     0.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.405     1.254    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.299 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.796     0.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.111     0.685    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.805    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.659ns  (logic 0.191ns (28.997%)  route 0.468ns (71.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 17.484 - 16.667 ) 
    Source Clock Delay      (SCD):    0.699ns = ( 17.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.699    17.365    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.146    17.511 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.270    17.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.045    17.826 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.198    18.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X41Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.818    17.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.119    17.365    
    SLICE_X41Y95         FDCE (Hold_fdce_C_D)         0.077    17.442    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.442    
                         arrival time                          18.024    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.657ns  (logic 0.212ns (32.290%)  route 0.445ns (67.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 17.417 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.227    17.964    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.751    17.417    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.067    17.350    
    SLICE_X38Y95         FDRE (Hold_fdre_C_CE)       -0.032    17.318    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.318    
                         arrival time                          17.964    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.769ns  (logic 0.212ns (27.578%)  route 0.557ns (72.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 17.484 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.339    18.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.818    17.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.067    17.417    
    SLICE_X40Y95         FDRE (Hold_fdre_C_CE)       -0.012    17.405    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.405    
                         arrival time                          18.076    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.769ns  (logic 0.212ns (27.578%)  route 0.557ns (72.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 17.484 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.339    18.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.818    17.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.067    17.417    
    SLICE_X40Y95         FDRE (Hold_fdre_C_CE)       -0.012    17.405    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.405    
                         arrival time                          18.076    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.049%)  route 0.593ns (73.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.711     0.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.875 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.593     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.513    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X42Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.822     0.822    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.111     0.711    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     0.831    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.212ns (24.975%)  route 0.637ns (75.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 17.441 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.419    18.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775    17.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.026    17.415    
    SLICE_X42Y96         FDRE (Hold_fdre_C_CE)       -0.012    17.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.403    
                         arrival time                          18.156    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.212ns (24.975%)  route 0.637ns (75.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 17.441 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.419    18.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775    17.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.026    17.415    
    SLICE_X42Y96         FDRE (Hold_fdre_C_CE)       -0.012    17.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.403    
                         arrival time                          18.156    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.212ns (24.975%)  route 0.637ns (75.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 17.441 - 16.667 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.045    17.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.419    18.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775    17.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.026    17.415    
    SLICE_X42Y96         FDRE (Hold_fdre_C_CE)       -0.012    17.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.403    
                         arrival time                          18.156    
  -------------------------------------------------------------------
                         slack                                  0.753    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y95  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y97  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y95  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk50m
  To Clock:  sysClk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50m }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[25][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.433ns (7.386%)  route 5.430ns (92.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 4.474 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.227ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.400    -2.227    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X72Y107        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.433    -1.794 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=99, routed)          5.430     3.636    design_1_i/hw0_0/inst/ramInData[23]
    SLICE_X133Y127       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.308     4.474    design_1_i/hw0_0/inst/ramClk
    SLICE_X133Y127       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[25][23]/C
                         clock pessimism             -0.536     3.937    
                         clock uncertainty           -0.061     3.876    
    SLICE_X133Y127       FDRE (Setup_fdre_C_D)       -0.042     3.834    design_1_i/hw0_0/inst/mem_reg[25][23]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[21][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.433ns (7.378%)  route 5.436ns (92.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 4.474 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.227ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.400    -2.227    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X72Y107        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.433    -1.794 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=99, routed)          5.436     3.642    design_1_i/hw0_0/inst/ramInData[23]
    SLICE_X130Y128       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[21][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.308     4.474    design_1_i/hw0_0/inst/ramClk
    SLICE_X130Y128       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[21][23]/C
                         clock pessimism             -0.536     3.937    
                         clock uncertainty           -0.061     3.876    
    SLICE_X130Y128       FDRE (Setup_fdre_C_D)       -0.027     3.849    design_1_i/hw0_0/inst/mem_reg[21][23]
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[53][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.348ns (6.076%)  route 5.380ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 4.473 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.380     3.479    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X139Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[53][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.307     4.473    design_1_i/hw0_0/inst/ramClk
    SLICE_X139Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[53][15]/C
                         clock pessimism             -0.536     3.936    
                         clock uncertainty           -0.061     3.875    
    SLICE_X139Y123       FDRE (Setup_fdre_C_D)       -0.184     3.691    design_1_i/hw0_0/inst/mem_reg[53][15]
  -------------------------------------------------------------------
                         required time                          3.691    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[20][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.433ns (7.412%)  route 5.409ns (92.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 4.474 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.227ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.400    -2.227    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X72Y107        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.433    -1.794 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=99, routed)          5.409     3.616    design_1_i/hw0_0/inst/ramInData[23]
    SLICE_X134Y127       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[20][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.308     4.474    design_1_i/hw0_0/inst/ramClk
    SLICE_X134Y127       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[20][23]/C
                         clock pessimism             -0.536     3.937    
                         clock uncertainty           -0.061     3.876    
    SLICE_X134Y127       FDRE (Setup_fdre_C_D)       -0.039     3.837    design_1_i/hw0_0/inst/mem_reg[20][23]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[37][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.348ns (6.083%)  route 5.373ns (93.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 4.476 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.373     3.472    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X130Y120       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[37][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.310     4.476    design_1_i/hw0_0/inst/ramClk
    SLICE_X130Y120       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[37][15]/C
                         clock pessimism             -0.536     3.939    
                         clock uncertainty           -0.061     3.878    
    SLICE_X130Y120       FDRE (Setup_fdre_C_D)       -0.181     3.697    design_1_i/hw0_0/inst/mem_reg[37][15]
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[61][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.348ns (6.083%)  route 5.373ns (93.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 4.476 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.373     3.472    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X131Y120       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[61][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.310     4.476    design_1_i/hw0_0/inst/ramClk
    SLICE_X131Y120       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[61][15]/C
                         clock pessimism             -0.536     3.939    
                         clock uncertainty           -0.061     3.878    
    SLICE_X131Y120       FDRE (Setup_fdre_C_D)       -0.181     3.697    design_1_i/hw0_0/inst/mem_reg[61][15]
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[57][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.348ns (6.030%)  route 5.424ns (93.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 4.527 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.424     3.523    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X140Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[57][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.361     4.527    design_1_i/hw0_0/inst/ramClk
    SLICE_X140Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[57][15]/C
                         clock pessimism             -0.536     3.990    
                         clock uncertainty           -0.061     3.929    
    SLICE_X140Y123       FDRE (Setup_fdre_C_D)       -0.164     3.765    design_1_i/hw0_0/inst/mem_reg[57][15]
  -------------------------------------------------------------------
                         required time                          3.765    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[49][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.348ns (6.123%)  route 5.336ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 4.472 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.336     3.435    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X135Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[49][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.306     4.472    design_1_i/hw0_0/inst/ramClk
    SLICE_X135Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[49][15]/C
                         clock pessimism             -0.536     3.935    
                         clock uncertainty           -0.061     3.874    
    SLICE_X135Y123       FDRE (Setup_fdre_C_D)       -0.196     3.678    design_1_i/hw0_0/inst/mem_reg[49][15]
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[60][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.348ns (6.103%)  route 5.354ns (93.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 4.474 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.354     3.454    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X134Y121       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[60][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.308     4.474    design_1_i/hw0_0/inst/ramClk
    SLICE_X134Y121       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[60][15]/C
                         clock pessimism             -0.536     3.937    
                         clock uncertainty           -0.061     3.876    
    SLICE_X134Y121       FDRE (Setup_fdre_C_D)       -0.179     3.697    design_1_i/hw0_0/inst/mem_reg[60][15]
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[63][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.348ns (6.112%)  route 5.346ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 4.473 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.378    -2.249    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X83Y110        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.348    -1.901 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=99, routed)          5.346     3.445    design_1_i/hw0_0/inst/ramInData[15]
    SLICE_X137Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[63][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.307     4.473    design_1_i/hw0_0/inst/ramClk
    SLICE_X137Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[63][15]/C
                         clock pessimism             -0.536     3.936    
                         clock uncertainty           -0.061     3.875    
    SLICE_X137Y123       FDRE (Setup_fdre_C_D)       -0.184     3.691    design_1_i/hw0_0/inst/mem_reg[63][15]
  -------------------------------------------------------------------
                         required time                          3.691    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.517%)  route 0.122ns (46.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.578    -0.474    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X67Y104        FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.122    -0.210    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X68Y104        SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.849    -0.108    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X68Y104        SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.350    -0.458    
    SLICE_X68Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.275    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.107ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.645    -0.406    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y99         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.265 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=11, routed)          0.208    -0.057    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X66Y100        LUT6 (Prop_lut6_I2_O)        0.045    -0.012 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000    -0.012    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X66Y100        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.850    -0.107    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X66Y100        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.100    -0.207    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.121    -0.086    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.370%)  route 0.260ns (50.630%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.037ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.579    -0.473    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X66Y100        FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDSE (Prop_fdse_C_Q)         0.164    -0.309 f  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.195    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[0][0]
    SLICE_X67Y100        LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i[3]_i_2/O
                         net (fo=7, routed)           0.146    -0.003    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg
    SLICE_X67Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.042 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.042    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X67Y99         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.920    -0.037    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y99         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.100    -0.137    
    SLICE_X67Y99         FDSE (Hold_fdse_C_D)         0.092    -0.045    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.365%)  route 0.191ns (50.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.652    -0.399    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.258 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/Q
                         net (fo=1, routed)           0.191    -0.068    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[7]
    SLICE_X49Y103        LUT5 (Prop_lut5_I0_O)        0.045    -0.023 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[7]
    SLICE_X49Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.856    -0.101    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[29]/C
                         clock pessimism             -0.100    -0.201    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091    -0.110    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.274%)  route 0.261ns (50.726%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.037ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.579    -0.473    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X66Y100        FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDSE (Prop_fdse_C_Q)         0.164    -0.309 f  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.195    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[0][0]
    SLICE_X67Y100        LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i[3]_i_2/O
                         net (fo=7, routed)           0.147    -0.002    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg
    SLICE_X67Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.043 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X67Y99         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.920    -0.037    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y99         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.100    -0.137    
    SLICE_X67Y99         FDSE (Hold_fdse_C_D)         0.091    -0.046    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.107ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.645    -0.406    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X68Y99         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.242 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=3, routed)           0.172    -0.070    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X67Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.025 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X67Y100        FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.850    -0.107    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X67Y100        FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.100    -0.207    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.092    -0.115    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.293%)  route 0.207ns (52.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.650    -0.401    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.053    design_1_i/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.008 r  design_1_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X58Y101        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.855    -0.102    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X58Y101        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.100    -0.202    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.092    -0.110    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.715%)  route 0.212ns (53.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.650    -0.401    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=9, routed)           0.212    -0.048    design_1_i/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.003 r  design_1_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X57Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.857    -0.100    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.100    -0.200    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.092    -0.108    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.630%)  route 0.335ns (72.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.035ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.587    -0.465    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y100        FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.335    -0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[1]
    SLICE_X47Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.922    -0.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X47Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/C
                         clock pessimism             -0.100    -0.135    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.017    -0.118    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.377%)  route 0.183ns (44.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.650    -0.401    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.273 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=9, routed)           0.183    -0.090    design_1_i/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.099     0.009 r  design_1_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.009    design_1_i/axi_gpio_0/U0/ip2bus_data[24]
    SLICE_X58Y101        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.855    -0.102    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X58Y101        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.100    -0.202    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.091    -0.111    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y17    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y17    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB36_X2Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB36_X1Y7     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB36_X1Y7     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB36_X1Y16    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB36_X1Y16    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.125       1.995      SLICE_X36Y81    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 2.089ns (39.122%)  route 3.251ns (60.878%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 4.469 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.686     3.124    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X114Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.303     4.469    design_1_i/hw0_0/inst/clk160m
    SLICE_X114Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[25]/C
                         clock pessimism             -0.476     3.992    
                         clock uncertainty           -0.061     3.931    
    SLICE_X114Y122       FDRE (Setup_fdre_C_R)       -0.352     3.579    design_1_i/hw0_0/inst/localWgPriTime_reg[25]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.089ns (39.186%)  route 3.242ns (60.814%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 4.463 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.678     3.115    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X106Y125       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.297     4.463    design_1_i/hw0_0/inst/clk160m
    SLICE_X106Y125       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[19]/C
                         clock pessimism             -0.476     3.986    
                         clock uncertainty           -0.061     3.925    
    SLICE_X106Y125       FDRE (Setup_fdre_C_R)       -0.352     3.573    design_1_i/hw0_0/inst/localWgPriTime_reg[19]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.089ns (39.139%)  route 3.248ns (60.861%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 4.468 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.684     3.122    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.302     4.468    design_1_i/hw0_0/inst/clk160m
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[15]/C
                         clock pessimism             -0.459     4.008    
                         clock uncertainty           -0.061     3.947    
    SLICE_X117Y123       FDRE (Setup_fdre_C_R)       -0.352     3.595    design_1_i/hw0_0/inst/localWgPriTime_reg[15]
  -------------------------------------------------------------------
                         required time                          3.595    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.089ns (39.139%)  route 3.248ns (60.861%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 4.468 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.684     3.122    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.302     4.468    design_1_i/hw0_0/inst/clk160m
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[16]/C
                         clock pessimism             -0.459     4.008    
                         clock uncertainty           -0.061     3.947    
    SLICE_X117Y123       FDRE (Setup_fdre_C_R)       -0.352     3.595    design_1_i/hw0_0/inst/localWgPriTime_reg[16]
  -------------------------------------------------------------------
                         required time                          3.595    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.089ns (39.139%)  route 3.248ns (60.861%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 4.468 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.684     3.122    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.302     4.468    design_1_i/hw0_0/inst/clk160m
    SLICE_X117Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[17]/C
                         clock pessimism             -0.459     4.008    
                         clock uncertainty           -0.061     3.947    
    SLICE_X117Y123       FDRE (Setup_fdre_C_R)       -0.352     3.595    design_1_i/hw0_0/inst/localWgPriTime_reg[17]
  -------------------------------------------------------------------
                         required time                          3.595    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.089ns (39.139%)  route 3.248ns (60.861%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 4.468 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.684     3.122    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X117Y123       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.302     4.468    design_1_i/hw0_0/inst/clk160m
    SLICE_X117Y123       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[18]/C
                         clock pessimism             -0.459     4.008    
                         clock uncertainty           -0.061     3.947    
    SLICE_X117Y123       FDSE (Setup_fdse_C_S)       -0.352     3.595    design_1_i/hw0_0/inst/localWgPriTime_reg[18]
  -------------------------------------------------------------------
                         required time                          3.595    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.089ns (40.172%)  route 3.111ns (59.828%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.547     2.985    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X108Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.299     4.465    design_1_i/hw0_0/inst/clk160m
    SLICE_X108Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[14]/C
                         clock pessimism             -0.476     3.988    
                         clock uncertainty           -0.061     3.927    
    SLICE_X108Y123       FDRE (Setup_fdre_C_R)       -0.423     3.504    design_1_i/hw0_0/inst/localWgPriTime_reg[14]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.089ns (40.172%)  route 3.111ns (59.828%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.547     2.985    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X108Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.299     4.465    design_1_i/hw0_0/inst/clk160m
    SLICE_X108Y123       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[24]/C
                         clock pessimism             -0.476     3.988    
                         clock uncertainty           -0.061     3.927    
    SLICE_X108Y123       FDRE (Setup_fdre_C_R)       -0.423     3.504    design_1_i/hw0_0/inst/localWgPriTime_reg[24]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.089ns (40.311%)  route 3.093ns (59.689%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.464 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.529     2.967    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X108Y124       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.298     4.464    design_1_i/hw0_0/inst/clk160m
    SLICE_X108Y124       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[21]/C
                         clock pessimism             -0.476     3.987    
                         clock uncertainty           -0.061     3.926    
    SLICE_X108Y124       FDSE (Setup_fdse_C_S)       -0.423     3.503    design_1_i/hw0_0/inst/localWgPriTime_reg[21]
  -------------------------------------------------------------------
                         required time                          3.503    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/localWgPriTime_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.089ns (40.311%)  route 3.093ns (59.689%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.464 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.411    -2.216    design_1_i/hw0_0/inst/clk160m
    SLICE_X116Y122       FDRE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y122       FDRE (Prop_fdre_C_Q)         0.433    -1.783 r  design_1_i/hw0_0/inst/localWgPriTime_reg[12]/Q
                         net (fo=11, routed)          0.799    -0.983    design_1_i/hw0_0/inst/localWgPriTime_reg_n_0_[12]
    SLICE_X107Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    -0.665 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.665    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_31_n_0
    SLICE_X107Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.567 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.008    -0.559    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_30_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.461 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.461    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_29_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.363 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    -0.363    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_15_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.265 r  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.842     0.577    design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_4_n_0
    SLICE_X105Y127       LUT3 (Prop_lut3_I0_O)        0.105     0.682 r  design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/hw0_0/inst/localWgPulseWidth[15]_i_5_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     1.157 f  design_1_i/hw0_0/inst/localWgPulseWidth_reg[15]_i_1/CO[2]
                         net (fo=63, routed)          0.539     1.696    design_1_i/hw0_0/inst/localWgPriTime0
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.261     1.957 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_4/O
                         net (fo=1, routed)           0.376     2.333    design_1_i/hw0_0/inst/localWgPriTime[27]_i_4_n_0
    SLICE_X106Y124       LUT3 (Prop_lut3_I1_O)        0.105     2.438 r  design_1_i/hw0_0/inst/localWgPriTime[27]_i_1/O
                         net (fo=24, routed)          0.529     2.967    design_1_i/hw0_0/inst/localWgPriTime[27]_i_1_n_0
    SLICE_X108Y124       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.298     4.464    design_1_i/hw0_0/inst/clk160m
    SLICE_X108Y124       FDSE                                         r  design_1_i/hw0_0/inst/localWgPriTime_reg[22]/C
                         clock pessimism             -0.476     3.987    
                         clock uncertainty           -0.061     3.926    
    SLICE_X108Y124       FDSE (Setup_fdse_C_S)       -0.423     3.503    design_1_i/hw0_0/inst/localWgPriTime_reg[22]
  -------------------------------------------------------------------
                         required time                          3.503    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[9][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.648%)  route 0.221ns (57.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.565    -0.487    design_1_i/hw0_0/inst/hostS2RxProc/clk160m
    SLICE_X84Y150        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[13]/Q
                         net (fo=1, routed)           0.221    -0.102    design_1_i/hw0_0/inst/hostS2RxData2_wb[13]
    SLICE_X84Y149        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.837    -0.120    design_1_i/hw0_0/inst/clk160m
    SLICE_X84Y149        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][13]/C
                         clock pessimism             -0.095    -0.215    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.052    -0.163    design_1_i/hw0_0/inst/rmem_reg[9][13]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS1TxData3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.885%)  route 0.252ns (64.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.589    -0.463    design_1_i/hw0_0/inst/clk160m
    SLICE_X106Y146       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxData3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  design_1_i/hw0_0/inst/hostS1TxData3_reg[6]/Q
                         net (fo=2, routed)           0.252    -0.070    design_1_i/hw0_0/inst/hostS1TxProc/hostS1TxData3[6]
    SLICE_X104Y152       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.859    -0.098    design_1_i/hw0_0/inst/hostS1TxProc/clk160m
    SLICE_X104Y152       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[6]/C
                         clock pessimism             -0.095    -0.193    
    SLICE_X104Y152       FDRE (Hold_fdre_C_D)         0.059    -0.134    design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.979%)  route 0.213ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.122ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.566    -0.486    design_1_i/hw0_0/inst/hostS2RxProc/clk160m
    SLICE_X80Y143        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.148    -0.338 r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.125    design_1_i/hw0_0/inst/hostS2RxData2_wb[6]
    SLICE_X85Y142        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.835    -0.122    design_1_i/hw0_0/inst/clk160m
    SLICE_X85Y142        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][6]/C
                         clock pessimism             -0.100    -0.222    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.022    -0.200    design_1_i/hw0_0/inst/rmem_reg[9][6]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS1TxData3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.275%)  route 0.259ns (64.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.589    -0.463    design_1_i/hw0_0/inst/clk160m
    SLICE_X106Y146       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxData3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  design_1_i/hw0_0/inst/hostS1TxData3_reg[7]/Q
                         net (fo=2, routed)           0.259    -0.063    design_1_i/hw0_0/inst/hostS1TxProc/hostS1TxData3[7]
    SLICE_X104Y152       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.859    -0.098    design_1_i/hw0_0/inst/hostS1TxProc/clk160m
    SLICE_X104Y152       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[7]/C
                         clock pessimism             -0.095    -0.193    
    SLICE_X104Y152       FDRE (Hold_fdre_C_D)         0.052    -0.141    design_1_i/hw0_0/inst/hostS1TxProc/txd3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.204%)  route 0.211ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.122ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.566    -0.486    design_1_i/hw0_0/inst/hostS2RxProc/clk160m
    SLICE_X80Y143        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.148    -0.338 r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.127    design_1_i/hw0_0/inst/hostS2RxData2_wb[7]
    SLICE_X85Y142        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.835    -0.122    design_1_i/hw0_0/inst/clk160m
    SLICE_X85Y142        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[9][7]/C
                         clock pessimism             -0.100    -0.222    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.017    -0.205    design_1_i/hw0_0/inst/rmem_reg[9][7]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/bmem_reg[11][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[11][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.256ns (52.986%)  route 0.227ns (47.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.565    -0.487    design_1_i/hw0_0/inst/clk160m
    SLICE_X82Y143        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[11][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/hw0_0/inst/bmem_reg[11][28]/Q
                         net (fo=1, routed)           0.227    -0.119    design_1_i/hw0_0/inst/bmem_reg_n_0_[11][28]
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.045    -0.074 r  design_1_i/hw0_0/inst/rmem[11][15]_i_5/O
                         net (fo=1, routed)           0.000    -0.074    design_1_i/hw0_0/inst/rmem[11][15]_i_5_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  design_1_i/hw0_0/inst/rmem_reg[11][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.004    design_1_i/hw0_0/inst/rmem_reg[11][15]_i_1_n_7
    SLICE_X84Y143        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[11][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.836    -0.121    design_1_i/hw0_0/inst/clk160m
    SLICE_X84Y143        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[11][12]/C
                         clock pessimism             -0.100    -0.221    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.134    -0.087    design_1_i/hw0_0/inst/rmem_reg[11][12]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.893%)  route 0.258ns (61.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.104ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.578    -0.474    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X94Y154        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[9]/Q
                         net (fo=1, routed)           0.258    -0.052    design_1_i/hw0_0/inst/hostS1RxData2_wb[9]
    SLICE_X97Y149        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.853    -0.104    design_1_i/hw0_0/inst/clk160m
    SLICE_X97Y149        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[1][9]/C
                         clock pessimism             -0.095    -0.199    
    SLICE_X97Y149        FDRE (Hold_fdre_C_D)         0.057    -0.142    design_1_i/hw0_0/inst/rmem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS2TxData3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS2TxProc/txd3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.112%)  route 0.259ns (66.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.589    -0.463    design_1_i/hw0_0/inst/clk160m
    SLICE_X107Y146       FDRE                                         r  design_1_i/hw0_0/inst/hostS2TxData3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.128    -0.335 r  design_1_i/hw0_0/inst/hostS2TxData3_reg[3]/Q
                         net (fo=2, routed)           0.259    -0.076    design_1_i/hw0_0/inst/hostS2TxProc/D[3]
    SLICE_X115Y151       FDRE                                         r  design_1_i/hw0_0/inst/hostS2TxProc/txd3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.862    -0.095    design_1_i/hw0_0/inst/hostS2TxProc/clk160m
    SLICE_X115Y151       FDRE                                         r  design_1_i/hw0_0/inst/hostS2TxProc/txd3_reg[3]/C
                         clock pessimism             -0.095    -0.190    
    SLICE_X115Y151       FDRE (Hold_fdre_C_D)         0.017    -0.173    design_1_i/hw0_0/inst/hostS2TxProc/txd3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rmem_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.128%)  route 0.266ns (61.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.106ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.579    -0.473    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X92Y152        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.043    design_1_i/hw0_0/inst/hostS1RxData2_wb[4]
    SLICE_X92Y148        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.851    -0.106    design_1_i/hw0_0/inst/clk160m
    SLICE_X92Y148        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[1][4]/C
                         clock pessimism             -0.095    -0.201    
    SLICE_X92Y148        FDRE (Hold_fdre_C_D)         0.060    -0.141    design_1_i/hw0_0/inst/rmem_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.919%)  route 0.119ns (25.081%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.093ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.595    -0.457    design_1_i/hw0_0/inst/clk160m
    SLICE_X125Y149       FDRE                                         r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.198    design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[11]
    SLICE_X125Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.038 r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_0
    SLICE_X125Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.017 r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.017    design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_7
    SLICE_X125Y150       FDRE                                         r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.863    -0.093    design_1_i/hw0_0/inst/clk160m
    SLICE_X125Y150       FDRE                                         r  design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]/C
                         clock pessimism             -0.095    -0.188    
    SLICE_X125Y150       FDRE (Hold_fdre_C_D)         0.105    -0.083    design_1_i/hw0_0/inst/s1SyncPreDataGateTimeCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.250       4.658      BUFGCTRL_X0Y0   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y187    design_1_i/hw0_0/inst/base160Timer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y189    design_1_i/hw0_0/inst/base160Timer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y189    design_1_i/hw0_0/inst/base160Timer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y190    design_1_i/hw0_0/inst/base160Timer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y190    design_1_i/hw0_0/inst/base160Timer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y190    design_1_i/hw0_0/inst/base160Timer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y190    design_1_i/hw0_0/inst/base160Timer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X0Y191    design_1_i/hw0_0/inst/base160Timer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         3.125       1.995      SLICE_X98Y132   design_1_i/hw0_0/inst/preTxTime_reg_r1_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y11  design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/bmem_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.062ns (22.000%)  route 3.765ns (78.000%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 4.453 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.425    -2.202    design_1_i/hw0_0/inst/clk160m
    SLICE_X128Y138       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.433    -1.769 r  design_1_i/hw0_0/inst/bmem_reg[8][11]/Q
                         net (fo=8, routed)           2.825     1.056    design_1_i/hw0_0/inst/rmem_reg[36]_104[3]
    SLICE_X70Y138        LUT6 (Prop_lut6_I1_O)        0.105     1.161 r  design_1_i/hw0_0/inst/ramOutDataR[3]_i_13/O
                         net (fo=1, routed)           0.000     1.161    design_1_i/hw0_0/inst/ramOutDataR[3]_i_13_n_0
    SLICE_X70Y138        MUXF7 (Prop_muxf7_I1_O)      0.178     1.339 r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_7/O
                         net (fo=1, routed)           0.374     1.713    design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_7_n_0
    SLICE_X70Y138        LUT6 (Prop_lut6_I5_O)        0.241     1.954 r  design_1_i/hw0_0/inst/ramOutDataR[3]_i_3/O
                         net (fo=1, routed)           0.567     2.521    design_1_i/hw0_0/inst/ramOutDataR[3]_i_3_n_0
    SLICE_X70Y137        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  design_1_i/hw0_0/inst/ramOutDataR[3]_i_1/O
                         net (fo=1, routed)           0.000     2.626    design_1_i/hw0_0/inst/ramOutDataR[3]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.287     4.453    design_1_i/hw0_0/inst/ramClk
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]/C
                         clock pessimism             -0.619     3.834    
                         clock uncertainty           -0.181     3.653    
    SLICE_X70Y137        FDRE (Setup_fdre_C_D)        0.076     3.729    design_1_i/hw0_0/inst/ramOutDataR_reg[3]
  -------------------------------------------------------------------
                         required time                          3.729    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/bmem_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.114ns (25.039%)  route 3.335ns (74.961%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 4.453 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.425    -2.202    design_1_i/hw0_0/inst/clk160m
    SLICE_X130Y137       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y137       FDRE (Prop_fdre_C_Q)         0.348    -1.854 r  design_1_i/hw0_0/inst/bmem_reg[8][9]/Q
                         net (fo=8, routed)           2.588     0.734    design_1_i/hw0_0/inst/rmem_reg[36]_104[1]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.242     0.976 r  design_1_i/hw0_0/inst/ramOutDataR[1]_i_13/O
                         net (fo=1, routed)           0.000     0.976    design_1_i/hw0_0/inst/ramOutDataR[1]_i_13_n_0
    SLICE_X68Y138        MUXF7 (Prop_muxf7_I1_O)      0.178     1.154 r  design_1_i/hw0_0/inst/ramOutDataR_reg[1]_i_7/O
                         net (fo=1, routed)           0.350     1.504    design_1_i/hw0_0/inst/ramOutDataR_reg[1]_i_7_n_0
    SLICE_X70Y138        LUT6 (Prop_lut6_I5_O)        0.241     1.745 r  design_1_i/hw0_0/inst/ramOutDataR[1]_i_3/O
                         net (fo=1, routed)           0.397     2.143    design_1_i/hw0_0/inst/ramOutDataR[1]_i_3_n_0
    SLICE_X70Y137        LUT6 (Prop_lut6_I3_O)        0.105     2.248 r  design_1_i/hw0_0/inst/ramOutDataR[1]_i_1/O
                         net (fo=1, routed)           0.000     2.248    design_1_i/hw0_0/inst/ramOutDataR[1]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.287     4.453    design_1_i/hw0_0/inst/ramClk
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[1]/C
                         clock pessimism             -0.619     3.834    
                         clock uncertainty           -0.181     3.653    
    SLICE_X70Y137        FDRE (Setup_fdre_C_D)        0.072     3.725    design_1_i/hw0_0/inst/ramOutDataR_reg[1]
  -------------------------------------------------------------------
                         required time                          3.725    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/bmem_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.008ns (22.740%)  route 3.425ns (77.260%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 4.454 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.428    -2.199    design_1_i/hw0_0/inst/clk160m
    SLICE_X125Y142       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y142       FDRE (Prop_fdre_C_Q)         0.379    -1.820 r  design_1_i/hw0_0/inst/bmem_reg[8][8]/Q
                         net (fo=7, routed)           2.717     0.898    design_1_i/hw0_0/inst/rmem_reg[36]_104[0]
    SLICE_X70Y139        LUT6 (Prop_lut6_I1_O)        0.105     1.003 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_13/O
                         net (fo=1, routed)           0.000     1.003    design_1_i/hw0_0/inst/ramOutDataR[0]_i_13_n_0
    SLICE_X70Y139        MUXF7 (Prop_muxf7_I1_O)      0.178     1.181 r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]_i_7/O
                         net (fo=1, routed)           0.333     1.514    design_1_i/hw0_0/inst/ramOutDataR_reg[0]_i_7_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I5_O)        0.241     1.755 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_3/O
                         net (fo=1, routed)           0.374     2.129    design_1_i/hw0_0/inst/ramOutDataR[0]_i_3_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I3_O)        0.105     2.234 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.234    design_1_i/hw0_0/inst/ramOutDataR[0]_i_1_n_0
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.288     4.454    design_1_i/hw0_0/inst/ramClk
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]/C
                         clock pessimism             -0.619     3.835    
                         clock uncertainty           -0.181     3.654    
    SLICE_X72Y139        FDRE (Setup_fdre_C_D)        0.072     3.726    design_1_i/hw0_0/inst/ramOutDataR_reg[0]
  -------------------------------------------------------------------
                         required time                          3.726    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/bmem_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.023ns (23.671%)  route 3.299ns (76.329%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 4.456 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.425    -2.202    design_1_i/hw0_0/inst/clk160m
    SLICE_X130Y137       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y137       FDRE (Prop_fdre_C_Q)         0.379    -1.823 r  design_1_i/hw0_0/inst/bmem_reg[8][10]/Q
                         net (fo=8, routed)           2.601     0.779    design_1_i/hw0_0/inst/rmem_reg[36]_104[2]
    SLICE_X69Y138        LUT6 (Prop_lut6_I1_O)        0.105     0.884 r  design_1_i/hw0_0/inst/ramOutDataR[2]_i_13/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/hw0_0/inst/ramOutDataR[2]_i_13_n_0
    SLICE_X69Y138        MUXF7 (Prop_muxf7_I1_O)      0.182     1.066 r  design_1_i/hw0_0/inst/ramOutDataR_reg[2]_i_7/O
                         net (fo=1, routed)           0.344     1.410    design_1_i/hw0_0/inst/ramOutDataR_reg[2]_i_7_n_0
    SLICE_X69Y138        LUT6 (Prop_lut6_I5_O)        0.252     1.662 r  design_1_i/hw0_0/inst/ramOutDataR[2]_i_3/O
                         net (fo=1, routed)           0.353     2.015    design_1_i/hw0_0/inst/ramOutDataR[2]_i_3_n_0
    SLICE_X69Y139        LUT6 (Prop_lut6_I3_O)        0.105     2.120 r  design_1_i/hw0_0/inst/ramOutDataR[2]_i_1/O
                         net (fo=1, routed)           0.000     2.120    design_1_i/hw0_0/inst/ramOutDataR[2]_i_1_n_0
    SLICE_X69Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.290     4.456    design_1_i/hw0_0/inst/ramClk
    SLICE_X69Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[2]/C
                         clock pessimism             -0.619     3.837    
                         clock uncertainty           -0.181     3.656    
    SLICE_X69Y139        FDRE (Setup_fdre_C_D)        0.030     3.686    design_1_i/hw0_0/inst/ramOutDataR_reg[2]
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -2.120    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[3][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.853ns (20.659%)  route 3.276ns (79.341%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.397    -2.229    design_1_i/hw0_0/inst/clk160m
    SLICE_X96Y153        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/rmem_reg[3][21]/Q
                         net (fo=1, routed)           0.975    -0.821    design_1_i/hw0_0/inst/rmem[3]__0[21]
    SLICE_X99Y157        LUT6 (Prop_lut6_I0_O)        0.105    -0.716 r  design_1_i/hw0_0/inst/ramOutDataR[21]_i_9/O
                         net (fo=1, routed)           0.336    -0.381    design_1_i/hw0_0/inst/ramOutDataR[21]_i_9_n_0
    SLICE_X99Y155        LUT6 (Prop_lut6_I5_O)        0.105    -0.276 r  design_1_i/hw0_0/inst/ramOutDataR[21]_i_5/O
                         net (fo=1, routed)           0.661     0.386    design_1_i/hw0_0/inst/ramOutDataR[21]_i_5_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I5_O)        0.105     0.491 r  design_1_i/hw0_0/inst/ramOutDataR[21]_i_2/O
                         net (fo=1, routed)           1.304     1.795    design_1_i/hw0_0/inst/ramOutDataR[21]_i_2_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.105     1.900 r  design_1_i/hw0_0/inst/ramOutDataR[21]_i_1/O
                         net (fo=1, routed)           0.000     1.900    design_1_i/hw0_0/inst/ramOutDataR[21]_i_1_n_0
    SLICE_X58Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.299     4.465    design_1_i/hw0_0/inst/ramClk
    SLICE_X58Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[21]/C
                         clock pessimism             -0.619     3.846    
                         clock uncertainty           -0.181     3.665    
    SLICE_X58Y148        FDRE (Setup_fdre_C_D)        0.030     3.695    design_1_i/hw0_0/inst/ramOutDataR_reg[21]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[6][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.077ns (26.353%)  route 3.010ns (73.647%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 4.467 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.393    -2.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X94Y151        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[6][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.433    -1.800 r  design_1_i/hw0_0/inst/rmem_reg[6][14]__0/Q
                         net (fo=1, routed)           0.952    -0.848    design_1_i/hw0_0/inst/rmem[6]__0[14]
    SLICE_X99Y155        LUT5 (Prop_lut5_I0_O)        0.105    -0.743 r  design_1_i/hw0_0/inst/ramOutDataR[14]_i_10/O
                         net (fo=1, routed)           0.000    -0.743    design_1_i/hw0_0/inst/ramOutDataR[14]_i_10_n_0
    SLICE_X99Y155        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.561 r  design_1_i/hw0_0/inst/ramOutDataR_reg[14]_i_5/O
                         net (fo=1, routed)           0.888     0.327    design_1_i/hw0_0/inst/ramOutDataR_reg[14]_i_5_n_0
    SLICE_X86Y149        LUT6 (Prop_lut6_I5_O)        0.252     0.579 r  design_1_i/hw0_0/inst/ramOutDataR[14]_i_2/O
                         net (fo=1, routed)           1.170     1.749    design_1_i/hw0_0/inst/ramOutDataR[14]_i_2_n_0
    SLICE_X57Y145        LUT6 (Prop_lut6_I1_O)        0.105     1.854 r  design_1_i/hw0_0/inst/ramOutDataR[14]_i_1/O
                         net (fo=1, routed)           0.000     1.854    design_1_i/hw0_0/inst/ramOutDataR[14]_i_1_n_0
    SLICE_X57Y145        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.301     4.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X57Y145        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[14]/C
                         clock pessimism             -0.619     3.848    
                         clock uncertainty           -0.181     3.667    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)        0.030     3.697    design_1_i/hw0_0/inst/ramOutDataR_reg[14]
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.853ns (21.214%)  route 3.168ns (78.786%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.397    -2.229    design_1_i/hw0_0/inst/clk160m
    SLICE_X96Y153        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/rmem_reg[3][23]/Q
                         net (fo=1, routed)           0.813    -0.983    design_1_i/hw0_0/inst/rmem[3]__0[23]
    SLICE_X100Y154       LUT6 (Prop_lut6_I0_O)        0.105    -0.878 r  design_1_i/hw0_0/inst/ramOutDataR[23]_i_10/O
                         net (fo=1, routed)           0.343    -0.535    design_1_i/hw0_0/inst/ramOutDataR[23]_i_10_n_0
    SLICE_X100Y152       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 r  design_1_i/hw0_0/inst/ramOutDataR[23]_i_6/O
                         net (fo=1, routed)           0.906     0.477    design_1_i/hw0_0/inst/ramOutDataR[23]_i_6_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I5_O)        0.105     0.582 r  design_1_i/hw0_0/inst/ramOutDataR[23]_i_2/O
                         net (fo=1, routed)           1.105     1.687    design_1_i/hw0_0/inst/ramOutDataR[23]_i_2_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I1_O)        0.105     1.792 r  design_1_i/hw0_0/inst/ramOutDataR[23]_i_1/O
                         net (fo=1, routed)           0.000     1.792    design_1_i/hw0_0/inst/ramOutDataR[23]_i_1_n_0
    SLICE_X58Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.299     4.465    design_1_i/hw0_0/inst/ramClk
    SLICE_X58Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[23]/C
                         clock pessimism             -0.619     3.846    
                         clock uncertainty           -0.181     3.665    
    SLICE_X58Y148        FDRE (Setup_fdre_C_D)        0.032     3.697    design_1_i/hw0_0/inst/ramOutDataR_reg[23]
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.165ns (29.144%)  route 2.832ns (70.856%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.397    -2.229    design_1_i/hw0_0/inst/clk160m
    SLICE_X96Y153        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.398    -1.831 r  design_1_i/hw0_0/inst/rmem_reg[2][12]/Q
                         net (fo=1, routed)           0.678    -1.153    design_1_i/hw0_0/inst/rmem[2]__0[12]
    SLICE_X95Y153        LUT6 (Prop_lut6_I1_O)        0.232    -0.921 r  design_1_i/hw0_0/inst/ramOutDataR[12]_i_9/O
                         net (fo=1, routed)           0.000    -0.921    design_1_i/hw0_0/inst/ramOutDataR[12]_i_9_n_0
    SLICE_X95Y153        MUXF7 (Prop_muxf7_I0_O)      0.178    -0.743 r  design_1_i/hw0_0/inst/ramOutDataR_reg[12]_i_5/O
                         net (fo=1, routed)           0.996     0.252    design_1_i/hw0_0/inst/ramOutDataR_reg[12]_i_5_n_0
    SLICE_X85Y147        LUT6 (Prop_lut6_I5_O)        0.252     0.504 r  design_1_i/hw0_0/inst/ramOutDataR[12]_i_2/O
                         net (fo=1, routed)           1.159     1.663    design_1_i/hw0_0/inst/ramOutDataR[12]_i_2_n_0
    SLICE_X58Y143        LUT6 (Prop_lut6_I1_O)        0.105     1.768 r  design_1_i/hw0_0/inst/ramOutDataR[12]_i_1/O
                         net (fo=1, routed)           0.000     1.768    design_1_i/hw0_0/inst/ramOutDataR[12]_i_1_n_0
    SLICE_X58Y143        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.299     4.465    design_1_i/hw0_0/inst/ramClk
    SLICE_X58Y143        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[12]/C
                         clock pessimism             -0.619     3.846    
                         clock uncertainty           -0.181     3.665    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)        0.030     3.695    design_1_i/hw0_0/inst/ramOutDataR_reg[12]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.853ns (21.658%)  route 3.085ns (78.342%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 4.465 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.397    -2.229    design_1_i/hw0_0/inst/clk160m
    SLICE_X96Y152        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/rmem_reg[3][16]/Q
                         net (fo=1, routed)           0.908    -0.888    design_1_i/hw0_0/inst/rmem[3]__0[16]
    SLICE_X95Y154        LUT6 (Prop_lut6_I0_O)        0.105    -0.783 r  design_1_i/hw0_0/inst/ramOutDataR[16]_i_9/O
                         net (fo=1, routed)           0.322    -0.461    design_1_i/hw0_0/inst/ramOutDataR[16]_i_9_n_0
    SLICE_X95Y152        LUT6 (Prop_lut6_I5_O)        0.105    -0.356 r  design_1_i/hw0_0/inst/ramOutDataR[16]_i_5/O
                         net (fo=1, routed)           0.750     0.394    design_1_i/hw0_0/inst/ramOutDataR[16]_i_5_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.105     0.499 r  design_1_i/hw0_0/inst/ramOutDataR[16]_i_2/O
                         net (fo=1, routed)           1.106     1.604    design_1_i/hw0_0/inst/ramOutDataR[16]_i_2_n_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I1_O)        0.105     1.709 r  design_1_i/hw0_0/inst/ramOutDataR[16]_i_1/O
                         net (fo=1, routed)           0.000     1.709    design_1_i/hw0_0/inst/ramOutDataR[16]_i_1_n_0
    SLICE_X59Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.299     4.465    design_1_i/hw0_0/inst/ramClk
    SLICE_X59Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[16]/C
                         clock pessimism             -0.619     3.846    
                         clock uncertainty           -0.181     3.665    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.030     3.695    design_1_i/hw0_0/inst/ramOutDataR_reg[16]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[3][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.853ns (21.640%)  route 3.089ns (78.360%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 4.467 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.397    -2.229    design_1_i/hw0_0/inst/clk160m
    SLICE_X96Y152        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[3][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/rmem_reg[3][19]/Q
                         net (fo=1, routed)           0.915    -0.881    design_1_i/hw0_0/inst/rmem[3]__0[19]
    SLICE_X99Y154        LUT6 (Prop_lut6_I0_O)        0.105    -0.776 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_9/O
                         net (fo=1, routed)           0.343    -0.432    design_1_i/hw0_0/inst/ramOutDataR[19]_i_9_n_0
    SLICE_X99Y153        LUT6 (Prop_lut6_I5_O)        0.105    -0.327 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_5/O
                         net (fo=1, routed)           0.639     0.312    design_1_i/hw0_0/inst/ramOutDataR[19]_i_5_n_0
    SLICE_X86Y149        LUT6 (Prop_lut6_I5_O)        0.105     0.417 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_2/O
                         net (fo=1, routed)           1.191     1.608    design_1_i/hw0_0/inst/ramOutDataR[19]_i_2_n_0
    SLICE_X57Y148        LUT6 (Prop_lut6_I1_O)        0.105     1.713 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_1/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/hw0_0/inst/ramOutDataR[19]_i_1_n_0
    SLICE_X57Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.301     4.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X57Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[19]/C
                         clock pessimism             -0.619     3.848    
                         clock uncertainty           -0.181     3.667    
    SLICE_X57Y148        FDRE (Setup_fdre_C_D)        0.032     3.699    design_1_i/hw0_0/inst/ramOutDataR_reg[19]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[63][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.404ns (54.141%)  route 0.342ns (45.859%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.586    -0.466    design_1_i/hw0_0/inst/clk160m
    SLICE_X50Y144        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[63][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/hw0_0/inst/rmem_reg[63][15]/Q
                         net (fo=1, routed)           0.053    -0.272    design_1_i/hw0_0/inst/rmem_reg_n_0_[63][15]
    SLICE_X51Y144        LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  design_1_i/hw0_0/inst/ramOutDataR[15]_i_12/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/hw0_0/inst/ramOutDataR[15]_i_12_n_0
    SLICE_X51Y144        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.162 r  design_1_i/hw0_0/inst/ramOutDataR_reg[15]_i_6/O
                         net (fo=1, routed)           0.240     0.078    design_1_i/hw0_0/inst/ramOutDataR_reg[15]_i_6_n_0
    SLICE_X57Y145        LUT5 (Prop_lut5_I0_O)        0.108     0.186 r  design_1_i/hw0_0/inst/ramOutDataR[15]_i_3/O
                         net (fo=1, routed)           0.049     0.235    design_1_i/hw0_0/inst/ramOutDataR[15]_i_3_n_0
    SLICE_X57Y145        LUT6 (Prop_lut6_I3_O)        0.045     0.280 r  design_1_i/hw0_0/inst/ramOutDataR[15]_i_1/O
                         net (fo=1, routed)           0.000     0.280    design_1_i/hw0_0/inst/ramOutDataR[15]_i_1_n_0
    SLICE_X57Y145        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.856    -0.101    design_1_i/hw0_0/inst/ramClk
    SLICE_X57Y145        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[15]/C
                         clock pessimism             -0.041    -0.142    
                         clock uncertainty            0.181     0.039    
    SLICE_X57Y145        FDRE (Hold_fdre_C_D)         0.092     0.131    design_1_i/hw0_0/inst/ramOutDataR_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[40][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.231ns (30.253%)  route 0.533ns (69.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.564    -0.488    design_1_i/hw0_0/inst/clk160m
    SLICE_X78Y138        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[40][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/hw0_0/inst/rmem_reg[40][2]/Q
                         net (fo=1, routed)           0.368     0.021    design_1_i/hw0_0/inst/rmem_reg[40]_128[2]
    SLICE_X69Y138        LUT6 (Prop_lut6_I2_O)        0.045     0.066 r  design_1_i/hw0_0/inst/ramOutDataR[2]_i_3/O
                         net (fo=1, routed)           0.165     0.231    design_1_i/hw0_0/inst/ramOutDataR[2]_i_3_n_0
    SLICE_X69Y139        LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  design_1_i/hw0_0/inst/ramOutDataR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.276    design_1_i/hw0_0/inst/ramOutDataR[2]_i_1_n_0
    SLICE_X69Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.847    -0.110    design_1_i/hw0_0/inst/ramClk
    SLICE_X69Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[2]/C
                         clock pessimism             -0.041    -0.151    
                         clock uncertainty            0.181     0.030    
    SLICE_X69Y139        FDRE (Hold_fdre_C_D)         0.091     0.121    design_1_i/hw0_0/inst/ramOutDataR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[53][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.413ns (54.546%)  route 0.344ns (45.454%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.104ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.581    -0.471    design_1_i/hw0_0/inst/clk160m
    SLICE_X58Y154        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[53][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/hw0_0/inst/rmem_reg[53][29]/Q
                         net (fo=1, routed)           0.050    -0.280    design_1_i/hw0_0/inst/rmem_reg[53]_126[29]
    SLICE_X59Y154        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  design_1_i/hw0_0/inst/ramOutDataR[29]_i_12/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/hw0_0/inst/ramOutDataR[29]_i_12_n_0
    SLICE_X59Y154        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.161 r  design_1_i/hw0_0/inst/ramOutDataR_reg[29]_i_7/O
                         net (fo=1, routed)           0.158    -0.003    design_1_i/hw0_0/inst/ramOutDataR_reg[29]_i_7_n_0
    SLICE_X61Y152        LUT5 (Prop_lut5_I1_O)        0.108     0.105 r  design_1_i/hw0_0/inst/ramOutDataR[29]_i_3/O
                         net (fo=1, routed)           0.136     0.241    design_1_i/hw0_0/inst/ramOutDataR[29]_i_3_n_0
    SLICE_X61Y152        LUT6 (Prop_lut6_I3_O)        0.045     0.286 r  design_1_i/hw0_0/inst/ramOutDataR[29]_i_1/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/hw0_0/inst/ramOutDataR[29]_i_1_n_0
    SLICE_X61Y152        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.853    -0.104    design_1_i/hw0_0/inst/ramClk
    SLICE_X61Y152        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[29]/C
                         clock pessimism             -0.041    -0.145    
                         clock uncertainty            0.181     0.036    
    SLICE_X61Y152        FDRE (Hold_fdre_C_D)         0.092     0.128    design_1_i/hw0_0/inst/ramOutDataR_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[52][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.404ns (52.099%)  route 0.371ns (47.901%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.585    -0.467    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y151        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[52][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/hw0_0/inst/rmem_reg[52][19]/Q
                         net (fo=1, routed)           0.092    -0.233    design_1_i/hw0_0/inst/rmem_reg_n_0_[52][19]
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/hw0_0/inst/ramOutDataR[19]_i_13_n_0
    SLICE_X50Y151        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.123 r  design_1_i/hw0_0/inst/ramOutDataR_reg[19]_i_7/O
                         net (fo=1, routed)           0.230     0.107    design_1_i/hw0_0/inst/ramOutDataR_reg[19]_i_7_n_0
    SLICE_X57Y148        LUT5 (Prop_lut5_I1_O)        0.108     0.215 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_3/O
                         net (fo=1, routed)           0.049     0.264    design_1_i/hw0_0/inst/ramOutDataR[19]_i_3_n_0
    SLICE_X57Y148        LUT6 (Prop_lut6_I3_O)        0.045     0.309 r  design_1_i/hw0_0/inst/ramOutDataR[19]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/hw0_0/inst/ramOutDataR[19]_i_1_n_0
    SLICE_X57Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.857    -0.100    design_1_i/hw0_0/inst/ramClk
    SLICE_X57Y148        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[19]/C
                         clock pessimism             -0.041    -0.141    
                         clock uncertainty            0.181     0.040    
    SLICE_X57Y148        FDRE (Hold_fdre_C_D)         0.092     0.132    design_1_i/hw0_0/inst/ramOutDataR_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[40][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.866%)  route 0.598ns (72.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.111ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.565    -0.487    design_1_i/hw0_0/inst/clk160m
    SLICE_X78Y141        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[40][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  design_1_i/hw0_0/inst/rmem_reg[40][5]/Q
                         net (fo=1, routed)           0.352     0.006    design_1_i/hw0_0/inst/rmem_reg[40]_128[5]
    SLICE_X72Y141        LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  design_1_i/hw0_0/inst/ramOutDataR[5]_i_3/O
                         net (fo=1, routed)           0.246     0.297    design_1_i/hw0_0/inst/ramOutDataR[5]_i_3_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  design_1_i/hw0_0/inst/ramOutDataR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/hw0_0/inst/ramOutDataR[5]_i_1_n_0
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.846    -0.111    design_1_i/hw0_0/inst/ramClk
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[5]/C
                         clock pessimism             -0.041    -0.152    
                         clock uncertainty            0.181     0.029    
    SLICE_X72Y139        FDRE (Hold_fdre_C_D)         0.121     0.150    design_1_i/hw0_0/inst/ramOutDataR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.598%)  route 0.606ns (72.402%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.107ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.566    -0.486    design_1_i/hw0_0/inst/clk160m
    SLICE_X86Y146        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  design_1_i/hw0_0/inst/rmem_reg[12][9]/Q
                         net (fo=1, routed)           0.160    -0.185    design_1_i/hw0_0/inst/rmem[12]__0[9]
    SLICE_X86Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  design_1_i/hw0_0/inst/ramOutDataR[9]_i_2/O
                         net (fo=1, routed)           0.446     0.306    design_1_i/hw0_0/inst/ramOutDataR[9]_i_2_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I1_O)        0.045     0.351 r  design_1_i/hw0_0/inst/ramOutDataR[9]_i_1/O
                         net (fo=1, routed)           0.000     0.351    design_1_i/hw0_0/inst/ramOutDataR[9]_i_1_n_0
    SLICE_X64Y142        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.850    -0.107    design_1_i/hw0_0/inst/ramClk
    SLICE_X64Y142        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[9]/C
                         clock pessimism             -0.041    -0.148    
                         clock uncertainty            0.181     0.033    
    SLICE_X64Y142        FDRE (Hold_fdre_C_D)         0.120     0.153    design_1_i/hw0_0/inst/ramOutDataR_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[40][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.231ns (27.697%)  route 0.603ns (72.303%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.564    -0.488    design_1_i/hw0_0/inst/clk160m
    SLICE_X78Y138        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[40][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/hw0_0/inst/rmem_reg[40][1]/Q
                         net (fo=1, routed)           0.421     0.074    design_1_i/hw0_0/inst/rmem_reg[40]_128[1]
    SLICE_X70Y138        LUT6 (Prop_lut6_I2_O)        0.045     0.119 r  design_1_i/hw0_0/inst/ramOutDataR[1]_i_3/O
                         net (fo=1, routed)           0.182     0.301    design_1_i/hw0_0/inst/ramOutDataR[1]_i_3_n_0
    SLICE_X70Y137        LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  design_1_i/hw0_0/inst/ramOutDataR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    design_1_i/hw0_0/inst/ramOutDataR[1]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.844    -0.113    design_1_i/hw0_0/inst/ramClk
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[1]/C
                         clock pessimism             -0.041    -0.154    
                         clock uncertainty            0.181     0.027    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.120     0.147    design_1_i/hw0_0/inst/ramOutDataR_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[35][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.424ns (51.110%)  route 0.406ns (48.890%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.111ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.575    -0.477    design_1_i/hw0_0/inst/clk160m
    SLICE_X70Y139        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[35][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  design_1_i/hw0_0/inst/rmem_reg[35][0]__0/Q
                         net (fo=1, routed)           0.112    -0.201    design_1_i/hw0_0/inst/rmem[35]_124[0]
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/hw0_0/inst/ramOutDataR[0]_i_12_n_0
    SLICE_X70Y139        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.094 r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]_i_7/O
                         net (fo=1, routed)           0.135     0.042    design_1_i/hw0_0/inst/ramOutDataR_reg[0]_i_7_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I5_O)        0.108     0.150 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_3/O
                         net (fo=1, routed)           0.158     0.308    design_1_i/hw0_0/inst/ramOutDataR[0]_i_3_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  design_1_i/hw0_0/inst/ramOutDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/hw0_0/inst/ramOutDataR[0]_i_1_n_0
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.846    -0.111    design_1_i/hw0_0/inst/ramClk
    SLICE_X72Y139        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[0]/C
                         clock pessimism             -0.041    -0.152    
                         clock uncertainty            0.181     0.029    
    SLICE_X72Y139        FDRE (Hold_fdre_C_D)         0.120     0.149    design_1_i/hw0_0/inst/ramOutDataR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[33][27]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.401ns (50.028%)  route 0.401ns (49.972%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.104ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.581    -0.471    design_1_i/hw0_0/inst/clk160m
    SLICE_X65Y149        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[33][27]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/hw0_0/inst/rmem_reg[33][27]__0/Q
                         net (fo=1, routed)           0.090    -0.239    design_1_i/hw0_0/inst/rmem[33]_122[27]
    SLICE_X64Y149        LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  design_1_i/hw0_0/inst/ramOutDataR[27]_i_13/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/hw0_0/inst/ramOutDataR[27]_i_13_n_0
    SLICE_X64Y149        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.132 r  design_1_i/hw0_0/inst/ramOutDataR_reg[27]_i_8/O
                         net (fo=1, routed)           0.260     0.128    design_1_i/hw0_0/inst/ramOutDataR_reg[27]_i_8_n_0
    SLICE_X61Y152        LUT5 (Prop_lut5_I3_O)        0.108     0.236 r  design_1_i/hw0_0/inst/ramOutDataR[27]_i_3/O
                         net (fo=1, routed)           0.050     0.286    design_1_i/hw0_0/inst/ramOutDataR[27]_i_3_n_0
    SLICE_X61Y152        LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  design_1_i/hw0_0/inst/ramOutDataR[27]_i_1/O
                         net (fo=1, routed)           0.000     0.331    design_1_i/hw0_0/inst/ramOutDataR[27]_i_1_n_0
    SLICE_X61Y152        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.853    -0.104    design_1_i/hw0_0/inst/ramClk
    SLICE_X61Y152        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[27]/C
                         clock pessimism             -0.041    -0.145    
                         clock uncertainty            0.181     0.036    
    SLICE_X61Y152        FDRE (Hold_fdre_C_D)         0.091     0.127    design_1_i/hw0_0/inst/ramOutDataR_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/rmem_reg[51][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/ramOutDataR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.392ns (47.112%)  route 0.440ns (52.888%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.581    -0.471    design_1_i/hw0_0/inst/clk160m
    SLICE_X54Y136        FDRE                                         r  design_1_i/hw0_0/inst/rmem_reg[51][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/hw0_0/inst/rmem_reg[51][3]/Q
                         net (fo=1, routed)           0.053    -0.277    design_1_i/hw0_0/inst/rmem_reg[51]_127[3]
    SLICE_X55Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  design_1_i/hw0_0/inst/ramOutDataR[3]_i_14/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/hw0_0/inst/ramOutDataR[3]_i_14_n_0
    SLICE_X55Y136        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.161 r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_8_n_0
    SLICE_X55Y136        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.138 r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_4/O
                         net (fo=1, routed)           0.387     0.249    design_1_i/hw0_0/inst/ramOutDataR_reg[3]_i_4_n_0
    SLICE_X70Y137        LUT6 (Prop_lut6_I4_O)        0.112     0.361 r  design_1_i/hw0_0/inst/ramOutDataR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    design_1_i/hw0_0/inst/ramOutDataR[3]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.844    -0.113    design_1_i/hw0_0/inst/ramClk
    SLICE_X70Y137        FDRE                                         r  design_1_i/hw0_0/inst/ramOutDataR_reg[3]/C
                         clock pessimism             -0.041    -0.154    
                         clock uncertainty            0.181     0.027    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.121     0.148    design_1_i/hw0_0/inst/ramOutDataR_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[68][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.198ns (23.975%)  route 3.799ns (76.025%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 4.442 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.862     2.789    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X81Y106        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[68][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.276     4.442    design_1_i/hw0_0/inst/clk160m
    SLICE_X81Y106        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[68][25]/C
                         clock pessimism             -0.619     3.823    
                         clock uncertainty           -0.181     3.642    
    SLICE_X81Y106        FDRE (Setup_fdre_C_CE)      -0.315     3.327    design_1_i/hw0_0/inst/bmem_reg[68][25]
  -------------------------------------------------------------------
                         required time                          3.327    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[66][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.198ns (24.020%)  route 3.790ns (75.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 4.450 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.853     2.780    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[66][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.284     4.450    design_1_i/hw0_0/inst/clk160m
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[66][31]/C
                         clock pessimism             -0.619     3.831    
                         clock uncertainty           -0.181     3.650    
    SLICE_X77Y107        FDRE (Setup_fdre_C_CE)      -0.315     3.335    design_1_i/hw0_0/inst/bmem_reg[66][31]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[68][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.198ns (24.020%)  route 3.790ns (75.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 4.450 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.853     2.780    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[68][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.284     4.450    design_1_i/hw0_0/inst/clk160m
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[68][30]/C
                         clock pessimism             -0.619     3.831    
                         clock uncertainty           -0.181     3.650    
    SLICE_X77Y107        FDRE (Setup_fdre_C_CE)      -0.315     3.335    design_1_i/hw0_0/inst/bmem_reg[68][30]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[90][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.198ns (24.020%)  route 3.790ns (75.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 4.450 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.853     2.780    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[90][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.284     4.450    design_1_i/hw0_0/inst/clk160m
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[90][30]/C
                         clock pessimism             -0.619     3.831    
                         clock uncertainty           -0.181     3.650    
    SLICE_X77Y107        FDRE (Setup_fdre_C_CE)      -0.315     3.335    design_1_i/hw0_0/inst/bmem_reg[90][30]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[94][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.198ns (24.020%)  route 3.790ns (75.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 4.450 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.853     2.780    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[94][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.284     4.450    design_1_i/hw0_0/inst/clk160m
    SLICE_X77Y107        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[94][30]/C
                         clock pessimism             -0.619     3.831    
                         clock uncertainty           -0.181     3.650    
    SLICE_X77Y107        FDRE (Setup_fdre_C_CE)      -0.315     3.335    design_1_i/hw0_0/inst/bmem_reg[94][30]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[65][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.198ns (23.864%)  route 3.822ns (76.136%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 4.459 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.885     2.813    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[65][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.293     4.459    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[65][4]/C
                         clock pessimism             -0.619     3.840    
                         clock uncertainty           -0.181     3.659    
    SLICE_X90Y101        FDRE (Setup_fdre_C_CE)      -0.283     3.376    design_1_i/hw0_0/inst/bmem_reg[65][4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[71][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.198ns (23.864%)  route 3.822ns (76.136%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 4.459 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.885     2.813    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[71][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.293     4.459    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[71][4]/C
                         clock pessimism             -0.619     3.840    
                         clock uncertainty           -0.181     3.659    
    SLICE_X90Y101        FDRE (Setup_fdre_C_CE)      -0.283     3.376    design_1_i/hw0_0/inst/bmem_reg[71][4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[88][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.198ns (23.864%)  route 3.822ns (76.136%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 4.459 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.885     2.813    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[88][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.293     4.459    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[88][4]/C
                         clock pessimism             -0.619     3.840    
                         clock uncertainty           -0.181     3.659    
    SLICE_X90Y101        FDRE (Setup_fdre_C_CE)      -0.283     3.376    design_1_i/hw0_0/inst/bmem_reg[88][4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[90][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.198ns (23.864%)  route 3.822ns (76.136%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 4.459 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.885     2.813    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[90][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.293     4.459    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[90][4]/C
                         clock pessimism             -0.619     3.840    
                         clock uncertainty           -0.181     3.659    
    SLICE_X90Y101        FDRE (Setup_fdre_C_CE)      -0.283     3.376    design_1_i/hw0_0/inst/bmem_reg[90][4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[95][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.198ns (23.864%)  route 3.822ns (76.136%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 4.459 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.419    -2.208    design_1_i/hw0_0/inst/ramClk
    SLICE_X110Y138       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.379    -1.829 r  design_1_i/hw0_0/inst/mem_reg[31][0]/Q
                         net (fo=2, routed)           0.937    -0.892    design_1_i/hw0_0/inst/mem_reg[31]_0[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I1_O)        0.105    -0.787 r  design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14/O
                         net (fo=1, routed)           0.000    -0.787    design_1_i/hw0_0/inst/memSaveBuf1[31]_i_14_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.364 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.364    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_6_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.264 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.264    design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_2_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    -0.073 r  design_1_i/hw0_0/inst/memSaveBuf1_reg[31]_i_1/CO[2]
                         net (fo=2712, routed)        2.885     2.813    design_1_i/hw0_0/inst/memSaveBuf10
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     7.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.510    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     1.604 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.089    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.166 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.293     4.459    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y101        FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[95][4]/C
                         clock pessimism             -0.619     3.840    
                         clock uncertainty           -0.181     3.659    
    SLICE_X90Y101        FDRE (Setup_fdre_C_CE)      -0.283     3.376    design_1_i/hw0_0/inst/bmem_reg[95][4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[19][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.016%)  route 0.481ns (78.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.585    -0.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X106Y135       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[19][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  design_1_i/hw0_0/inst/mem_reg[19][8]/Q
                         net (fo=1, routed)           0.481     0.142    design_1_i/hw0_0/inst/mem_reg[19]_85[8]
    SLICE_X123Y135       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.859    -0.098    design_1_i/hw0_0/inst/clk160m
    SLICE_X123Y135       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][8]/C
                         clock pessimism             -0.041    -0.139    
                         clock uncertainty            0.181     0.042    
    SLICE_X123Y135       FDRE (Hold_fdre_C_D)         0.007     0.049    design_1_i/hw0_0/inst/bmem_reg[19][8]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[19][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.226%)  route 0.523ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.097ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.585    -0.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X106Y135       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/hw0_0/inst/mem_reg[19][10]/Q
                         net (fo=1, routed)           0.523     0.197    design_1_i/hw0_0/inst/mem_reg[19]_85[10]
    SLICE_X123Y137       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.860    -0.097    design_1_i/hw0_0/inst/clk160m
    SLICE_X123Y137       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][10]/C
                         clock pessimism             -0.041    -0.138    
                         clock uncertainty            0.181     0.043    
    SLICE_X123Y137       FDRE (Hold_fdre_C_D)         0.061     0.104    design_1_i/hw0_0/inst/bmem_reg[19][10]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[48][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[48][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.280%)  route 0.522ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.109ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.579    -0.473    design_1_i/hw0_0/inst/ramClk
    SLICE_X111Y123       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[48][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/hw0_0/inst/mem_reg[48][16]/Q
                         net (fo=1, routed)           0.522     0.190    design_1_i/hw0_0/inst/mem_reg[48]_61[16]
    SLICE_X113Y123       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[48][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.848    -0.109    design_1_i/hw0_0/inst/clk160m
    SLICE_X113Y123       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[48][16]/C
                         clock pessimism             -0.041    -0.150    
                         clock uncertainty            0.181     0.031    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.062     0.093    design_1_i/hw0_0/inst/bmem_reg[48][16]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[19][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[19][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.128ns (20.874%)  route 0.485ns (79.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.585    -0.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X106Y135       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  design_1_i/hw0_0/inst/mem_reg[19][15]/Q
                         net (fo=1, routed)           0.485     0.146    design_1_i/hw0_0/inst/mem_reg[19]_85[15]
    SLICE_X123Y135       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.859    -0.098    design_1_i/hw0_0/inst/clk160m
    SLICE_X123Y135       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][15]/C
                         clock pessimism             -0.041    -0.139    
                         clock uncertainty            0.181     0.042    
    SLICE_X123Y135       FDRE (Hold_fdre_C_D)         0.006     0.048    design_1_i/hw0_0/inst/bmem_reg[19][15]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[19][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[19][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.212%)  route 0.524ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.585    -0.467    design_1_i/hw0_0/inst/ramClk
    SLICE_X106Y135       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[19][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/hw0_0/inst/mem_reg[19][12]/Q
                         net (fo=1, routed)           0.524     0.198    design_1_i/hw0_0/inst/mem_reg[19]_85[12]
    SLICE_X106Y138       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.858    -0.099    design_1_i/hw0_0/inst/clk160m
    SLICE_X106Y138       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[19][12]/C
                         clock pessimism             -0.041    -0.140    
                         clock uncertainty            0.181     0.041    
    SLICE_X106Y138       FDRE (Hold_fdre_C_D)         0.058     0.099    design_1_i/hw0_0/inst/bmem_reg[19][12]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.116%)  route 0.527ns (78.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.093ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.593    -0.459    design_1_i/hw0_0/inst/ramClk
    SLICE_X118Y143       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y143       FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  design_1_i/hw0_0/inst/mem_reg[13][8]/Q
                         net (fo=1, routed)           0.527     0.209    design_1_i/hw0_0/inst/mem_reg[13]_92[8]
    SLICE_X118Y145       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.864    -0.093    design_1_i/hw0_0/inst/clk160m
    SLICE_X118Y145       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[13][8]/C
                         clock pessimism             -0.041    -0.134    
                         clock uncertainty            0.181     0.047    
    SLICE_X118Y145       FDRE (Hold_fdre_C_D)         0.061     0.108    design_1_i/hw0_0/inst/bmem_reg[13][8]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[58][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[58][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.188%)  route 0.524ns (78.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.106ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.581    -0.471    design_1_i/hw0_0/inst/ramClk
    SLICE_X111Y121       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[58][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/hw0_0/inst/mem_reg[58][17]/Q
                         net (fo=1, routed)           0.524     0.195    design_1_i/hw0_0/inst/mem_reg[58]_42[17]
    SLICE_X111Y120       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[58][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.851    -0.106    design_1_i/hw0_0/inst/clk160m
    SLICE_X111Y120       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[58][17]/C
                         clock pessimism             -0.041    -0.147    
                         clock uncertainty            0.181     0.034    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.059     0.093    design_1_i/hw0_0/inst/bmem_reg[58][17]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[96][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.272%)  route 0.555ns (79.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.111ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.574    -0.478    design_1_i/hw0_0/inst/ramClk
    SLICE_X91Y139        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[96][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  design_1_i/hw0_0/inst/mem_reg[96][9]/Q
                         net (fo=1, routed)           0.555     0.218    design_1_i/hw0_0/inst/mem_reg_n_0_[96][9]
    SLICE_X90Y140        FDRE                                         r  design_1_i/hw0_0/inst/txSysData_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.846    -0.111    design_1_i/hw0_0/inst/clk160m
    SLICE_X90Y140        FDRE                                         r  design_1_i/hw0_0/inst/txSysData_reg[0][9]/C
                         clock pessimism             -0.041    -0.152    
                         clock uncertainty            0.181     0.029    
    SLICE_X90Y140        FDRE (Hold_fdre_C_D)         0.087     0.116    design_1_i/hw0_0/inst/txSysData_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[12][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[12][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.923%)  route 0.533ns (79.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.103ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.583    -0.469    design_1_i/hw0_0/inst/ramClk
    SLICE_X114Y129       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[12][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/hw0_0/inst/mem_reg[12][19]/Q
                         net (fo=1, routed)           0.533     0.205    design_1_i/hw0_0/inst/mem_reg_n_0_[12][19]
    SLICE_X114Y131       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.854    -0.103    design_1_i/hw0_0/inst/clk160m
    SLICE_X114Y131       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[12][19]/C
                         clock pessimism             -0.041    -0.144    
                         clock uncertainty            0.181     0.037    
    SLICE_X114Y131       FDRE (Hold_fdre_C_D)         0.063     0.100    design_1_i/hw0_0/inst/bmem_reg[12][19]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/bmem_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.164ns (24.136%)  route 0.515ns (75.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.587    -0.465    design_1_i/hw0_0/inst/ramClk
    SLICE_X116Y132       FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/hw0_0/inst/mem_reg[12][4]/Q
                         net (fo=1, routed)           0.515     0.215    design_1_i/hw0_0/inst/mem_reg_n_0_[12][4]
    SLICE_X114Y132       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.855    -0.102    design_1_i/hw0_0/inst/clk160m
    SLICE_X114Y132       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[12][4]/C
                         clock pessimism             -0.041    -0.143    
                         clock uncertainty            0.181     0.038    
    SLICE_X114Y132       FDRE (Hold_fdre_C_D)         0.063     0.101    design_1_i/hw0_0/inst/bmem_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.114    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.242ns (22.684%)  route 4.233ns (77.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         1.242     1.242 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           4.233     5.474    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X42Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.302    -1.782    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.252ns (24.223%)  route 3.916ns (75.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    H18                  IBUF (Prop_ibuf_I_O)         1.252     1.252 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           3.916     5.167    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X40Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.375    -1.709    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.268ns (25.292%)  route 3.745ns (74.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         1.268     1.268 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           3.745     5.013    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X44Y102        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.303    -1.781    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y102        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcTx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.262ns (29.053%)  route 3.083ns (70.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  uartIpcTx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcTx2
    M20                  IBUF (Prop_ibuf_I_O)         1.262     1.262 r  uartIpcTx2_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.345    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y112        FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.299    -1.785    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y112        FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 1.247ns (29.046%)  route 3.047ns (70.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         1.247     1.247 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           3.047     4.294    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.302    -1.782    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 1.301ns (31.852%)  route 2.783ns (68.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  rs485Ro_IBUF_inst/O
                         net (fo=2, routed)           2.783     4.084    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X68Y106        FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.292    -1.792    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y106        FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcTxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.240ns (31.425%)  route 2.706ns (68.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  uartIpcTxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcTxH
    N15                  IBUF (Prop_ibuf_I_O)         1.240     1.240 r  uartIpcTxH_IBUF_inst/O
                         net (fo=2, routed)           2.706     3.946    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X72Y99         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X72Y99         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[8]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 1.301ns (34.820%)  route 2.435ns (65.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  gpInA[8] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[8]
    V20                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  gpInA_IBUF[8]_inst/O
                         net (fo=1, routed)           2.435     3.736    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X45Y108        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.302    -1.782    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[9]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.312ns (35.671%)  route 2.366ns (64.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  gpInA[9] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[9]
    Y19                  IBUF (Prop_ibuf_I_O)         1.312     1.312 r  gpInA_IBUF[9]_inst/O
                         net (fo=1, routed)           2.366     3.677    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X46Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.301    -1.783    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 1.315ns (37.284%)  route 2.211ns (62.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         1.315     1.315 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           2.211     3.526    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X49Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.302    -1.782    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.461ns (28.416%)  route 1.161ns (71.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         0.461     0.461 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.161     1.622    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.858    -0.099    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.458ns (27.952%)  route 1.180ns (72.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         0.458     0.458 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.180     1.638    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X49Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.926    -0.031    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.461ns (27.977%)  route 1.188ns (72.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         0.461     0.461 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.188     1.649    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X40Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.888    -0.069    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.459ns (27.531%)  route 1.208ns (72.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         0.459     0.459 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.208     1.668    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X49Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.857    -0.100    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[9]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.456ns (25.304%)  route 1.347ns (74.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  gpInA[9] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[9]
    Y19                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  gpInA_IBUF[9]_inst/O
                         net (fo=1, routed)           1.347     1.803    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X46Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.855    -0.102    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[8]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.445ns (24.030%)  route 1.408ns (75.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  gpInA[8] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[8]
    V20                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  gpInA_IBUF[8]_inst/O
                         net (fo=1, routed)           1.408     1.853    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X45Y108        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.856    -0.101    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcTxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.385ns (19.814%)  route 1.559ns (80.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  uartIpcTxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcTxH
    N15                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  uartIpcTxH_IBUF_inst/O
                         net (fo=2, routed)           1.559     1.944    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X72Y99         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.919    -0.038    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X72Y99         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.445ns (21.604%)  route 1.616ns (78.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  rs485Ro_IBUF_inst/O
                         net (fo=2, routed)           1.616     2.061    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X68Y106        FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.849    -0.108    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y106        FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcTx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.407ns (19.612%)  route 1.670ns (80.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  uartIpcTx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcTx2
    M20                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  uartIpcTx2_IBUF_inst/O
                         net (fo=1, routed)           1.670     2.077    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y112        FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.853    -0.104    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y112        FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.392ns (18.620%)  route 1.715ns (81.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           1.715     2.107    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.857    -0.100    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.260ns (48.740%)  route 0.273ns (51.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.927    -0.030    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.204     0.174 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.273     0.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X44Y93         LUT2 (Prop_lut2_I0_O)        0.056     0.504 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.504    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.652    -0.399    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.160ns (42.447%)  route 0.217ns (57.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.923    -0.034    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y90         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.160     0.126 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.217     0.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.648    -0.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.279ns (42.861%)  route 0.372ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.435    -1.649    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y90         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.279    -1.370 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.372    -0.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.552    -2.074    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.431ns (49.345%)  route 0.442ns (50.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    -1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.440    -1.644    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.347    -1.297 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.442    -0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X44Y93         LUT2 (Prop_lut2_I0_O)        0.084    -0.771 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.556    -2.070    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.276ns  (logic 2.898ns (54.924%)  route 2.378ns (45.076%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.614     3.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X40Y72         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.969 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.840     5.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.512    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.610 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.252     7.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.309     7.416 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.534     7.950    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.105     8.055 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.753     8.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.105     8.913 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X32Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.510    -1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 2.898ns (56.731%)  route 2.210ns (43.269%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.614     3.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X40Y72         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.969 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.840     5.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.512    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.610 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.252     7.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.309     7.416 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.534     7.950    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.105     8.055 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.585     8.640    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.745 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X28Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.508    -1.576    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 2.379ns (73.909%)  route 0.840ns (26.091%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.614     3.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X40Y72         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.969 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.840     5.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.512    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.610 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X38Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.507    -1.577    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.815ns (30.554%)  route 1.852ns (69.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -5.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626     3.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.433     4.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.905     4.986    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X21Y75         LUT5 (Prop_lut5_I1_O)        0.115     5.101 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.692     5.794    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X22Y73         LUT3 (Prop_lut3_I0_O)        0.267     6.061 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.255     6.316    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X22Y73         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.512    -1.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y73         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 1.117ns (43.070%)  route 1.476ns (56.930%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -5.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626     3.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.398     4.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.971     5.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X23Y75         LUT5 (Prop_lut5_I1_O)        0.245     5.262 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.506     5.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[1]
    SLICE_X23Y73         LUT5 (Prop_lut5_I3_O)        0.268     6.036 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_i_2__70/O
                         net (fo=1, routed)           0.000     6.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X23Y73         MUXF7 (Prop_muxf7_I1_O)      0.206     6.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X23Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.512    -1.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X23Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 1.117ns (43.075%)  route 1.476ns (56.925%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626     3.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.398     4.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.971     5.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X23Y75         LUT5 (Prop_lut5_I1_O)        0.245     5.262 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.505     5.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[30]
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.268     6.036 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__91/O
                         net (fo=1, routed)           0.000     6.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/I1163_out
    SLICE_X24Y74         MUXF7 (Prop_muxf7_I1_O)      0.206     6.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_instr_ii_41
    SLICE_X24Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.506    -1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X24Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.507ns  (logic 0.975ns (38.888%)  route 1.532ns (61.112%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629     3.652    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.379     4.031 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.985     5.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X24Y81         LUT5 (Prop_lut5_I1_O)        0.115     5.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.547     5.678    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[23]
    SLICE_X23Y79         LUT3 (Prop_lut3_I2_O)        0.275     5.953 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__84/O
                         net (fo=1, routed)           0.000     5.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/I1135_out
    SLICE_X23Y79         MUXF7 (Prop_muxf7_I1_O)      0.206     6.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_instr_ii_34
    SLICE_X23Y79         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.516    -1.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X23Y79         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.476ns  (logic 0.960ns (38.767%)  route 1.516ns (61.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627     3.650    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y82         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.379     4.029 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.886     4.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X24Y82         LUT5 (Prop_lut5_I1_O)        0.115     5.029 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.631     5.660    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[9]
    SLICE_X26Y78         LUT4 (Prop_lut4_I3_O)        0.267     5.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     5.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I037_out
    SLICE_X26Y78         MUXF7 (Prop_muxf7_I0_O)      0.199     6.126 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X26Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.509    -1.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X26Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.951ns (39.174%)  route 1.477ns (60.826%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627     3.650    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y82         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.379     4.029 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.803     4.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X24Y82         LUT5 (Prop_lut5_I1_O)        0.115     4.947 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.674     5.620    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X24Y78         LUT3 (Prop_lut3_I2_O)        0.275     5.895 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__15/O
                         net (fo=1, routed)           0.000     5.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I1119_out
    SLICE_X24Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.077 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.077    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X24Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.509    -1.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X24Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.942ns (39.812%)  route 1.424ns (60.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629     3.652    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.379     4.031 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.926     4.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X21Y75         LUT5 (Prop_lut5_I1_O)        0.115     5.071 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.499     5.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[24]
    SLICE_X20Y74         LUT4 (Prop_lut4_I3_O)        0.275     5.845 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__139/O
                         net (fo=1, routed)           0.000     5.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/I0141_out
    SLICE_X20Y74         MUXF7 (Prop_muxf7_I0_O)      0.173     6.018 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X20Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.512    -1.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X20Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.113%)  route 0.165ns (53.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.004ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.685     1.647    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.165     1.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X33Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.961     0.004    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.422%)  route 0.161ns (49.578%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.002ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.679     1.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.161     1.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X21Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.955    -0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X21Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.498%)  route 0.256ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.003ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.681     1.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.256     2.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.960     0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.327%)  route 0.336ns (61.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.006ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.271     2.077    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.122 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.066     2.187    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.951    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.628%)  route 0.346ns (62.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.006ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.272     2.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.123 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.075     2.197    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.951    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.294%)  route 0.400ns (65.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.006ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.271     2.077    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X23Y75         LUT6 (Prop_lut6_I3_O)        0.045     2.122 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.130     2.251    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.951    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.855%)  route 0.459ns (71.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.683     1.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.257     2.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X24Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.088 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.202     2.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X22Y80         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y80         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.305ns (45.473%)  route 0.366ns (54.527%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.003ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.683     1.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.249     2.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X24Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.117     2.197    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[17]
    SLICE_X26Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__78/O
                         net (fo=1, routed)           0.000     2.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/I171_out
    SLICE_X26Y80         MUXF7 (Prop_muxf7_I1_O)      0.074     2.316 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.316    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/of_instr_ii_18
    SLICE_X26Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.954    -0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X26Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.209ns (30.750%)  route 0.471ns (69.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.003ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.680     1.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.271     2.077    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X23Y75         LUT6 (Prop_lut6_I3_O)        0.045     2.122 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.200     2.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X22Y78         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.954    -0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y78         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.492%)  route 0.476ns (69.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.006ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.678     1.640    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y75         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.246     2.050    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X21Y75         LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.230     2.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.951    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X22Y76         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.538ns (33.784%)  route 1.054ns (66.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.341     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.433     1.774 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           1.054     2.829    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.105     2.934 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.934    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y97         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.439    -1.645    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.721ns (42.298%)  route 2.348ns (57.702%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.809     2.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.228 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.228    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.326 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     3.571 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.252     3.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.309     4.132 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.534     4.666    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.105     4.771 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.753     5.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.105     5.629 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     5.629    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X32Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.510    -1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.721ns (44.120%)  route 2.180ns (55.880%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.809     2.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.228 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.228    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.326 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     3.571 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.252     3.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.309     4.132 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.534     4.666    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.105     4.771 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.585     5.356    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.461 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     5.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X28Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.508    -1.576    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 1.202ns (59.764%)  route 0.809ns (40.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.809     2.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.228 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.228    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.326 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     3.571 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     3.571    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X38Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.507    -1.577    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.589ns (31.945%)  route 1.255ns (68.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.556     2.495    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105     2.600 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.699     3.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X29Y83         LUT5 (Prop_lut5_I2_O)        0.105     3.404 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     3.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.514    -1.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.589ns (31.979%)  route 1.253ns (68.021%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.699     2.638    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X28Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.743 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.554     3.297    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X28Y83         LUT6 (Prop_lut6_I3_O)        0.105     3.402 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     3.402    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.514    -1.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.538ns (31.899%)  route 1.149ns (68.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.374     1.374    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.433     1.807 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           1.149     2.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X44Y93         LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.440    -1.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.589ns (46.225%)  route 0.685ns (53.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.556     2.495    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105     2.600 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.130     2.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I3_O)        0.105     2.834 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     2.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.514    -1.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.484ns (38.451%)  route 0.775ns (61.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.775     2.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.105     2.819 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     2.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X28Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.511    -1.573    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.484ns (50.072%)  route 0.483ns (49.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.379     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.483     2.422    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X28Y84         LUT5 (Prop_lut5_I1_O)        0.105     2.527 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.514    -1.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.173%)  route 0.461ns (68.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.030ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.685     0.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.461     1.311    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.356 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y97         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.927    -0.030    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.002ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.618     0.618    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDCE (Prop_fdce_C_Q)         0.141     0.759 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.107     0.866    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X27Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X27Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.916%)  route 0.166ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.003ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.575     0.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.166     0.882    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.960     0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.644     0.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.164     0.808 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.099     0.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.758%)  route 0.148ns (51.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.002ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.680     0.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDCE (Prop_fdce_C_Q)         0.141     0.821 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.148     0.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X25Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.083%)  route 0.106ns (42.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.002ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.774     0.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     0.915 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.106     1.021    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X33Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.364%)  route 0.177ns (55.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.714     0.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.141     0.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.177     1.032    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X26Y82         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X26Y82         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.218%)  route 0.277ns (62.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.032ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.644     0.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.164     0.808 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.277     1.085    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.925    -0.032    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.448%)  route 0.198ns (51.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.714     0.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.141     0.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.198     1.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.098 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.497%)  route 0.206ns (52.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.714     0.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.141     0.855 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.206     1.061    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X28Y84         LUT5 (Prop_lut5_I1_O)        0.045     1.106 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.130ns  (logic 0.000ns (0.000%)  route 3.130ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.130     3.130    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506     3.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.210ns (6.925%)  route 2.822ns (93.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.609     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.714 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.213     2.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y91         LUT6 (Prop_lut6_I4_O)        0.105     3.032 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.032    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X43Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.175    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.105ns (3.469%)  route 2.922ns (96.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.810     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.105     1.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.112     3.027    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.105ns (3.469%)  route 2.922ns (96.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.810     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.105     1.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.112     3.027    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.993ns  (logic 0.210ns (7.017%)  route 2.783ns (92.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.609     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.714 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.888     2.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.105     2.707 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.286     2.993    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.175    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.948ns  (logic 0.210ns (7.123%)  route 2.738ns (92.877%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.609     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.714 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.129     2.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.105     2.948 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.948    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X41Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.889ns  (logic 0.388ns (13.431%)  route 2.501ns (86.569%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.943     1.943    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.114     2.057 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.558     2.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.274     2.889 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.105ns (3.640%)  route 2.779ns (96.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.810     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.105     1.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.970     2.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.105ns (3.640%)  route 2.779ns (96.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.810     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.105     1.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.970     2.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.882ns  (logic 0.000ns (0.000%)  route 2.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.882     2.882    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427     3.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.045ns (7.822%)  route 0.530ns (92.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.530     0.530    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.575 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.575    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[1]
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.592     0.592    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X34Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.961     2.075    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.045ns (6.841%)  route 0.613ns (93.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.613     0.613    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.658 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.000ns (0.000%)  route 0.723ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.723     0.723    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.961     2.075    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.045ns (6.091%)  route 0.694ns (93.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.694     0.694    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[2]
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.045ns (6.066%)  route 0.697ns (93.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.697     0.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.045ns (5.806%)  route 0.730ns (94.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.775    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.958     2.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.045ns (5.805%)  route 0.730ns (94.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.775    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.958     2.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.000ns (0.000%)  route 0.779ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.779     0.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X35Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.051ns (6.522%)  route 0.731ns (93.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.607     0.607    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.051     0.658 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.124     0.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.959     2.073    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y98         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.789ns (46.951%)  route 0.891ns (53.049%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.955    -0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.175     0.173 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           0.406     0.579    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[28]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.056     0.635 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     0.838 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     0.887 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     0.936 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.936    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     1.036 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.485     1.522    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X33Y72         LUT5 (Prop_lut5_I0_O)        0.157     1.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     1.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X33Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.675     1.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.175ns (18.160%)  route 0.789ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.955    -0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.175     0.173 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=40, routed)          0.789     0.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X40Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.681     1.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.175ns (22.279%)  route 0.610ns (77.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    -0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.954    -0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.175     0.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=685, routed)         0.610     0.783    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X39Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.681     1.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.175ns (25.266%)  route 0.518ns (74.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    -0.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.949    -0.008    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.175     0.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.518     0.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X34Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.683     1.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.175ns (26.105%)  route 0.495ns (73.895%))
  Logic Levels:           0  
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    -0.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.947    -0.010    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.175     0.165 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.495     0.660    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X45Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.642     1.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.175ns (27.168%)  route 0.469ns (72.832%))
  Logic Levels:           0  
  Clock Path Skew:        1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.952    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.175     0.170 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.469     0.639    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X30Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     1.646    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X30Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.175ns (28.720%)  route 0.434ns (71.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.948    -0.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.175     0.166 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.434     0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[11]
    SLICE_X41Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.678     1.640    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.175ns (30.722%)  route 0.395ns (69.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.953    -0.004    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.175     0.171 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.395     0.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X42Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.648     1.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.190%)  route 0.386ns (68.810%))
  Logic Levels:           0  
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    -0.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.951    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y83         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.175     0.169 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.386     0.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X42Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.648     1.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.175ns (32.775%)  route 0.359ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.175     0.177 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.359     0.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X39Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.681     1.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.347ns (59.915%)  route 0.232ns (40.085%))
  Logic Levels:           0  
  Clock Path Skew:        5.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.347    -1.310 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.232    -1.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.542     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.347ns (59.222%)  route 0.239ns (40.778%))
  Logic Levels:           0  
  Clock Path Skew:        5.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.431    -1.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.347    -1.306 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.239    -1.067    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X43Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.544     3.567    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.304ns (58.638%)  route 0.214ns (41.362%))
  Logic Levels:           0  
  Clock Path Skew:        5.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.518    -1.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.304    -1.262 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.214    -1.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X34Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.634     3.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X34Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.304ns (48.997%)  route 0.316ns (51.003%))
  Logic Levels:           0  
  Clock Path Skew:        5.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.304    -1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.316    -1.037    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.542     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.304ns (47.790%)  route 0.332ns (52.210%))
  Logic Levels:           0  
  Clock Path Skew:        5.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.304    -1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.332    -1.021    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[19]
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.542     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.304ns (47.424%)  route 0.337ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        5.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.304    -1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.337    -1.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540     3.563    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.304ns (46.787%)  route 0.346ns (53.213%))
  Logic Levels:           0  
  Clock Path Skew:        5.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.304    -1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.346    -1.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540     3.563    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.304ns (46.715%)  route 0.347ns (53.285%))
  Logic Levels:           0  
  Clock Path Skew:        5.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.427    -1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.304    -1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.347    -1.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540     3.563    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.347ns (52.607%)  route 0.313ns (47.393%))
  Logic Levels:           0  
  Clock Path Skew:        5.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.426    -1.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.347    -1.311 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.313    -0.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.542     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.347ns (52.302%)  route 0.316ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        5.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.424    -1.660    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.347    -1.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.316    -0.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X44Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.538     3.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.536ns (21.482%)  route 5.614ns (78.518%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793    21.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.119    21.361 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.803    22.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.268    22.432 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.671    23.103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.105    23.208 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.935    24.142    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I0_O)        0.123    24.265 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.558    24.824    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.274    25.098 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    25.098    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.536ns (22.829%)  route 5.192ns (77.171%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793    21.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.119    21.361 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.803    22.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.268    22.432 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.671    23.103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.105    23.208 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.935    24.142    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I0_O)        0.123    24.265 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.136    24.402    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.274    24.676 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.244ns (19.287%)  route 5.206ns (80.713%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793    21.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.119    21.361 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.803    22.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.268    22.432 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.671    23.103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.105    23.208 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.085    24.292    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.105    24.397 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X39Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 0.929ns (20.121%)  route 3.688ns (79.879%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.119    20.463 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.240    20.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.268    20.971 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.593    22.564    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X40Y72         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     3.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X40Y72         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 0.929ns (20.121%)  route 3.688ns (79.879%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.119    20.463 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.240    20.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.268    20.971 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.593    22.564    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X40Y72         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     3.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X40Y72         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.924ns (22.063%)  route 3.264ns (77.937%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.406ns = ( 18.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.406    18.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.437    18.509 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.743    19.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.105    19.357 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.691    20.048    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.118    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.717    20.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.264    21.148 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.112    22.260    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.924ns (22.063%)  route 3.264ns (77.937%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.406ns = ( 18.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.406    18.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.437    18.509 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.743    19.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.105    19.357 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.691    20.048    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.118    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.717    20.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.264    21.148 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.112    22.260    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 0.924ns (22.841%)  route 3.121ns (77.159%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.406ns = ( 18.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.406    18.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.437    18.509 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.743    19.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.105    19.357 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.691    20.048    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.118    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.717    20.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.264    21.148 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.970    22.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 0.924ns (22.841%)  route 3.121ns (77.159%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.406ns = ( 18.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.406    18.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.437    18.509 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.743    19.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.105    19.357 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.691    20.048    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.118    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.717    20.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.264    21.148 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.970    22.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y99         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 1.034ns (25.013%)  route 3.100ns (74.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.281    17.947    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.437    18.384 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.170    19.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.105    19.659 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684    20.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105    20.449 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793    21.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.119    21.361 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.452    21.813    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.268    22.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X40Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.660     1.660    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.737 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.044%)  route 0.226ns (51.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.646     0.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.226     1.036    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X40Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.081 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.081    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.959     2.073    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.045ns (5.016%)  route 0.852ns (94.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.619    17.286    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.331 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.233    17.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X34Y95         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.961     2.075    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.212ns (50.497%)  route 0.208ns (49.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.126    17.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X37Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.960     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.212ns (46.770%)  route 0.241ns (53.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    17.716    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.045    17.761 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    17.761    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X34Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.961     2.075    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.939%)  route 0.347ns (62.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.641ns = ( 17.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.641    17.307    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.167    17.474 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.082    17.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.045    17.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.265    17.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.086     1.086    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.115 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.928     2.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 0.105ns (3.825%)  route 2.640ns (96.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.857     2.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.092    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 0.105ns (3.825%)  route 2.640ns (96.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.857     2.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.092    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 0.105ns (3.825%)  route 2.640ns (96.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.857     2.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.092    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 0.105ns (3.825%)  route 2.640ns (96.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.857     2.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.092    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.105ns (3.891%)  route 2.594ns (96.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.811     2.699    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.093    17.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.105ns (3.942%)  route 2.559ns (96.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.776     2.664    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.184    17.850    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.105ns (3.942%)  route 2.559ns (96.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.776     2.664    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.184    17.850    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 0.105ns (4.345%)  route 2.312ns (95.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.105     1.888 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.529     2.417    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.077    17.743    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.338ns  (logic 0.124ns (5.303%)  route 2.214ns (94.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.432     2.338    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.081     1.081    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.338ns  (logic 0.124ns (5.303%)  route 2.214ns (94.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.783     1.783    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.432     2.338    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.081     1.081    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.698     0.698    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.743 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.171     0.915    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y95         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749    17.415    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.698     0.698    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.743 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.171     0.915    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y95         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749    17.415    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.698     0.698    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.743 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.171     0.915    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y95         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749    17.415    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.698     0.698    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.743 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.171     0.915    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y95         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749    17.415    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.045ns (4.674%)  route 0.918ns (95.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.742     0.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.045     0.787 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.176     0.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X37Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749     0.749    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.042ns (4.029%)  route 1.000ns (95.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.826     0.826    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.042     0.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.042    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.042ns (4.029%)  route 1.000ns (95.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.826     0.826    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.042     0.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.042    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.042ns (4.029%)  route 1.000ns (95.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.826     0.826    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.042     0.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.042    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.042ns (4.029%)  route 1.000ns (95.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.826     0.826    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.042     0.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.042    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.045ns (4.314%)  route 0.998ns (95.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.698     0.698    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.743 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.300     1.043    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X35Y95         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.175ns (36.655%)  route 0.302ns (63.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.957     0.000    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.175     0.175 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.302     0.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y85         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.680     0.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.175ns (37.464%)  route 0.292ns (62.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.960     0.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.175     0.178 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.292     0.470    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X28Y87         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.575     0.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.175ns (37.574%)  route 0.291ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.175     0.177 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.291     0.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X32Y89         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.774     0.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.175ns (37.653%)  route 0.290ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.959     0.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.175     0.177 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.290     0.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X26Y86         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.618     0.618    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.175ns (48.453%)  route 0.186ns (51.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    -0.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.175     0.174 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.186     0.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y88         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.644     0.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.175ns (48.453%)  route 0.186ns (51.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    -0.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.956    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.175     0.174 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.186     0.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y88         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.644     0.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.304ns (48.782%)  route 0.319ns (51.218%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.510    -1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.304    -1.270 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.319    -0.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y88         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.341     1.341    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.304ns (48.782%)  route 0.319ns (51.218%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.510    -1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.304    -1.270 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.319    -0.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y88         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.341     1.341    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.304ns (41.261%)  route 0.433ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.517    -1.567    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.263 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.433    -0.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X26Y86         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.295     1.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.304ns (39.977%)  route 0.456ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.516    -1.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.264 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.456    -0.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y85         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.414     1.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.304ns (39.856%)  route 0.459ns (60.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.516    -1.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.304    -1.264 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.459    -0.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X32Y89         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.550     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.304ns (39.889%)  route 0.458ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        2.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.517    -1.567    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.304    -1.263 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.458    -0.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X28Y87         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261     1.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 0.748ns (18.895%)  route 3.211ns (81.105%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.182     7.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.368%)  route 3.114ns (80.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086     7.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.368%)  route 3.114ns (80.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086     7.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.368%)  route 3.114ns (80.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086     7.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.368%)  route 3.114ns (80.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086     7.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 0.748ns (19.424%)  route 3.103ns (80.576%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.075     7.504    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.184     1.184    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 0.748ns (19.989%)  route 2.994ns (80.011%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.083     1.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y86         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 0.748ns (20.806%)  route 2.847ns (79.194%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.819     7.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.050     1.050    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y87         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 0.748ns (21.746%)  route 2.692ns (78.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804     6.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.664     7.092    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.302     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 0.748ns (23.047%)  route 2.498ns (76.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.942     1.942    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.630     3.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.433     4.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.539     4.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.105     4.730 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.105     5.519 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.793     6.313    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.105     6.418 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.480     6.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.122     1.122    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y88         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.669%)  route 0.125ns (49.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.128     1.743 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.867    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775     0.775    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.119     1.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775     0.775    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.478%)  route 0.128ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.128     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.775     0.775    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.685     1.647    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y94         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.110     1.898    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.876%)  route 0.121ns (46.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.685     1.647    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y94         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.909    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.685     1.647    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y94         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.122     1.910    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.685     1.647    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y94         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.910    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.739     0.739    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y95         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.291%)  route 0.124ns (46.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     1.646    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.124     1.910    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.805     0.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.684     1.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.126     1.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X37Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.749     0.749    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.033%)  route 0.119ns (38.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.936     0.936    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.962 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.119     1.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.920 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.796     0.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y97         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1763 Endpoints
Min Delay          1763 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.863ns  (logic 4.316ns (22.881%)  route 14.547ns (77.119%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     7.714 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           0.638     8.352    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]
    SLICE_X104Y143       LUT6 (Prop_lut6_I0_O)        0.105     8.457 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.881     9.338    design_1_i/hw0_0/inst/txSysData1/laCh[6]_0
    SLICE_X100Y143       LUT5 (Prop_lut5_I2_O)        0.105     9.443 r  design_1_i/hw0_0/inst/txSysData1/laCh[6]_INST_0/O
                         net (fo=1, routed)           6.777    16.220    laCh_OBUF[6]
    D16                  OBUF (Prop_obuf_I_O)         2.643    18.863 r  laCh_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.863    laCh[6]
    D16                                                               r  laCh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.526ns  (logic 4.676ns (25.241%)  route 13.850ns (74.759%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     7.714 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[0]_INST_0/O
                         net (fo=2, routed)           1.310     9.023    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[0]
    SLICE_X96Y143        LUT6 (Prop_lut6_I0_O)        0.105     9.128 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.128    design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_4_n_0
    SLICE_X96Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     9.334 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.334    design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_1_n_0
    SLICE_X96Y143        MUXF8 (Prop_muxf8_I0_O)      0.082     9.416 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0/O
                         net (fo=1, routed)           6.289    15.706    laCh_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         2.820    18.526 r  laCh_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.526    laCh[0]
    B17                                                               r  laCh[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.315ns  (logic 4.679ns (25.548%)  route 13.636ns (74.452%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     7.714 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           1.472     9.185    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.105     9.290 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.290    design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_4_n_0
    SLICE_X88Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     9.496 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.496    design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_1_n_0
    SLICE_X88Y143        MUXF8 (Prop_muxf8_I0_O)      0.082     9.578 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0/O
                         net (fo=1, routed)           5.913    15.492    laCh_OBUF[2]
    B18                  OBUF (Prop_obuf_I_O)         2.823    18.315 r  laCh_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.315    laCh[2]
    B18                                                               r  laCh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.891ns  (logic 4.843ns (27.068%)  route 13.049ns (72.932%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT4 (Prop_lut4_I0_O)        0.119     7.728 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]_INST_0/O
                         net (fo=2, routed)           1.173     8.901    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.275     9.176 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.176    design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_4_n_0
    SLICE_X89Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     9.382 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.382    design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_1_n_0
    SLICE_X89Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     9.467 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0/O
                         net (fo=1, routed)           5.624    15.091    laCh_OBUF[4]
    E16                  OBUF (Prop_obuf_I_O)         2.800    17.891 r  laCh_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.891    laCh[4]
    E16                                                               r  laCh[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.013ns  (logic 4.583ns (26.939%)  route 12.430ns (73.061%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.463     8.249    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.105     8.354 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.354    design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0_i_3_n_0
    SLICE_X88Y142        MUXF7 (Prop_muxf7_I0_O)      0.201     8.555 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.555    design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0_i_1_n_0
    SLICE_X88Y142        MUXF8 (Prop_muxf8_I0_O)      0.082     8.637 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0/O
                         net (fo=1, routed)           5.539    14.175    laCh_OBUF[5]
    B20                  OBUF (Prop_obuf_I_O)         2.837    17.013 r  laCh_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.013    laCh[5]
    B20                                                               r  laCh[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            fibTxA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.960ns  (logic 4.170ns (24.588%)  route 12.790ns (75.412%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     7.714 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           6.539    14.253    fibTxA_OBUF[3]
    W12                  OBUF (Prop_obuf_I_O)         2.708    16.960 r  fibTxA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.960    fibTxA[3]
    W12                                                               r  fibTxA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            fibTxA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.707ns  (logic 4.205ns (25.171%)  route 12.501ns (74.829%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     7.609    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     7.714 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           6.250    13.964    fibTxA_OBUF[1]
    AB10                 OBUF (Prop_obuf_I_O)         2.742    16.707 r  fibTxA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.707    fibTxA[1]
    AB10                                                              r  fibTxA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibRxA[3]
                            (input port)
  Destination:            laCh[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.790ns  (logic 4.211ns (26.671%)  route 11.578ns (73.329%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  fibRxA[3] (IN)
                         net (fo=0)                   0.000     0.000    fibRxA[3]
    Y14                  IBUF (Prop_ibuf_I_O)         1.316     1.316 r  fibRxA_IBUF[3]_inst/O
                         net (fo=1, routed)           4.665     5.981    design_1_i/hw0_0/inst/fibRxA[3]
    SLICE_X92Y136        LUT6 (Prop_lut6_I0_O)        0.105     6.086 r  design_1_i/hw0_0/inst/laCh[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.936     7.022    design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]_0
    SLICE_X92Y139        LUT6 (Prop_lut6_I3_O)        0.105     7.127 r  design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]_INST_0/O
                         net (fo=1, routed)           5.977    13.104    laCh_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         2.685    15.790 r  laCh_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.790    laCh[7]
    A20                                                               r  laCh[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            laCh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.341ns  (logic 4.455ns (29.041%)  route 10.886ns (70.959%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 r  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           4.783     6.036    design_1_i/hw0_0/inst/hdfioA[1]
    SLICE_X100Y141       LUT6 (Prop_lut6_I3_O)        0.105     6.141 r  design_1_i/hw0_0/inst/laCh[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.141    design_1_i/hw0_0/inst/txSysData1/laCh[1]
    SLICE_X100Y141       MUXF7 (Prop_muxf7_I1_O)      0.178     6.319 r  design_1_i/hw0_0/inst/txSysData1/laCh[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.319    design_1_i/hw0_0/inst/s1TxProc/laCh[1]_0
    SLICE_X100Y141       MUXF8 (Prop_muxf8_I1_O)      0.074     6.393 r  design_1_i/hw0_0/inst/s1TxProc/laCh[1]_INST_0/O
                         net (fo=1, routed)           6.103    12.496    laCh_OBUF[1]
    A18                  OBUF (Prop_obuf_I_O)         2.846    15.341 r  laCh_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.341    laCh[1]
    A18                                                               r  laCh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibRxA[1]
                            (input port)
  Destination:            laCh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.244ns  (logic 4.559ns (29.907%)  route 10.685ns (70.093%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  fibRxA[1] (IN)
                         net (fo=0)                   0.000     0.000    fibRxA[1]
    AB11                 IBUF (Prop_ibuf_I_O)         1.326     1.326 r  fibRxA_IBUF[1]_inst/O
                         net (fo=2, routed)           4.905     6.231    design_1_i/hw0_0/inst/fibRxA[1]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.105     6.336 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_4_n_0
    SLICE_X88Y140        MUXF7 (Prop_muxf7_I1_O)      0.206     6.542 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.542    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_1_n_0
    SLICE_X88Y140        MUXF8 (Prop_muxf8_I0_O)      0.082     6.624 r  design_1_i/hw0_0/inst/laCh[3]_INST_0/O
                         net (fo=1, routed)           5.780    12.404    laCh_OBUF[3]
    A19                  OBUF (Prop_obuf_I_O)         2.840    15.244 r  laCh_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.244    laCh[3]
    A19                                                               r  laCh[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.257%)  route 0.065ns (33.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y151       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[8]/C
    SLICE_X133Y151       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[8]/Q
                         net (fo=4, routed)           0.065     0.193    design_1_i/hw0_0/inst/s1RxProc/rxd4[8]
    SLICE_X133Y151       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxbuf13_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS2RxProc/rxd4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS2RxProc/rxbuf13_reg[15]/C
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/hw0_0/inst/hostS2RxProc/rxbuf13_reg[15]/Q
                         net (fo=1, routed)           0.055     0.196    design_1_i/hw0_0/inst/hostS2RxProc/p_0_in0
    SLICE_X77Y156        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxd4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y151       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[1]/C
    SLICE_X133Y151       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[1]/Q
                         net (fo=1, routed)           0.055     0.196    design_1_i/hw0_0/inst/s1RxProc/rxbuf12[1]
    SLICE_X133Y151       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y151       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[3]/C
    SLICE_X133Y151       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/hw0_0/inst/s1RxProc/rxbuf12_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    design_1_i/hw0_0/inst/s1RxProc/rxbuf12[3]
    SLICE_X133Y151       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxd4_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxd2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxbuf9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.148ns (68.349%)  route 0.069ns (31.651%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y149       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxd2_reg[0]/C
    SLICE_X124Y149       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/s1RxProc/rxd2_reg[0]/Q
                         net (fo=5, routed)           0.069     0.217    design_1_i/hw0_0/inst/s1RxProc/rxd2[0]
    SLICE_X124Y149       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxbuf9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[3]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[3]/Q
                         net (fo=1, routed)           0.055     0.219    design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9[3]
    SLICE_X88Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[5]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[5]/Q
                         net (fo=1, routed)           0.055     0.219    design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9[5]
    SLICE_X88Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[7]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[7]/Q
                         net (fo=1, routed)           0.055     0.219    design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9[7]
    SLICE_X88Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[9]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9_reg[9]/Q
                         net (fo=1, routed)           0.055     0.219    design_1_i/hw0_0/inst/hostS1RxProc/rxbuf9[9]
    SLICE_X88Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxbuf9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS2RxProc/rxd2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS2RxProc/rxbuf9_reg[3]/C
    SLICE_X80Y142        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS2RxProc/rxbuf9_reg[3]/Q
                         net (fo=1, routed)           0.055     0.219    design_1_i/hw0_0/inst/hostS2RxProc/rxbuf9[3]
    SLICE_X80Y142        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxd2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.624ns  (logic 3.337ns (26.438%)  route 9.286ns (73.562%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.398    -2.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X97Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.850 r  design_1_i/hw0_0/inst/mem_reg[17][6]/Q
                         net (fo=2, routed)           1.704    -0.145    design_1_i/hw0_0/inst/hdfoA[6]
    SLICE_X104Y143       LUT5 (Prop_lut5_I4_O)        0.105    -0.040 r  design_1_i/hw0_0/inst/laCh[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.683     0.643    design_1_i/hw0_0/inst/txSysData1/laCh[6]_2
    SLICE_X100Y143       LUT6 (Prop_lut6_I0_O)        0.105     0.748 r  design_1_i/hw0_0/inst/txSysData1/laCh[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.122     0.870    design_1_i/hw0_0/inst/txSysData1/laCh[6]_INST_0_i_1_n_0
    SLICE_X100Y143       LUT5 (Prop_lut5_I0_O)        0.105     0.975 r  design_1_i/hw0_0/inst/txSysData1/laCh[6]_INST_0/O
                         net (fo=1, routed)           6.777     7.752    laCh_OBUF[6]
    D16                  OBUF (Prop_obuf_I_O)         2.643    10.395 r  laCh_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.395    laCh[6]
    D16                                                               r  laCh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.195ns  (logic 3.551ns (29.121%)  route 8.644ns (70.879%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.401    -2.226    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X73Y104        FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDSE (Prop_fdse_C_Q)         0.379    -1.847 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.355     0.508    design_1_i/hw0_0/inst/txSysData1/inpChk0
    SLICE_X96Y143        LUT5 (Prop_lut5_I0_O)        0.105     0.613 r  design_1_i/hw0_0/inst/txSysData1/laCh[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.613    design_1_i/hw0_0/inst/txSysData1/laCh[0]_INST_0_i_5_n_0
    SLICE_X96Y143        MUXF7 (Prop_muxf7_I0_O)      0.173     0.786 r  design_1_i/hw0_0/inst/txSysData1/laCh[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.786    design_1_i/hw0_0/inst/hostS1TxProc/laCh_0_sn_1
    SLICE_X96Y143        MUXF8 (Prop_muxf8_I1_O)      0.074     0.860 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0/O
                         net (fo=1, routed)           6.289     7.149    laCh_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         2.820     9.970 r  laCh_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.970    laCh[0]
    B17                                                               r  laCh[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 3.608ns (30.767%)  route 8.119ns (69.233%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.410    -2.217    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y102        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.433    -1.784 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           2.206     0.423    design_1_i/hw0_0/inst/txSysData1/inpChkA[0]
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.105     0.528 r  design_1_i/hw0_0/inst/txSysData1/laCh[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.528    design_1_i/hw0_0/inst/txSysData1/laCh[2]_INST_0_i_5_n_0
    SLICE_X88Y143        MUXF7 (Prop_muxf7_I0_O)      0.173     0.701 r  design_1_i/hw0_0/inst/txSysData1/laCh[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.701    design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_0
    SLICE_X88Y143        MUXF8 (Prop_muxf8_I1_O)      0.074     0.775 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0/O
                         net (fo=1, routed)           5.913     6.688    laCh_OBUF[2]
    B18                  OBUF (Prop_obuf_I_O)         2.823     9.511 r  laCh_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.511    laCh[2]
    B18                                                               r  laCh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.692ns  (logic 3.625ns (31.001%)  route 8.067ns (68.999%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.401    -2.226    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X70Y101        FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDSE (Prop_fdse_C_Q)         0.433    -1.793 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.287     0.495    design_1_i/hw0_0/inst/inpChk2
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.105     0.600 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.600    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_5_n_0
    SLICE_X88Y140        MUXF7 (Prop_muxf7_I0_O)      0.173     0.773 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.773    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_2_n_0
    SLICE_X88Y140        MUXF8 (Prop_muxf8_I1_O)      0.074     0.847 r  design_1_i/hw0_0/inst/laCh[3]_INST_0/O
                         net (fo=1, routed)           5.780     6.627    laCh_OBUF[3]
    A19                  OBUF (Prop_obuf_I_O)         2.840     9.467 r  laCh_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.467    laCh[3]
    A19                                                               r  laCh[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 3.636ns (31.955%)  route 7.742ns (68.045%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.398    -2.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X96Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y129        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/mem_reg[17][1]/Q
                         net (fo=2, routed)           1.639    -0.157    design_1_i/hw0_0/inst/hdfoA[1]
    SLICE_X100Y141       LUT6 (Prop_lut6_I5_O)        0.105    -0.052 r  design_1_i/hw0_0/inst/laCh[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.052    design_1_i/hw0_0/inst/txSysData1/laCh[1]
    SLICE_X100Y141       MUXF7 (Prop_muxf7_I1_O)      0.178     0.126 r  design_1_i/hw0_0/inst/txSysData1/laCh[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.126    design_1_i/hw0_0/inst/s1TxProc/laCh[1]_0
    SLICE_X100Y141       MUXF8 (Prop_muxf8_I1_O)      0.074     0.200 r  design_1_i/hw0_0/inst/s1TxProc/laCh[1]_INST_0/O
                         net (fo=1, routed)           6.103     6.303    laCh_OBUF[1]
    A18                  OBUF (Prop_obuf_I_O)         2.846     9.149 r  laCh_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.149    laCh[1]
    A18                                                               r  laCh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 3.274ns (29.561%)  route 7.802ns (70.439%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.398    -2.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X97Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.850 r  design_1_i/hw0_0/inst/mem_reg[17][7]/Q
                         net (fo=2, routed)           1.320    -0.530    design_1_i/hw0_0/inst/hdfoA[7]
    SLICE_X95Y139        LUT5 (Prop_lut5_I4_O)        0.105    -0.425 r  design_1_i/hw0_0/inst/laCh[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.505     0.080    design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]
    SLICE_X92Y139        LUT6 (Prop_lut6_I0_O)        0.105     0.185 r  design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]_INST_0/O
                         net (fo=1, routed)           5.977     6.162    laCh_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         2.685     8.848 r  laCh_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.848    laCh[7]
    A20                                                               r  laCh[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 3.627ns (32.898%)  route 7.399ns (67.102%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.398    -2.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X96Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y129        FDRE (Prop_fdre_C_Q)         0.433    -1.796 r  design_1_i/hw0_0/inst/mem_reg[17][5]/Q
                         net (fo=2, routed)           1.860     0.064    design_1_i/hw0_0/inst/s1RxProc/hdfoA[0]
    SLICE_X88Y142        LUT6 (Prop_lut6_I5_O)        0.105     0.169 r  design_1_i/hw0_0/inst/s1RxProc/laCh[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.169    design_1_i/hw0_0/inst/rxSysData1/laCh[5]_0
    SLICE_X88Y142        MUXF7 (Prop_muxf7_I1_O)      0.178     0.347 r  design_1_i/hw0_0/inst/rxSysData1/laCh[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]
    SLICE_X88Y142        MUXF8 (Prop_muxf8_I1_O)      0.074     0.421 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0/O
                         net (fo=1, routed)           5.539     5.960    laCh_OBUF[5]
    B20                  OBUF (Prop_obuf_I_O)         2.837     8.798 r  laCh_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.798    laCh[5]
    B20                                                               r  laCh[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 3.545ns (33.466%)  route 7.048ns (66.534%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.398    -2.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X97Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.850 r  design_1_i/hw0_0/inst/mem_reg[17][4]/Q
                         net (fo=2, routed)           1.424    -0.426    design_1_i/hw0_0/inst/hostS1TxProc/hdfoA[0]
    SLICE_X89Y143        LUT6 (Prop_lut6_I5_O)        0.105    -0.321 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/hw0_0/inst/rxSysData1/laCh[4]
    SLICE_X89Y143        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.139 r  design_1_i/hw0_0/inst/rxSysData1/laCh[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.139    design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]
    SLICE_X89Y143        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.060 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0/O
                         net (fo=1, routed)           5.624     5.565    laCh_OBUF[4]
    E16                  OBUF (Prop_obuf_I_O)         2.800     8.365 r  laCh_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.365    laCh[4]
    E16                                                               r  laCh[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uartIpcRxH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 3.106ns (36.567%)  route 5.388ns (63.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.401    -2.226    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X70Y101        FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDSE (Prop_fdse_C_Q)         0.433    -1.793 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           5.388     3.596    lopt_20
    H22                  OBUF (Prop_obuf_I_O)         2.673     6.269 r  uartIpcRxH_OBUF_inst/O
                         net (fo=0)                   0.000     6.269    uartIpcRxH
    H22                                                               r  uartIpcRxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 3.127ns (37.222%)  route 5.274ns (62.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        1.410    -2.217    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y102        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.433    -1.784 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.274     3.491    lopt_9
    T1                   OBUF (Prop_obuf_I_O)         2.694     6.185 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.185    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ledV3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.588ns  (logic 1.300ns (81.889%)  route 0.288ns (18.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.653    -0.399    design_1_i/hw0_0/inst/sysClk
    SLICE_X1Y193         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDRE (Prop_fdre_C_Q)         0.141    -0.258 r  design_1_i/hw0_0/inst/baseTimer_reg[24]/Q
                         net (fo=2, routed)           0.288     0.030    ledV3_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.159     1.189 r  ledV3_OBUF_inst/O
                         net (fo=0)                   0.000     1.189    ledV3
    H14                                                               r  ledV3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.384ns (51.542%)  route 1.301ns (48.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.584    -0.468    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.301     0.997    lopt_6
    Y17                  OBUF (Prop_obuf_I_O)         1.220     2.217 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.217    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.347ns (49.164%)  route 1.393ns (50.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.584    -0.468    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y101        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.393     1.089    lopt_4
    R14                  OBUF (Prop_obuf_I_O)         1.183     2.273 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.273    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.395ns (48.864%)  route 1.460ns (51.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.584    -0.468    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y102        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.460     1.156    lopt_7
    AA19                 OBUF (Prop_obuf_I_O)         1.231     2.387 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.387    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gpOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.358ns (46.057%)  route 1.591ns (53.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.584    -0.468    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.591     1.287    lopt_5
    V15                  OBUF (Prop_obuf_I_O)         1.194     2.482 r  gpOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.482    gpOutA[1]
    V15                                                               r  gpOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.375ns (46.492%)  route 1.582ns (53.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.578    -0.474    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X69Y104        FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           1.582     1.249    lopt_21
    AB20                 OBUF (Prop_obuf_I_O)         1.234     2.482 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     2.482    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uartIpcRx2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.310ns (43.002%)  route 1.736ns (56.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.585    -0.467    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y108        FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.326 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.736     1.410    uartIpcRx2_OBUF
    L16                  OBUF (Prop_obuf_I_O)         1.169     2.578 r  uartIpcRx2_OBUF_inst/O
                         net (fo=0)                   0.000     2.578    uartIpcRx2
    L16                                                               r  uartIpcRx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hdfoA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.359ns (43.755%)  route 1.747ns (56.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.560    -0.492    design_1_i/hw0_0/inst/ramClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/hw0_0/inst/mem_reg[17][6]_lopt_replica/Q
                         net (fo=1, routed)           1.747     1.397    lopt_18
    V17                  OBUF (Prop_obuf_I_O)         1.218     2.615 r  hdfoA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.615    hdfoA[6]
    V17                                                               r  hdfoA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hdfoA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.323ns (42.177%)  route 1.813ns (57.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.560    -0.492    design_1_i/hw0_0/inst/ramClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/hw0_0/inst/mem_reg[17][5]_lopt_replica/Q
                         net (fo=1, routed)           1.813     1.462    lopt_17
    R16                  OBUF (Prop_obuf_I_O)         1.182     2.644 r  hdfoA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.644    hdfoA[5]
    R16                                                               r  hdfoA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/mem_reg[17][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hdfoA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.306ns (41.324%)  route 1.855ns (58.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.637 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.078    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.052 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5255, routed)        0.560    -0.492    design_1_i/hw0_0/inst/ramClk
    SLICE_X82Y116        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[17][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/hw0_0/inst/mem_reg[17][0]_lopt_replica/Q
                         net (fo=1, routed)           1.855     1.504    lopt_12
    P16                  OBUF (Prop_obuf_I_O)         1.165     2.669 r  hdfoA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.669    hdfoA[0]
    P16                                                               r  hdfoA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay           759 Endpoints
Min Delay           759 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.759ns  (logic 3.601ns (26.174%)  route 10.158ns (73.826%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     0.406 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           0.638     1.044    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]
    SLICE_X104Y143       LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.881     2.030    design_1_i/hw0_0/inst/txSysData1/laCh[6]_0
    SLICE_X100Y143       LUT5 (Prop_lut5_I2_O)        0.105     2.135 r  design_1_i/hw0_0/inst/txSysData1/laCh[6]_INST_0/O
                         net (fo=1, routed)           6.777     8.912    laCh_OBUF[6]
    D16                  OBUF (Prop_obuf_I_O)         2.643    11.556 r  laCh_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.556    laCh[6]
    D16                                                               r  laCh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.422ns  (logic 3.961ns (29.514%)  route 9.461ns (70.486%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     0.406 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[0]_INST_0/O
                         net (fo=2, routed)           1.310     1.716    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[0]
    SLICE_X96Y143        LUT6 (Prop_lut6_I0_O)        0.105     1.821 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.821    design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_4_n_0
    SLICE_X96Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     2.027 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.027    design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0_i_1_n_0
    SLICE_X96Y143        MUXF8 (Prop_muxf8_I0_O)      0.082     2.109 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[0]_INST_0/O
                         net (fo=1, routed)           6.289     8.398    laCh_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         2.820    11.219 r  laCh_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.219    laCh[0]
    B17                                                               r  laCh[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.211ns  (logic 3.964ns (30.007%)  route 9.247ns (69.993%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     0.406 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           1.472     1.878    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.105     1.983 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.983    design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_4_n_0
    SLICE_X88Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     2.189 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.189    design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0_i_1_n_0
    SLICE_X88Y143        MUXF8 (Prop_muxf8_I0_O)      0.082     2.271 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[2]_INST_0/O
                         net (fo=1, routed)           5.913     8.184    laCh_OBUF[2]
    B18                  OBUF (Prop_obuf_I_O)         2.823    11.007 r  laCh_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.007    laCh[2]
    B18                                                               r  laCh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxClk4m_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.930ns  (logic 3.501ns (27.079%)  route 9.428ns (72.921%))
  Logic Levels:           4  (BUFG=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.364    -2.262    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X84Y167        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxClk4m_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDRE (Prop_fdre_C_Q)         0.398    -1.864 r  design_1_i/hw0_0/inst/s1RxProc/rxClk4m_f_reg/Q
                         net (fo=1, routed)           1.122    -0.742    design_1_i/hw0_0/inst/s1RxProc/s1RxClk4m_w
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    -0.534 r  design_1_i/hw0_0/inst/s1RxProc/s1RxClk4m_w_BUFG_inst/O
                         net (fo=270, routed)         1.514     0.980    design_1_i/hw0_0/inst/s1RxProc/s1RxClk4m_w_BUFG
    SLICE_X91Y139        LUT6 (Prop_lut6_I0_O)        0.105     1.085 r  design_1_i/hw0_0/inst/s1RxProc/laCh[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.815     1.900    design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]_1
    SLICE_X92Y139        LUT6 (Prop_lut6_I5_O)        0.105     2.005 r  design_1_i/hw0_0/inst/hostS1RxProc/laCh[7]_INST_0/O
                         net (fo=1, routed)           5.977     7.982    laCh_OBUF[7]
    A20                  OBUF (Prop_obuf_I_O)         2.685    10.667 r  laCh_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.667    laCh[7]
    A20                                                               r  laCh[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 4.128ns (32.283%)  route 8.659ns (67.717%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT4 (Prop_lut4_I0_O)        0.119     0.420 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[2]_INST_0/O
                         net (fo=2, routed)           1.173     1.594    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.275     1.869 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.869    design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_4_n_0
    SLICE_X89Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     2.075 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.075    design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0_i_1_n_0
    SLICE_X89Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     2.160 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[4]_INST_0/O
                         net (fo=1, routed)           5.624     7.784    laCh_OBUF[4]
    E16                  OBUF (Prop_obuf_I_O)         2.800    10.584 r  laCh_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.584    laCh[4]
    E16                                                               r  laCh[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txBitClk_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 3.658ns (28.738%)  route 9.070ns (71.262%))
  Logic Levels:           5  (BUFG=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.368    -2.258    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X79Y161        FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txBitClk_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y161        FDRE (Prop_fdre_C_Q)         0.379    -1.879 r  design_1_i/hw0_0/inst/txSysData1/txBitClk_f_reg/Q
                         net (fo=1, routed)           1.019    -0.860    design_1_i/hw0_0/inst/txSysData1/txSysData1_clk_w
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -0.779 r  design_1_i/hw0_0/inst/txSysData1/txSysData1_clk_w_BUFG_inst/O
                         net (fo=184, routed)         1.948     1.169    design_1_i/hw0_0/inst/txSysData1/txSysData1_clk_w_BUFG
    SLICE_X100Y141       LUT5 (Prop_lut5_I2_O)        0.105     1.274 r  design_1_i/hw0_0/inst/txSysData1/laCh[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/hw0_0/inst/txSysData1/laCh[1]_INST_0_i_5_n_0
    SLICE_X100Y141       MUXF7 (Prop_muxf7_I0_O)      0.173     1.447 r  design_1_i/hw0_0/inst/txSysData1/laCh[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/hw0_0/inst/s1TxProc/laCh[1]_0
    SLICE_X100Y141       MUXF8 (Prop_muxf8_I1_O)      0.074     1.521 r  design_1_i/hw0_0/inst/s1TxProc/laCh[1]_INST_0/O
                         net (fo=1, routed)           6.103     7.624    laCh_OBUF[1]
    A18                  OBUF (Prop_obuf_I_O)         2.846    10.469 r  laCh_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.469    laCh[1]
    A18                                                               r  laCh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxPack_f_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.024ns  (logic 3.573ns (29.718%)  route 8.451ns (70.282%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.408    -2.218    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X130Y164       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxPack_f_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y164       FDRE (Prop_fdre_C_Q)         0.379    -1.839 f  design_1_i/hw0_0/inst/s1RxProc/rxPack_f_reg_inv/Q
                         net (fo=47, routed)          2.912     1.073    design_1_i/hw0_0/inst/s1RxProc/p_13_in
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.105     1.178 r  design_1_i/hw0_0/inst/s1RxProc/laCh[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.178    design_1_i/hw0_0/inst/rxSysData1/laCh[5]_0
    SLICE_X88Y142        MUXF7 (Prop_muxf7_I1_O)      0.178     1.356 r  design_1_i/hw0_0/inst/rxSysData1/laCh[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]
    SLICE_X88Y142        MUXF8 (Prop_muxf8_I1_O)      0.074     1.430 r  design_1_i/hw0_0/inst/hostS1TxProc/laCh[5]_INST_0/O
                         net (fo=1, routed)           5.539     6.969    laCh_OBUF[5]
    B20                  OBUF (Prop_obuf_I_O)         2.837     9.806 r  laCh_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.806    laCh[5]
    B20                                                               r  laCh[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/bmem_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            laCh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.995ns  (logic 3.730ns (31.093%)  route 8.265ns (68.907%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.425    -2.202    design_1_i/hw0_0/inst/clk160m
    SLICE_X128Y138       FDRE                                         r  design_1_i/hw0_0/inst/bmem_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.433    -1.769 r  design_1_i/hw0_0/inst/bmem_reg[8][11]/Q
                         net (fo=8, routed)           2.114     0.345    design_1_i/hw0_0/inst/rxSysData1/Q[3]
    SLICE_X88Y139        LUT6 (Prop_lut6_I3_O)        0.105     0.450 r  design_1_i/hw0_0/inst/rxSysData1/rxbuf13[0]_i_1/O
                         net (fo=7, routed)           0.371     0.822    design_1_i/hw0_0/inst/rxSysData1_in_f
    SLICE_X88Y140        LUT5 (Prop_lut5_I2_O)        0.105     0.927 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_5_n_0
    SLICE_X88Y140        MUXF7 (Prop_muxf7_I0_O)      0.173     1.100 r  design_1_i/hw0_0/inst/laCh[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.100    design_1_i/hw0_0/inst/laCh[3]_INST_0_i_2_n_0
    SLICE_X88Y140        MUXF8 (Prop_muxf8_I1_O)      0.074     1.174 r  design_1_i/hw0_0/inst/laCh[3]_INST_0/O
                         net (fo=1, routed)           5.780     6.954    laCh_OBUF[3]
    A19                  OBUF (Prop_obuf_I_O)         2.840     9.794 r  laCh_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.794    laCh[3]
    A19                                                               r  laCh[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fibTxA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 3.456ns (29.145%)  route 8.401ns (70.855%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     0.406 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           6.539     6.945    fibTxA_OBUF[3]
    W12                  OBUF (Prop_obuf_I_O)         2.708     9.653 r  fibTxA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.653    fibTxA[3]
    W12                                                               r  fibTxA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fibTxA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 3.490ns (30.083%)  route 8.112ns (69.917%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.381    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -5.264 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.626 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.423    -2.204    design_1_i/hw0_0/inst/clk160m
    SLICE_X112Y141       FDRE                                         r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.433    -1.771 r  design_1_i/hw0_0/inst/s1EmuRxDataBuf_reg[2][31]/Q
                         net (fo=2, routed)           0.696    -1.074    design_1_i/hw0_0/inst/hostS1TxProc/rxbuf13_reg[0]_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105    -0.969 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.343    -0.627    design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_2_n_0
    SLICE_X113Y141       LUT6 (Prop_lut6_I0_O)        0.105    -0.522 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           0.823     0.301    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X109Y140       LUT5 (Prop_lut5_I0_O)        0.105     0.406 r  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0/O
                         net (fo=4, routed)           6.250     6.657    fibTxA_OBUF[1]
    AB10                 OBUF (Prop_obuf_I_O)         2.742     9.399 r  fibTxA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.399    fibTxA[1]
    AB10                                                              r  fibTxA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf4b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.490ns  (logic 0.388ns (79.140%)  route 0.102ns (20.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.286    -1.798    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X107Y172       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y172       FDRE (Prop_fdre_C_Q)         0.304    -1.494 r  design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[6]/Q
                         net (fo=1, routed)           0.102    -1.392    design_1_i/hw0_0/inst/txSysData1/txbuf4[6]
    SLICE_X106Y172       LUT4 (Prop_lut4_I1_O)        0.084    -1.308 r  design_1_i/hw0_0/inst/txSysData1/txbuf4b[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.308    design_1_i/hw0_0/inst/txSysData1/txbuf4b[6]_i_1_n_0
    SLICE_X106Y172       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf4b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS2TxProc/txbuf4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS2TxProc/txbuf4b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.484ns  (logic 0.388ns (80.132%)  route 0.096ns (19.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.299    -1.785    design_1_i/hw0_0/inst/hostS2TxProc/clk160m
    SLICE_X118Y161       FDRE                                         r  design_1_i/hw0_0/inst/hostS2TxProc/txbuf4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDRE (Prop_fdre_C_Q)         0.304    -1.481 r  design_1_i/hw0_0/inst/hostS2TxProc/txbuf4_reg[6]/Q
                         net (fo=1, routed)           0.096    -1.385    design_1_i/hw0_0/inst/hostS2TxProc/txbuf4[6]
    SLICE_X119Y161       LUT4 (Prop_lut4_I1_O)        0.084    -1.301 r  design_1_i/hw0_0/inst/hostS2TxProc/txbuf4b[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.301    design_1_i/hw0_0/inst/hostS2TxProc/txbuf4b[6]_i_1_n_0
    SLICE_X119Y161       FDRE                                         r  design_1_i/hw0_0/inst/hostS2TxProc/txbuf4b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1TxProc/txbuf4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS1TxProc/txbuf4b_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.490ns  (logic 0.388ns (79.140%)  route 0.102ns (20.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.297    -1.787    design_1_i/hw0_0/inst/hostS1TxProc/clk160m
    SLICE_X107Y158       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y158       FDRE (Prop_fdre_C_Q)         0.304    -1.483 r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf4_reg[14]/Q
                         net (fo=1, routed)           0.102    -1.381    design_1_i/hw0_0/inst/hostS1TxProc/txbuf4[14]
    SLICE_X106Y158       LUT4 (Prop_lut4_I1_O)        0.084    -1.297 r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf4b[14]_i_1/O
                         net (fo=1, routed)           0.000    -1.297    design_1_i/hw0_0/inst/hostS1TxProc/txbuf4b[14]_i_1_n_0
    SLICE_X106Y158       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf4b_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1TxProc/txbuf5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/hostS1TxProc/txbuf5b_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.490ns  (logic 0.388ns (79.112%)  route 0.102ns (20.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.301    -1.783    design_1_i/hw0_0/inst/hostS1TxProc/clk160m
    SLICE_X113Y153       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y153       FDRE (Prop_fdre_C_Q)         0.304    -1.479 r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf5_reg[12]/Q
                         net (fo=1, routed)           0.102    -1.376    design_1_i/hw0_0/inst/hostS1TxProc/txbuf5[12]
    SLICE_X112Y153       LUT4 (Prop_lut4_I1_O)        0.084    -1.292 r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf5b[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.292    design_1_i/hw0_0/inst/hostS1TxProc/txbuf5b[12]_i_1_n_0
    SLICE_X112Y153       FDRE                                         r  design_1_i/hw0_0/inst/hostS1TxProc/txbuf5b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf9b_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.525ns  (logic 0.431ns (82.025%)  route 0.094ns (17.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.296    -1.788    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X116Y165       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y165       FDRE (Prop_fdre_C_Q)         0.347    -1.441 r  design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[12]/Q
                         net (fo=1, routed)           0.094    -1.346    design_1_i/hw0_0/inst/txSysData1/txbuf9[12]
    SLICE_X117Y165       LUT4 (Prop_lut4_I1_O)        0.084    -1.262 r  design_1_i/hw0_0/inst/txSysData1/txbuf9b[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/hw0_0/inst/txSysData1/txbuf9b[12]_i_1_n_0
    SLICE_X117Y165       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf9b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf9b_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.525ns  (logic 0.431ns (82.025%)  route 0.094ns (17.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.296    -1.788    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X116Y166       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y166       FDRE (Prop_fdre_C_Q)         0.347    -1.441 r  design_1_i/hw0_0/inst/txSysData1/txbuf9_reg[14]/Q
                         net (fo=1, routed)           0.094    -1.346    design_1_i/hw0_0/inst/txSysData1/txbuf9[14]
    SLICE_X117Y166       LUT4 (Prop_lut4_I1_O)        0.084    -1.262 r  design_1_i/hw0_0/inst/txSysData1/txbuf9b[14]_i_1/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/hw0_0/inst/txSysData1/txbuf9b[14]_i_1_n_0
    SLICE_X117Y166       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf9b_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf10b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.559ns  (logic 0.388ns (69.423%)  route 0.171ns (30.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.288    -1.796    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X106Y170       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y170       FDRE (Prop_fdre_C_Q)         0.304    -1.492 r  design_1_i/hw0_0/inst/txSysData1/txbuf10_reg[6]/Q
                         net (fo=1, routed)           0.171    -1.321    design_1_i/hw0_0/inst/txSysData1/txbuf10[6]
    SLICE_X107Y170       LUT4 (Prop_lut4_I1_O)        0.084    -1.237 r  design_1_i/hw0_0/inst/txSysData1/txbuf10b[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.237    design_1_i/hw0_0/inst/txSysData1/txbuf10b[6]_i_1_n_0
    SLICE_X107Y170       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf10b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf4b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.559ns  (logic 0.388ns (69.389%)  route 0.171ns (30.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.288    -1.796    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X106Y170       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y170       FDRE (Prop_fdre_C_Q)         0.304    -1.492 r  design_1_i/hw0_0/inst/txSysData1/txbuf4_reg[4]/Q
                         net (fo=1, routed)           0.171    -1.321    design_1_i/hw0_0/inst/txSysData1/txbuf4[4]
    SLICE_X107Y170       LUT4 (Prop_lut4_I1_O)        0.084    -1.237 r  design_1_i/hw0_0/inst/txSysData1/txbuf4b[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.237    design_1_i/hw0_0/inst/txSysData1/txbuf4b[4]_i_1_n_0
    SLICE_X107Y170       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf4b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf6b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.388ns (68.618%)  route 0.177ns (31.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.283    -1.801    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X103Y169       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y169       FDRE (Prop_fdre_C_Q)         0.304    -1.497 r  design_1_i/hw0_0/inst/txSysData1/txbuf6_reg[4]/Q
                         net (fo=1, routed)           0.177    -1.319    design_1_i/hw0_0/inst/txSysData1/txbuf6[4]
    SLICE_X102Y169       LUT4 (Prop_lut4_I1_O)        0.084    -1.235 r  design_1_i/hw0_0/inst/txSysData1/txbuf6b[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.235    design_1_i/hw0_0/inst/txSysData1/txbuf6b[4]_i_1_n_0
    SLICE_X102Y169       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf6b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/txSysData1/txbuf5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/txSysData1/txbuf5b_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.388ns (68.618%)  route 0.177ns (31.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.286    -1.798    design_1_i/hw0_0/inst/txSysData1/clk160m
    SLICE_X103Y165       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y165       FDRE (Prop_fdre_C_Q)         0.304    -1.494 r  design_1_i/hw0_0/inst/txSysData1/txbuf5_reg[14]/Q
                         net (fo=1, routed)           0.177    -1.316    design_1_i/hw0_0/inst/txSysData1/txbuf5[14]
    SLICE_X102Y165       LUT4 (Prop_lut4_I1_O)        0.084    -1.232 r  design_1_i/hw0_0/inst/txSysData1/txbuf5b[14]_i_1/O
                         net (fo=1, routed)           0.000    -1.232    design_1_i/hw0_0/inst/txSysData1/txbuf5b[14]_i_1_n_0
    SLICE_X102Y165       FDRE                                         r  design_1_i/hw0_0/inst/txSysData1/txbuf5b_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  sysClk50m (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774    10.774 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    11.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     8.404 f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     9.015    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     9.044 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     9.927    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.077ns (2.571%)  route 2.918ns (97.429%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.434    -1.650    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Max Delay           955 Endpoints
Min Delay           955 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.384ns  (logic 1.673ns (17.826%)  route 7.711ns (82.174%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.313     8.099    design_1_i/hw0_0/inst/s1RxProc/D[0]
    SLICE_X86Y165        LUT6 (Prop_lut6_I4_O)        0.105     8.204 f  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2/O
                         net (fo=9, routed)           0.595     8.799    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2_n_0
    SLICE_X82Y170        LUT6 (Prop_lut6_I0_O)        0.105     8.904 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[3]_i_2__2/O
                         net (fo=1, routed)           0.374     9.279    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[3]_i_2__2_n_0
    SLICE_X82Y170        LUT6 (Prop_lut6_I1_O)        0.105     9.384 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[3]_i_1__2_n_0
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.247    -1.837    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.463ns (15.856%)  route 7.763ns (84.144%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.897     8.683    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X87Y165        LUT1 (Prop_lut1_I0_O)        0.105     8.788 r  design_1_i/hw0_0/inst/hostS1TxProc/rxinHTimeCnt[3]_i_1__2/O
                         net (fo=5, routed)           0.437     9.226    design_1_i/hw0_0/inst/s1RxProc/SR[0]
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.258    -1.826    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[0]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.463ns (15.856%)  route 7.763ns (84.144%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.897     8.683    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X87Y165        LUT1 (Prop_lut1_I0_O)        0.105     8.788 r  design_1_i/hw0_0/inst/hostS1TxProc/rxinHTimeCnt[3]_i_1__2/O
                         net (fo=5, routed)           0.437     9.226    design_1_i/hw0_0/inst/s1RxProc/SR[0]
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.258    -1.826    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[1]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.463ns (15.856%)  route 7.763ns (84.144%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.897     8.683    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X87Y165        LUT1 (Prop_lut1_I0_O)        0.105     8.788 r  design_1_i/hw0_0/inst/hostS1TxProc/rxinHTimeCnt[3]_i_1__2/O
                         net (fo=5, routed)           0.437     9.226    design_1_i/hw0_0/inst/s1RxProc/SR[0]
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.258    -1.826    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[2]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.463ns (15.856%)  route 7.763ns (84.144%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.897     8.683    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X87Y165        LUT1 (Prop_lut1_I0_O)        0.105     8.788 r  design_1_i/hw0_0/inst/hostS1TxProc/rxinHTimeCnt[3]_i_1__2/O
                         net (fo=5, routed)           0.437     9.226    design_1_i/hw0_0/inst/s1RxProc/SR[0]
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.258    -1.826    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X86Y165        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[3]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[4]_inv/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.463ns (15.856%)  route 7.763ns (84.144%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.897     8.683    design_1_i/hw0_0/inst/hostS1TxProc/D[0]
    SLICE_X87Y165        LUT1 (Prop_lut1_I0_O)        0.105     8.788 r  design_1_i/hw0_0/inst/hostS1TxProc/rxinHTimeCnt[3]_i_1__2/O
                         net (fo=5, routed)           0.437     9.226    design_1_i/hw0_0/inst/s1RxProc/SR[0]
    SLICE_X86Y165        FDSE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[4]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.258    -1.826    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X86Y165        FDSE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxinHTimeCnt_reg[4]_inv/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.193ns  (logic 1.568ns (17.054%)  route 7.625ns (82.946%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.313     8.099    design_1_i/hw0_0/inst/s1RxProc/D[0]
    SLICE_X86Y165        LUT6 (Prop_lut6_I4_O)        0.105     8.204 f  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2/O
                         net (fo=9, routed)           0.435     8.639    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2_n_0
    SLICE_X82Y169        LUT6 (Prop_lut6_I5_O)        0.105     8.744 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2/O
                         net (fo=6, routed)           0.449     9.193    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2_n_0
    SLICE_X82Y169        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.248    -1.836    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X82Y169        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[4]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.137ns  (logic 1.568ns (17.159%)  route 7.569ns (82.841%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.313     8.099    design_1_i/hw0_0/inst/s1RxProc/D[0]
    SLICE_X86Y165        LUT6 (Prop_lut6_I4_O)        0.105     8.204 f  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2/O
                         net (fo=9, routed)           0.435     8.639    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2_n_0
    SLICE_X82Y169        LUT6 (Prop_lut6_I5_O)        0.105     8.744 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2/O
                         net (fo=6, routed)           0.393     9.137    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2_n_0
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.247    -1.837    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[2]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.137ns  (logic 1.568ns (17.159%)  route 7.569ns (82.841%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.313     8.099    design_1_i/hw0_0/inst/s1RxProc/D[0]
    SLICE_X86Y165        LUT6 (Prop_lut6_I4_O)        0.105     8.204 f  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2/O
                         net (fo=9, routed)           0.435     8.639    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2_n_0
    SLICE_X82Y169        LUT6 (Prop_lut6_I5_O)        0.105     8.744 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2/O
                         net (fo=6, routed)           0.393     9.137    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2_n_0
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.247    -1.837    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[3]/C

Slack:                    inf
  Source:                 hdfioA[1]
                            (input port)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.137ns  (logic 1.568ns (17.159%)  route 7.569ns (82.841%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  hdfioA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    hdfioA[1]
    G18                  IBUF (Prop_ibuf_I_O)         1.253     1.253 f  hdfioA_IBUF[1]_inst/O
                         net (fo=3, routed)           5.428     6.681    design_1_i/hw0_0/inst/hostS1TxProc/hdfioA[1]
    SLICE_X113Y141       LUT6 (Prop_lut6_I1_O)        0.105     6.786 f  design_1_i/hw0_0/inst/hostS1TxProc/fibTxA[1]_INST_0_i_1/O
                         net (fo=9, routed)           1.313     8.099    design_1_i/hw0_0/inst/s1RxProc/D[0]
    SLICE_X86Y165        LUT6 (Prop_lut6_I4_O)        0.105     8.204 f  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2/O
                         net (fo=9, routed)           0.435     8.639    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_4__2_n_0
    SLICE_X82Y169        LUT6 (Prop_lut6_I5_O)        0.105     8.744 r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2/O
                         net (fo=6, routed)           0.393     9.137    design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt[5]_i_1__2_n_0
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.260    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905    -4.646 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.161    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.084 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        1.247    -1.837    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X82Y170        FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rx4mTimeCnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.825%)  route 0.080ns (36.175%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y156       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[11]/C
    SLICE_X135Y156       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[11]/Q
                         net (fo=5, routed)           0.080     0.221    design_1_i/hw0_0/inst/s1RxProc/rxd0[11]
    SLICE_X134Y156       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.863    -0.093    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X134Y156       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.854%)  route 0.084ns (36.146%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[3]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[3]/Q
                         net (fo=5, routed)           0.084     0.232    design_1_i/hw0_0/inst/hostS1RxProc/rxd2[3]
    SLICE_X89Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.841    -0.115    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X89Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxd3_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxData3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.881%)  route 0.139ns (52.119%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y147       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxd3_reg[8]/C
    SLICE_X129Y147       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/hw0_0/inst/s1RxProc/rxd3_reg[8]/Q
                         net (fo=5, routed)           0.139     0.267    design_1_i/hw0_0/inst/s1RxProc/rxd3[8]
    SLICE_X128Y147       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.866    -0.091    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X128Y147       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData3_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.522%)  route 0.138ns (49.478%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y156       FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[12]/C
    SLICE_X135Y156       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/hw0_0/inst/s1RxProc/rxd0_reg[12]/Q
                         net (fo=5, routed)           0.138     0.279    design_1_i/hw0_0/inst/s1RxProc/rxd0[12]
    SLICE_X134Y156       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.863    -0.093    design_1_i/hw0_0/inst/s1RxProc/clk160m
    SLICE_X134Y156       FDRE                                         r  design_1_i/hw0_0/inst/s1RxProc/rxData0_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxd3_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS2RxProc/rxData3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.339%)  route 0.122ns (42.661%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y157        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS2RxProc/rxd3_reg[9]/C
    SLICE_X84Y157        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS2RxProc/rxd3_reg[9]/Q
                         net (fo=5, routed)           0.122     0.286    design_1_i/hw0_0/inst/hostS2RxProc/rxd3[9]
    SLICE_X84Y158        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.832    -0.124    design_1_i/hw0_0/inst/hostS2RxProc/clk160m
    SLICE_X84Y158        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData3_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/rxSysData1/rxd3_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/rxSysData1/rxData3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.148ns (51.527%)  route 0.139ns (48.473%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/rxSysData1/rxd3_reg[8]/C
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/rxSysData1/rxd3_reg[8]/Q
                         net (fo=5, routed)           0.139     0.287    design_1_i/hw0_0/inst/rxSysData1/rxd3[8]
    SLICE_X66Y148        FDRE                                         r  design_1_i/hw0_0/inst/rxSysData1/rxData3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.850    -0.107    design_1_i/hw0_0/inst/rxSysData1/clk160m
    SLICE_X66Y148        FDRE                                         r  design_1_i/hw0_0/inst/rxSysData1/rxData3_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.300%)  route 0.141ns (48.700%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[1]/C
    SLICE_X88Y153        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[1]/Q
                         net (fo=5, routed)           0.141     0.289    design_1_i/hw0_0/inst/hostS1RxProc/rxd2[1]
    SLICE_X90Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.844    -0.112    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X90Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxd0_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxData0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.148ns (50.988%)  route 0.142ns (49.012%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y156        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd0_reg[11]/C
    SLICE_X92Y156        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd0_reg[11]/Q
                         net (fo=5, routed)           0.142     0.290    design_1_i/hw0_0/inst/hostS1RxProc/rxd0[11]
    SLICE_X94Y155        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.847    -0.109    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X94Y155        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData0_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.430%)  route 0.127ns (43.570%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[7]/C
    SLICE_X88Y154        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/hw0_0/inst/hostS1RxProc/rxd2_reg[7]/Q
                         net (fo=5, routed)           0.127     0.291    design_1_i/hw0_0/inst/hostS1RxProc/rxd2[7]
    SLICE_X90Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.844    -0.112    design_1_i/hw0_0/inst/hostS1RxProc/clk160m
    SLICE_X90Y153        FDRE                                         r  design_1_i/hw0_0/inst/hostS1RxProc/rxData2_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/hostS2RxProc/rxd2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.013%)  route 0.148ns (49.987%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        FDRE                         0.000     0.000 r  design_1_i/hw0_0/inst/hostS2RxProc/rxd2_reg[1]/C
    SLICE_X80Y142        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/hw0_0/inst/hostS2RxProc/rxd2_reg[1]/Q
                         net (fo=5, routed)           0.148     0.296    design_1_i/hw0_0/inst/hostS2RxProc/rxd2[1]
    SLICE_X82Y142        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.255    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.596 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -0.985    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.956 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=6488, routed)        0.834    -0.123    design_1_i/hw0_0/inst/hostS2RxProc/clk160m
    SLICE_X82Y142        FDRE                                         r  design_1_i/hw0_0/inst/hostS2RxProc/rxData2_reg[1]/C





