Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  8 10:51:57 2024
| Host         : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0               133058       -0.091      -81.122                   4918               133058        1.100        0.000                       0                 48228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.221        0.000                      0               132999       -0.091      -81.122                   4918               132999        5.482        0.000                       0                 48224  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.416        0.000                      0                   59        0.236        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :         4918  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation      -81.122ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 1.529ns (12.998%)  route 10.234ns (87.002%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/Q
                         net (fo=48, unplaced)        0.608    -1.912    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRB0
                         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.123    -1.789 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMB/O
                         net (fo=1, unplaced)         0.407    -1.382    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.051    -1.331 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[1]_i_1/O
                         net (fo=2, unplaced)         0.281    -1.050    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[1]
                         LUT6 (Prop_lut6_I4_O)        0.043    -1.007 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15/O
                         net (fo=1, unplaced)         0.407    -0.600    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, unplaced)         0.407    -0.150    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    -0.107 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, unplaced)         0.298     0.191    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
                         LUT6 (Prop_lut6_I5_O)        0.043     0.234 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, unplaced)         0.431     0.665    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     0.708 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, unplaced)         0.308     1.016    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     1.059 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, unplaced)         0.298     1.357    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
                         LUT4 (Prop_lut4_I0_O)        0.047     1.404 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, unplaced)        0.366     1.770    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
                         LUT5 (Prop_lut5_I0_O)        0.043     1.813 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, unplaced)       0.357     2.170    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.213 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_22/O
                         net (fo=5, unplaced)         0.435     2.648    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[69]
                         LUT4 (Prop_lut4_I1_O)        0.043     2.691 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, unplaced)         0.302     2.993    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.036 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, unplaced)         0.281     3.317    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.360 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, unplaced)         0.298     3.658    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.701 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, unplaced)         0.288     3.989    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     4.032 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_27/O
                         net (fo=1, unplaced)         0.270     4.302    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.345 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14/O
                         net (fo=1, unplaced)         0.270     4.615    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.658 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, unplaced)         0.270     4.928    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.971 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, unplaced)         0.270     5.241    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.284 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, unplaced)         0.308     5.592    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.635 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__60/O
                         net (fo=30, unplaced)        0.340     5.975    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/data_path.OutportGroup_2.sample_ack_unguarded
                         LUT6 (Prop_lut6_I4_O)        0.043     6.018 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__360/O
                         net (fo=5, unplaced)         0.435     6.453    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_63
                         LUT5 (Prop_lut5_I1_O)        0.043     6.496 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, unplaced)         0.557     7.053    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
                         LUT6 (Prop_lut6_I1_O)        0.043     7.096 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=55, unplaced)        0.355     7.451    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.494 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/trigger_reg_i_3/O
                         net (fo=4, unplaced)         0.294     7.788    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_116
                         LUT4 (Prop_lut4_I1_O)        0.043     7.831 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/trigger_reg_i_2/O
                         net (fo=6, unplaced)         0.302     8.133    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/CapEqOne.non_zero_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     8.176 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/special_read_data_reg[15]_i_2/O
                         net (fo=36, unplaced)        0.344     8.520    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/is_special_read_reg2_out
                         LUT4 (Prop_lut4_I3_O)        0.043     8.563 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/special_read_data_reg[30]_i_1/O
                         net (fo=19, unplaced)        0.447     9.010    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[30]_0
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDRE (Setup_fdre_C_R)       -0.302     9.231    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 1.529ns (12.998%)  route 10.234ns (87.002%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/Q
                         net (fo=48, unplaced)        0.608    -1.912    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRB0
                         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.123    -1.789 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMB/O
                         net (fo=1, unplaced)         0.407    -1.382    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.051    -1.331 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[1]_i_1/O
                         net (fo=2, unplaced)         0.281    -1.050    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[1]
                         LUT6 (Prop_lut6_I4_O)        0.043    -1.007 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15/O
                         net (fo=1, unplaced)         0.407    -0.600    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, unplaced)         0.407    -0.150    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    -0.107 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, unplaced)         0.298     0.191    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
                         LUT6 (Prop_lut6_I5_O)        0.043     0.234 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, unplaced)         0.431     0.665    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     0.708 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, unplaced)         0.308     1.016    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     1.059 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, unplaced)         0.298     1.357    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
                         LUT4 (Prop_lut4_I0_O)        0.047     1.404 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, unplaced)        0.366     1.770    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
                         LUT5 (Prop_lut5_I0_O)        0.043     1.813 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, unplaced)       0.357     2.170    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.213 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_22/O
                         net (fo=5, unplaced)         0.435     2.648    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[69]
                         LUT4 (Prop_lut4_I1_O)        0.043     2.691 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, unplaced)         0.302     2.993    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.036 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, unplaced)         0.281     3.317    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.360 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, unplaced)         0.298     3.658    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.701 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, unplaced)         0.288     3.989    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     4.032 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_27/O
                         net (fo=1, unplaced)         0.270     4.302    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.345 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14/O
                         net (fo=1, unplaced)         0.270     4.615    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.658 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, unplaced)         0.270     4.928    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.971 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, unplaced)         0.270     5.241    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.284 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, unplaced)         0.308     5.592    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.635 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__60/O
                         net (fo=30, unplaced)        0.340     5.975    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/data_path.OutportGroup_2.sample_ack_unguarded
                         LUT6 (Prop_lut6_I4_O)        0.043     6.018 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__360/O
                         net (fo=5, unplaced)         0.435     6.453    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_63
                         LUT5 (Prop_lut5_I1_O)        0.043     6.496 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, unplaced)         0.557     7.053    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
                         LUT6 (Prop_lut6_I1_O)        0.043     7.096 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=55, unplaced)        0.355     7.451    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.494 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/trigger_reg_i_3/O
                         net (fo=4, unplaced)         0.294     7.788    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_116
                         LUT4 (Prop_lut4_I1_O)        0.043     7.831 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/trigger_reg_i_2/O
                         net (fo=6, unplaced)         0.302     8.133    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/CapEqOne.non_zero_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     8.176 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/special_read_data_reg[15]_i_2/O
                         net (fo=36, unplaced)        0.344     8.520    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/is_special_read_reg2_out
                         LUT4 (Prop_lut4_I3_O)        0.043     8.563 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/special_read_data_reg[30]_i_1/O
                         net (fo=19, unplaced)        0.447     9.010    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[30]_0
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDRE (Setup_fdre_C_R)       -0.302     9.231    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 1.529ns (12.998%)  route 10.234ns (87.002%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/Q
                         net (fo=48, unplaced)        0.608    -1.912    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRB0
                         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.123    -1.789 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMB/O
                         net (fo=1, unplaced)         0.407    -1.382    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.051    -1.331 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[1]_i_1/O
                         net (fo=2, unplaced)         0.281    -1.050    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[1]
                         LUT6 (Prop_lut6_I4_O)        0.043    -1.007 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15/O
                         net (fo=1, unplaced)         0.407    -0.600    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, unplaced)         0.407    -0.150    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    -0.107 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, unplaced)         0.298     0.191    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
                         LUT6 (Prop_lut6_I5_O)        0.043     0.234 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, unplaced)         0.431     0.665    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     0.708 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, unplaced)         0.308     1.016    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     1.059 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, unplaced)         0.298     1.357    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
                         LUT4 (Prop_lut4_I0_O)        0.047     1.404 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, unplaced)        0.366     1.770    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
                         LUT5 (Prop_lut5_I0_O)        0.043     1.813 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, unplaced)       0.357     2.170    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.213 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_22/O
                         net (fo=5, unplaced)         0.435     2.648    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[69]
                         LUT4 (Prop_lut4_I1_O)        0.043     2.691 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, unplaced)         0.302     2.993    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.036 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, unplaced)         0.281     3.317    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.360 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, unplaced)         0.298     3.658    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.701 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, unplaced)         0.288     3.989    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     4.032 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_27/O
                         net (fo=1, unplaced)         0.270     4.302    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.345 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14/O
                         net (fo=1, unplaced)         0.270     4.615    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.658 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, unplaced)         0.270     4.928    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.971 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, unplaced)         0.270     5.241    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.284 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, unplaced)         0.308     5.592    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.635 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__60/O
                         net (fo=30, unplaced)        0.340     5.975    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/data_path.OutportGroup_2.sample_ack_unguarded
                         LUT6 (Prop_lut6_I4_O)        0.043     6.018 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__360/O
                         net (fo=5, unplaced)         0.435     6.453    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_63
                         LUT5 (Prop_lut5_I1_O)        0.043     6.496 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, unplaced)         0.557     7.053    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
                         LUT6 (Prop_lut6_I1_O)        0.043     7.096 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=55, unplaced)        0.355     7.451    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.494 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/trigger_reg_i_3/O
                         net (fo=4, unplaced)         0.294     7.788    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_116
                         LUT4 (Prop_lut4_I1_O)        0.043     7.831 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/trigger_reg_i_2/O
                         net (fo=6, unplaced)         0.302     8.133    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/CapEqOne.non_zero_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     8.176 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/special_read_data_reg[15]_i_2/O
                         net (fo=36, unplaced)        0.344     8.520    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/is_special_read_reg2_out
                         LUT4 (Prop_lut4_I3_O)        0.043     8.563 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/special_read_data_reg[30]_i_1/O
                         net (fo=19, unplaced)        0.447     9.010    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[30]_0
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDRE (Setup_fdre_C_R)       -0.302     9.231    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 1.529ns (12.998%)  route 10.234ns (87.002%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[0]/Q
                         net (fo=48, unplaced)        0.608    -1.912    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRB0
                         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.123    -1.789 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMB/O
                         net (fo=1, unplaced)         0.407    -1.382    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.051    -1.331 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[1]_i_1/O
                         net (fo=2, unplaced)         0.281    -1.050    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[1]
                         LUT6 (Prop_lut6_I4_O)        0.043    -1.007 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15/O
                         net (fo=1, unplaced)         0.407    -0.600    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, unplaced)         0.407    -0.150    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    -0.107 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, unplaced)         0.298     0.191    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
                         LUT6 (Prop_lut6_I5_O)        0.043     0.234 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, unplaced)         0.431     0.665    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     0.708 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, unplaced)         0.308     1.016    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     1.059 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, unplaced)         0.298     1.357    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
                         LUT4 (Prop_lut4_I0_O)        0.047     1.404 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, unplaced)        0.366     1.770    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
                         LUT5 (Prop_lut5_I0_O)        0.043     1.813 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, unplaced)       0.357     2.170    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.213 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_22/O
                         net (fo=5, unplaced)         0.435     2.648    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[69]
                         LUT4 (Prop_lut4_I1_O)        0.043     2.691 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, unplaced)         0.302     2.993    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.036 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, unplaced)         0.281     3.317    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.360 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, unplaced)         0.298     3.658    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.701 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, unplaced)         0.288     3.989    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     4.032 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_27/O
                         net (fo=1, unplaced)         0.270     4.302    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.345 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14/O
                         net (fo=1, unplaced)         0.270     4.615    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.658 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, unplaced)         0.270     4.928    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.971 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, unplaced)         0.270     5.241    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.284 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, unplaced)         0.308     5.592    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.635 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__60/O
                         net (fo=30, unplaced)        0.340     5.975    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/data_path.OutportGroup_2.sample_ack_unguarded
                         LUT6 (Prop_lut6_I4_O)        0.043     6.018 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_63.gj_iu_registers_daemon_cp_element_group_63/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__360/O
                         net (fo=5, unplaced)         0.435     6.453    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_63
                         LUT5 (Prop_lut5_I1_O)        0.043     6.496 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, unplaced)         0.557     7.053    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
                         LUT6 (Prop_lut6_I1_O)        0.043     7.096 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=55, unplaced)        0.355     7.451    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.494 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9534_phi_seq_2087_block.phi_stmt_9534_phi_seq_2087/trigForkUpdate/TrigPlaces[0].placeBlock.pI/trigger_reg_i_3/O
                         net (fo=4, unplaced)         0.294     7.788    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_116
                         LUT4 (Prop_lut4_I1_O)        0.043     7.831 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/trigger_reg_i_2/O
                         net (fo=6, unplaced)         0.302     8.133    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/CapEqOne.non_zero_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     8.176 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/special_read_data_reg[15]_i_2/O
                         net (fo=36, unplaced)        0.344     8.520    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/is_special_read_reg2_out
                         LUT4 (Prop_lut4_I3_O)        0.043     8.563 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/special_read_data_reg[30]_i_1/O
                         net (fo=19, unplaced)        0.447     9.010    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[30]_0
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/clk_out1
                         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDRE (Setup_fdre_C_R)       -0.302     9.231    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_asr_update_10616_block.call_asr_update_expr_9539_inst/core/special_read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.104ns (33.332%)  route 0.208ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.834 r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/Q
                         net (fo=1, unplaced)         0.208    -0.626    i2c_slave_mem_inst/I_RAM/mem_reg_1[0]
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/I_RAM/clk_out1
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/CLKARDCLK
                         clock pessimism              0.062    -0.793    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258    -0.535    i2c_slave_mem_inst/I_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.104ns (33.332%)  route 0.208ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.834 f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/Q
                         net (fo=1, unplaced)         0.208    -0.626    i2c_slave_mem_inst/I_RAM/mem_reg_1[0]
                         RAMB18E1                                     f  i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/I_RAM/clk_out1
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/CLKARDCLK
                         clock pessimism              0.062    -0.793    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258    -0.535    i2c_slave_mem_inst/I_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.104ns (33.332%)  route 0.208ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.834 r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/Q
                         net (fo=1, unplaced)         0.208    -0.626    i2c_slave_mem_inst/I_RAM/mem_reg_1[1]
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/I_RAM/clk_out1
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/CLKARDCLK
                         clock pessimism              0.062    -0.793    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.535    i2c_slave_mem_inst/I_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.104ns (33.332%)  route 0.208ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.834 f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/Q
                         net (fo=1, unplaced)         0.208    -0.626    i2c_slave_mem_inst/I_RAM/mem_reg_1[1]
                         RAMB18E1                                     f  i2c_slave_mem_inst/I_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/I_RAM/clk_out1
                         RAMB18E1                                     r  i2c_slave_mem_inst/I_RAM/mem_reg/CLKARDCLK
                         clock pessimism              0.062    -0.793    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.535    i2c_slave_mem_inst/I_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 -0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         12.500      10.405               processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                accelerator_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                accelerator_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591                clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.233ns (40.034%)  route 0.349ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.349    -2.171    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
                         FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDPE (Recov_fdpe_C_PRE)     -0.288     9.245    i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                 11.416    

Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/scl_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.233ns (40.034%)  route 0.349ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.349    -2.171    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
                         FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/scl_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/scl_q_reg/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDPE (Recov_fdpe_C_PRE)     -0.288     9.245    i2c_slave_mem_inst/I_I2CITF/scl_q_reg
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                 11.416    

Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.233ns (40.034%)  route 0.349ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.349    -2.171    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
                         FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDPE (Recov_fdpe_C_PRE)     -0.288     9.245    i2c_slave_mem_inst/I_I2CITF/scl_qq_reg
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                 11.416    

Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/scl_qqq_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.233ns (40.034%)  route 0.349ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 10.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.464    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.313    -3.850 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.419    -3.430    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.337 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.584    -2.753    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.520 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.349    -2.171    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
                         FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/scl_qqq_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.717    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.399     9.317 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.398     9.716    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.799 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.439    10.238    i2c_slave_mem_inst/I_I2CITF/clk_out1
                         FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/scl_qqq_reg/C
                         clock pessimism             -0.636     9.602    
                         clock uncertainty           -0.069     9.533    
                         FDPE (Recov_fdpe_C_PRE)     -0.288     9.245    i2c_slave_mem_inst/I_I2CITF/scl_qqq_reg
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                 11.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.104ns (37.535%)  route 0.173ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.834 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.173    -0.661    i2c_slave_mem_inst/RD_reg
                         FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[0]/C
                         clock pessimism              0.062    -0.793    
                         FDCE (Remov_fdce_C_CLR)     -0.104    -0.897    i2c_slave_mem_inst/BUFFER8_reg[0]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.104ns (37.535%)  route 0.173ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.834 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.173    -0.661    i2c_slave_mem_inst/RD_reg
                         FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[1]/C
                         clock pessimism              0.062    -0.793    
                         FDCE (Remov_fdce_C_CLR)     -0.104    -0.897    i2c_slave_mem_inst/BUFFER8_reg[1]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.104ns (37.535%)  route 0.173ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.834 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.173    -0.661    i2c_slave_mem_inst/RD_reg
                         FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[2]/C
                         clock pessimism              0.062    -0.793    
                         FDCE (Remov_fdce_C_CLR)     -0.104    -0.897    i2c_slave_mem_inst/BUFFER8_reg[2]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.104ns (37.535%)  route 0.173ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.477    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.763    -1.286 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.208    -1.078    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.052 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.114    -0.938    CLK
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.834 f  reset_sync_reg/Q
                         net (fo=37918, unplaced)     0.173    -0.661    i2c_slave_mem_inst/RD_reg
                         FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.703    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.066    -1.363 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.219    -1.144    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.114 r  clocking/inst/clkout1_buf/O
                         net (fo=48222, unplaced)     0.259    -0.855    i2c_slave_mem_inst/clk_out1
                         FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[3]/C
                         clock pessimism              0.062    -0.793    
                         FDCE (Remov_fdce_C_CLR)     -0.104    -0.897    i2c_slave_mem_inst/BUFFER8_reg[3]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.236    





