Classic Timing Analyzer report for Mercury
Wed Dec 05 20:02:27 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'FPGA_CLK6IN'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'FPGA_CLK6IN'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                                             ; To                                                                                                                                               ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 5.841 ns                                       ; FLAGC                                                                                                                                            ; SLWR~reg0                                                                                                                                        ; --          ; IFCLK       ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 10.786 ns                                      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                          ; FX2_FD[8]                                                                                                                                        ; IFCLK       ; --          ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 9.758 ns                                       ; FLAGC                                                                                                                                            ; DEBUG_LED0                                                                                                                                       ; --          ; --          ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -5.096 ns                                      ; FLAGC                                                                                                                                            ; state_FX[0]                                                                                                                                      ; --          ; IFCLK       ; 0            ;
; Clock Setup: 'FPGA_CLK6IN'   ; 4.744 ns  ; 125.00 MHz ( period = 8.000 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Clock Setup: 'IFCLK'         ; 15.086 ns ; 48.00 MHz ( period = 20.833 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; address[5]                                                                                                                                       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; SLWR~reg0                                                                                                                                        ; SLWR~reg0                                                                                                                                        ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'FPGA_CLK6IN'    ; 2.943 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                                            ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                                                  ;                                                                                                                                                  ;             ;             ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                ; Setting            ; From ; To    ; Entity Name ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;      ;       ;             ;
; Timing Models                                         ; Final              ;      ;       ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;       ;             ;
; fmax Requirement                                      ; 125 MHz            ;      ;       ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;       ;             ;
; Enable Clock Latency                                  ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;       ;             ;
; Number of paths to report                             ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                ; Off                ;      ;       ;             ;
; Report IO Paths Separately                            ; Off                ;      ;       ;             ;
; Clock Settings                                        ; IFCLK              ;      ; IFCLK ;             ;
+-------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; IFCLK              ; User Pin ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_CLK6IN     ;                    ; User Pin ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                               ; To                                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.086 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 5.489 ns                ;
; 15.106 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.466 ns                ;
; 15.107 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 5.469 ns                ;
; 15.416 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.156 ns                ;
; 15.465 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 5.110 ns                ;
; 15.466 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.106 ns                ;
; 15.483 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 5.093 ns                ;
; 15.511 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 5.043 ns                ;
; 15.516 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.051 ns                ;
; 15.518 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 5.044 ns                ;
; 15.535 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 5.011 ns                ;
; 15.588 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.988 ns                ;
; 15.589 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.983 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.975 ns                ;
; 15.611 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.961 ns                ;
; 15.614 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.948 ns                ;
; 15.617 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.959 ns                ;
; 15.627 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.948 ns                ;
; 15.726 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.820 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.827 ns                ;
; 15.744 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.802 ns                ;
; 15.774 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.753 ns                ;
; 15.805 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.749 ns                ;
; 15.829 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.738 ns                ;
; 15.841 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.721 ns                ;
; 15.859 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.668 ns                ;
; 15.892 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.654 ns                ;
; 15.892 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.684 ns                ;
; 15.896 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.671 ns                ;
; 15.902 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.673 ns                ;
; 15.913 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.649 ns                ;
; 16.019 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.535 ns                ;
; 16.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.532 ns                ;
; 16.039 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.523 ns                ;
; 16.049 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.518 ns                ;
; 16.052 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.502 ns                ;
; 16.053 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.493 ns                ;
; 16.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.483 ns                ;
; 16.122 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.405 ns                ;
; 16.154 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.408 ns                ;
; 16.159 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.368 ns                ;
; 16.169 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.398 ns                ;
; 16.179 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.388 ns                ;
; 16.189 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.357 ns                ;
; 16.189 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.386 ns                ;
; 16.189 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.383 ns                ;
; 16.197 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.365 ns                ;
; 16.229 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.333 ns                ;
; 16.238 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.289 ns                ;
; 16.257 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.289 ns                ;
; 16.267 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.305 ns                ;
; 16.269 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.306 ns                ;
; 16.270 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 4.292 ns                ;
; 16.290 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.264 ns                ;
; 16.300 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.227 ns                ;
; 16.310 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.265 ns                ;
; 16.312 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.260 ns                ;
; 16.315 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 4.239 ns                ;
; 16.337 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.190 ns                ;
; 16.348 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.198 ns                ;
; 16.470 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.057 ns                ;
; 16.485 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.042 ns                ;
; 16.503 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.578 ns                 ; 4.075 ns                ;
; 16.504 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 4.023 ns                ;
; 16.521 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.574 ns                 ; 4.053 ns                ;
; 16.538 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 4.008 ns                ;
; 16.548 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 4.027 ns                ;
; 16.555 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.017 ns                ;
; 16.556 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11]                                                                                                                                        ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.011 ns                ;
; 16.612 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 3.942 ns                ;
; 16.637 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 3.925 ns                ;
; 16.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 3.888 ns                ;
; 16.642 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 3.925 ns                ;
; 16.646 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.527 ns                 ; 3.881 ns                ;
; 16.663 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 3.883 ns                ;
; 16.670 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 3.884 ns                ;
; 16.670 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.546 ns                 ; 3.876 ns                ;
; 16.688 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.554 ns                 ; 3.866 ns                ;
; 16.689 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 3.887 ns                ;
; 16.692 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.575 ns                 ; 3.883 ns                ;
; 16.694 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 3.882 ns                ;
; 16.698 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 3.878 ns                ;
; 16.701 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 3.861 ns                ;
; 16.707 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 3.855 ns                ;
; 16.714 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 3.858 ns                ;
; 16.716 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 3.856 ns                ;
; 16.718 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 3.858 ns                ;
; 16.719 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 3.853 ns                ;
; 16.719 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]                                                                                                                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 3.857 ns                ;
; 16.793 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; address[1]                                                                                                                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 3.776 ns                ;
; 16.842 ns                               ; 250.56 MHz ( period = 3.991 ns )                    ; address[0]                                                                                                                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 3.727 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; 16.866 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.507 ns                 ; 3.641 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                    ;                                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                                                                                                                             ; To                                                                                                                                               ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SLWR~reg0                                           ; SLWR~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                         ; state_FX[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                         ; state_FX[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; address[0]                                          ; address[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.767 ns                                ; state_FX[1]                                         ; SLWR~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 1.062 ns                                ; state_FX[1]                                         ; state_FX[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.064 ns                 ;
; 1.144 ns                                ; state_FX[0]                                         ; SLWR~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.146 ns                 ;
; 1.176 ns                                ; state_FX[0]                                         ; state_FX[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.863 ns                                ; address[11]                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.865 ns                 ;
; 2.250 ns                                ; address[4]                                          ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.252 ns                 ;
; 2.289 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.339 ns                 ;
; 2.306 ns                                ; address[3]                                          ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.315 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.365 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.315 ns                                ; state_FX[0]                                         ; address[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.321 ns                                ; address[0]                                          ; address[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.323 ns                 ;
; 2.353 ns                                ; address[2]                                          ; address[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.355 ns                 ;
; 2.354 ns                                ; address[6]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.356 ns                 ;
; 2.380 ns                                ; address[1]                                          ; address[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.382 ns                 ;
; 2.383 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.427 ns                 ;
; 2.385 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.429 ns                 ;
; 2.391 ns                                ; address[10]                                         ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.393 ns                 ;
; 2.393 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 2.447 ns                 ;
; 2.407 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.457 ns                 ;
; 2.408 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.466 ns                 ;
; 2.420 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.457 ns                 ;
; 2.432 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.491 ns                 ;
; 2.473 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.523 ns                 ;
; 2.510 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.538 ns                 ;
; 2.527 ns                                ; address[7]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.529 ns                 ;
; 2.534 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 2.543 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.576 ns                                ; state_FX[1]                                         ; address[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.625 ns                                ; address[5]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.627 ns                 ;
; 2.643 ns                                ; address[9]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.695 ns                 ;
; 2.650 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.700 ns                 ;
; 2.650 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.700 ns                 ;
; 2.656 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.706 ns                 ;
; 2.692 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.736 ns                 ;
; 2.693 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 2.747 ns                 ;
; 2.698 ns                                ; address[8]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.700 ns                 ;
; 2.701 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.760 ns                 ;
; 2.704 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.762 ns                 ;
; 2.707 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 2.757 ns                 ;
; 2.711 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.769 ns                 ;
; 2.715 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.752 ns                 ;
; 2.716 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.774 ns                 ;
; 2.717 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.761 ns                 ;
; 2.718 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 2.772 ns                 ;
; 2.722 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 2.776 ns                 ;
; 2.723 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.760 ns                 ;
; 2.726 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.785 ns                 ;
; 2.727 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.786 ns                 ;
; 2.728 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.786 ns                 ;
; 2.738 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.775 ns                 ;
; 2.740 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.799 ns                 ;
; 2.742 ns                                ; address[3]                                          ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.744 ns                 ;
; 2.747 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.775 ns                 ;
; 2.748 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.776 ns                 ;
; 2.758 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.786 ns                 ;
; 2.765 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.802 ns                 ;
; 2.778 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.806 ns                 ;
; 2.790 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 2.799 ns                 ;
; 2.798 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 2.807 ns                 ;
; 2.814 ns                                ; address[2]                                          ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.816 ns                 ;
; 2.817 ns                                ; address[2]                                          ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.819 ns                 ;
; 2.842 ns                                ; address[0]                                          ; address[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.879 ns                                ; address[10]                                         ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.881 ns                 ;
; 2.884 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.942 ns                 ;
; 2.891 ns                                ; address[1]                                          ; address[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.893 ns                 ;
; 2.892 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.951 ns                 ;
; 2.892 ns                                ; address[7]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.894 ns                 ;
; 2.893 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.937 ns                 ;
; 2.894 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 2.948 ns                 ;
; 2.901 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 2.945 ns                 ;
; 2.904 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 2.962 ns                 ;
; 2.911 ns                                ; address[0]                                          ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.913 ns                 ;
; 2.914 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 2.973 ns                 ;
; 2.914 ns                                ; address[0]                                          ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.916 ns                 ;
; 2.916 ns                                ; address[4]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.918 ns                 ;
; 2.917 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.954 ns                 ;
; 2.926 ns                                ; address[6]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.928 ns                 ;
; 2.935 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.963 ns                 ;
; 2.943 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 2.971 ns                 ;
; 2.950 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 2.987 ns                 ;
; 2.952 ns                                ; address[2]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 2.961 ns                 ;
; 2.960 ns                                ; address[1]                                          ; address[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.962 ns                 ;
; 2.963 ns                                ; address[1]                                          ; address[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.965 ns                 ;
; 2.965 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 2.974 ns                 ;
; 2.971 ns                                ; address[7]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.973 ns                 ;
; 2.996 ns                                ; address[6]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 3.005 ns                                ; address[6]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.007 ns                 ;
; 3.010 ns                                ; address[3]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.012 ns                 ;
; 3.019 ns                                ; address[4]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.021 ns                 ;
; 3.026 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 3.073 ns                 ;
; 3.046 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 3.090 ns                 ;
; 3.049 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.103 ns                 ;
; 3.057 ns                                ; address[7]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.059 ns                 ;
; 3.068 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 3.096 ns                 ;
; 3.069 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.123 ns                 ;
; 3.069 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 3.127 ns                 ;
; 3.069 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 3.127 ns                 ;
; 3.070 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 3.129 ns                 ;
; 3.070 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 3.114 ns                 ;
; 3.071 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 3.108 ns                 ;
; 3.078 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 3.137 ns                 ;
; 3.082 ns                                ; address[2]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.084 ns                 ;
; 3.083 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 3.127 ns                 ;
; 3.091 ns                                ; address[6]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.093 ns                 ;
; 3.094 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 3.131 ns                 ;
; 3.098 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 3.135 ns                 ;
; 3.113 ns                                ; address[3]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.115 ns                 ;
; 3.114 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 3.142 ns                 ;
; 3.116 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 3.153 ns                 ;
; 3.125 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.134 ns                 ;
; 3.126 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 3.154 ns                 ;
; 3.128 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 3.172 ns                 ;
; 3.131 ns                                ; address[11]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 3.190 ns                 ;
; 3.132 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 3.190 ns                 ;
; 3.132 ns                                ; address[10]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 3.188 ns                 ;
; 3.135 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.144 ns                 ;
; 3.138 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.147 ns                 ;
; 3.141 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 3.200 ns                 ;
; 3.155 ns                                ; address[7]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.157 ns                 ;
; 3.156 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.210 ns                 ;
; 3.167 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 3.217 ns                 ;
; 3.167 ns                                ; address[5]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.169 ns                 ;
; 3.168 ns                                ; address[9]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.170 ns                 ;
; 3.169 ns                                ; address[8]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.171 ns                 ;
; 3.179 ns                                ; address[0]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.181 ns                 ;
; 3.181 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 3.209 ns                 ;
; 3.182 ns                                ; address[6]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.191 ns                 ;
; 3.185 ns                                ; address[2]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.187 ns                 ;
; 3.189 ns                                ; address[6]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.191 ns                 ;
; 3.194 ns                                ; address[11]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.203 ns                 ;
; 3.199 ns                                ; address[4]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.201 ns                 ;
; 3.214 ns                                ; address[11]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.037 ns                   ; 3.251 ns                 ;
; 3.228 ns                                ; address[1]                                          ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.230 ns                 ;
; 3.255 ns                                ; address[8]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.266 ns                                ; address[9]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.268 ns                 ;
; 3.269 ns                                ; address[4]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.271 ns                 ;
; 3.278 ns                                ; address[4]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.280 ns                 ;
; 3.282 ns                                ; address[0]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.284 ns                 ;
; 3.293 ns                                ; address[3]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.295 ns                 ;
; 3.318 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.372 ns                 ;
; 3.331 ns                                ; address[4]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.050 ns                   ; 3.381 ns                 ;
; 3.331 ns                                ; address[1]                                          ; address[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.333 ns                 ;
; 3.347 ns                                ; address[5]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.349 ns                 ;
; 3.353 ns                                ; address[8]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.355 ns                 ;
; 3.363 ns                                ; address[3]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.365 ns                 ;
; 3.364 ns                                ; address[4]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.366 ns                 ;
; 3.365 ns                                ; address[2]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.367 ns                 ;
; 3.372 ns                                ; address[3]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.374 ns                 ;
; 3.385 ns                                ; address[7]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 3.432 ns                 ;
; 3.393 ns                                ; address[0]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 3.440 ns                 ;
; 3.417 ns                                ; address[5]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.419 ns                 ;
; 3.426 ns                                ; address[5]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.428 ns                 ;
; 3.428 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 3.486 ns                 ;
; 3.429 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.483 ns                 ;
; 3.432 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 3.491 ns                 ;
; 3.435 ns                                ; address[2]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.437 ns                 ;
; 3.439 ns                                ; address[9]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.044 ns                   ; 3.483 ns                 ;
; 3.441 ns                                ; address[3]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 3.496 ns                 ;
; 3.444 ns                                ; address[2]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.446 ns                 ;
; 3.458 ns                                ; address[3]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.460 ns                 ;
; 3.462 ns                                ; address[4]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.464 ns                 ;
; 3.462 ns                                ; address[0]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.464 ns                 ;
; 3.481 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 3.536 ns                 ;
; 3.511 ns                                ; address[1]                                          ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.513 ns                 ;
; 3.512 ns                                ; address[5]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.514 ns                 ;
; 3.519 ns                                ; address[5]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.054 ns                   ; 3.573 ns                 ;
; 3.530 ns                                ; address[2]                                          ; address[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.532 ns                 ;
; 3.532 ns                                ; address[0]                                          ; address[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.534 ns                 ;
; 3.535 ns                                ; address[1]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.544 ns                 ;
; 3.535 ns                                ; address[8]                                          ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.034 ns                   ; 3.569 ns                 ;
; 3.541 ns                                ; address[0]                                          ; address[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.543 ns                 ;
; 3.553 ns                                ; address[11]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 3.609 ns                 ;
; 3.556 ns                                ; address[3]                                          ; address[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.558 ns                 ;
; 3.570 ns                                ; address[11]                                         ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.034 ns                   ; 3.604 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                    ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                                             ; To                                                                                                                                               ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 5.841 ns   ; FLAGC ; SLWR~reg0   ; IFCLK    ;
; N/A   ; None         ; 5.362 ns   ; FLAGC ; state_FX[0] ; IFCLK    ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                     ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 10.786 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.447 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.417 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11] ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.409 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10] ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.959 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.798 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.717 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.984 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.974 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.801 ns   ; SLWR~reg0                                                                                                                ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 8.790 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.786 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.551 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.523 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.186 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.168 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.138 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.702 ns   ; SLRD~reg0                                                                                                                ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.687 ns   ; SLRD~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.203 ns   ; SLRD~reg0                                                                                                                ; SLRD        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To         ;
+-------+-------------------+-----------------+-------+------------+
; N/A   ; None              ; 9.758 ns        ; FLAGC ; DEBUG_LED0 ;
+-------+-------------------+-----------------+-------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -5.096 ns ; FLAGC ; state_FX[0] ; IFCLK    ;
; N/A           ; None        ; -5.575 ns ; FLAGC ; SLWR~reg0   ; IFCLK    ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed Dec 05 20:02:26 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FPGA_CLK6IN" is an undefined clock
Info: Slack time is 15.086 ns for clock "IFCLK" between source register "address[5]" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest register to memory requirement is 20.575 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.092 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.852 ns) + CELL(0.835 ns) = 2.953 ns; Loc. = M4K_X27_Y3; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5'
                Info: Total cell delay = 1.965 ns ( 66.54 % )
                Info: Total interconnect delay = 0.988 ns ( 33.46 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 3; REG Node = 'address[5]'
                Info: Total cell delay = 1.796 ns ( 62.78 % )
                Info: Total interconnect delay = 1.065 ns ( 37.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 3; REG Node = 'address[5]'
        Info: 2: + IC(1.081 ns) + CELL(0.202 ns) = 1.283 ns; Loc. = LCCOMB_X13_Y5_N28; Fanout = 16; COMB Node = 'address[5]~_wirecell'
        Info: 3: + IC(4.030 ns) + CELL(0.176 ns) = 5.489 ns; Loc. = M4K_X27_Y3; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5'
        Info: Total cell delay = 0.378 ns ( 6.89 % )
        Info: Total interconnect delay = 5.111 ns ( 93.11 % )
Info: Slack time is 4.744 ns for clock "FPGA_CLK6IN" between source memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest memory to memory requirement is 7.657 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "FPGA_CLK6IN" to destination memory is 2.949 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.821 ns) = 2.949 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0'
                Info: Total cell delay = 1.971 ns ( 66.84 % )
                Info: Total interconnect delay = 0.978 ns ( 33.16 % )
            Info: - Longest clock path from clock "FPGA_CLK6IN" to source memory is 2.986 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.858 ns) = 2.986 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0'
                Info: Total cell delay = 2.008 ns ( 67.25 % )
                Info: Total interconnect delay = 0.978 ns ( 32.75 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "SLWR~reg0" and destination register "SLWR~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y5_N16; Fanout = 1; COMB Node = 'Mux2~84'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
                Info: Total cell delay = 1.796 ns ( 62.78 % )
                Info: Total interconnect delay = 1.065 ns ( 37.22 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
                Info: Total cell delay = 1.796 ns ( 62.78 % )
                Info: Total interconnect delay = 1.065 ns ( 37.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 2.943 ns for clock "FPGA_CLK6IN" between source memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is -0.030 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.037 ns
            Info: + Longest clock path from clock "FPGA_CLK6IN" to destination memory is 2.949 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.821 ns) = 2.949 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0'
                Info: Total cell delay = 1.971 ns ( 66.84 % )
                Info: Total interconnect delay = 0.978 ns ( 33.16 % )
            Info: - Shortest clock path from clock "FPGA_CLK6IN" to source memory is 2.986 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.858 ns) = 2.986 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0'
                Info: Total cell delay = 2.008 ns ( 67.25 % )
                Info: Total interconnect delay = 0.978 ns ( 32.75 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 5.841 ns
    Info: + Longest pin to register delay is 8.742 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; PIN Node = 'FLAGC'
        Info: 2: + IC(6.978 ns) + CELL(0.651 ns) = 8.634 ns; Loc. = LCCOMB_X15_Y5_N16; Fanout = 1; COMB Node = 'Mux2~84'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.742 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.764 ns ( 20.18 % )
        Info: Total interconnect delay = 6.978 ns ( 79.82 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 62.78 % )
        Info: Total interconnect delay = 1.065 ns ( 37.22 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[8]" through memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]" is 10.786 ns
    Info: + Longest clock path from clock "IFCLK" to source memory is 2.904 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.823 ns) + CELL(0.815 ns) = 2.904 ns; Loc. = M4K_X27_Y8; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]'
        Info: Total cell delay = 1.945 ns ( 66.98 % )
        Info: Total interconnect delay = 0.959 ns ( 33.02 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 7.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y8; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]'
        Info: 2: + IC(4.227 ns) + CELL(3.286 ns) = 7.622 ns; Loc. = PIN_208; Fanout = 0; PIN Node = 'FX2_FD[8]'
        Info: Total cell delay = 3.395 ns ( 44.54 % )
        Info: Total interconnect delay = 4.227 ns ( 55.46 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "DEBUG_LED0" is 9.758 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; PIN Node = 'FLAGC'
    Info: 2: + IC(5.627 ns) + CELL(3.126 ns) = 9.758 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
    Info: Total cell delay = 4.131 ns ( 42.33 % )
    Info: Total interconnect delay = 5.627 ns ( 57.67 % )
Info: th for register "state_FX[0]" (data pin = "FLAGC", clock pin = "IFCLK") is -5.096 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N15; Fanout = 4; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.796 ns ( 62.78 % )
        Info: Total interconnect delay = 1.065 ns ( 37.22 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.263 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; PIN Node = 'FLAGC'
        Info: 2: + IC(6.944 ns) + CELL(0.206 ns) = 8.155 ns; Loc. = LCCOMB_X15_Y5_N14; Fanout = 1; COMB Node = 'Mux1~14'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.263 ns; Loc. = LCFF_X15_Y5_N15; Fanout = 4; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.319 ns ( 15.96 % )
        Info: Total interconnect delay = 6.944 ns ( 84.04 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 100 megabytes of memory during processing
    Info: Processing ended: Wed Dec 05 20:02:27 2007
    Info: Elapsed time: 00:00:01


