###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        93602   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        81305   # Number of read row buffer hits
num_read_cmds                  =        93602   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        12316   # Number of ACT commands
num_pre_cmds                   =        12302   # Number of PRE commands
num_ondemand_pres              =         1990   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6555616   # Cyles of rank active rank.0
rank_active_cycles.1           =      6047598   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3444384   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3952402   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        84526   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          324   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           59   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           27   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           21   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8576   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        51190   # Read request latency (cycles)
read_latency[40-59]            =        21391   # Read request latency (cycles)
read_latency[60-79]            =         6830   # Read request latency (cycles)
read_latency[80-99]            =         2044   # Read request latency (cycles)
read_latency[100-119]          =         1379   # Read request latency (cycles)
read_latency[120-139]          =          957   # Read request latency (cycles)
read_latency[140-159]          =          805   # Read request latency (cycles)
read_latency[160-179]          =          754   # Read request latency (cycles)
read_latency[180-199]          =          683   # Read request latency (cycles)
read_latency[200-]             =         7569   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.77403e+08   # Read energy
act_energy                     =  3.36966e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.6533e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89715e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.0907e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.7737e+09   # Active standby energy rank.1
average_read_latency           =      77.3441   # Average read request latency (cycles)
average_interarrival           =      106.821   # Average request interarrival latency (cycles)
total_energy                   =  1.25306e+10   # Total energy (pJ)
average_power                  =      1253.06   # Average power (mW)
average_bandwidth              =     0.798737   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        87573   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        76006   # Number of read row buffer hits
num_read_cmds                  =        87573   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        11583   # Number of ACT commands
num_pre_cmds                   =        11571   # Number of PRE commands
num_ondemand_pres              =         1995   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6230410   # Cyles of rank active rank.0
rank_active_cycles.1           =      6245124   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3769590   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3754876   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        78366   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          397   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          116   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           54   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           14   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8552   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        50780   # Read request latency (cycles)
read_latency[40-59]            =        20051   # Read request latency (cycles)
read_latency[60-79]            =         6413   # Read request latency (cycles)
read_latency[80-99]            =         1909   # Read request latency (cycles)
read_latency[100-119]          =         1289   # Read request latency (cycles)
read_latency[120-139]          =          981   # Read request latency (cycles)
read_latency[140-159]          =          569   # Read request latency (cycles)
read_latency[160-179]          =          571   # Read request latency (cycles)
read_latency[180-199]          =          529   # Read request latency (cycles)
read_latency[200-]             =         4481   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.53094e+08   # Read energy
act_energy                     =  3.16911e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8094e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80234e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.88778e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.89696e+09   # Active standby energy rank.1
average_read_latency           =      60.0791   # Average read request latency (cycles)
average_interarrival           =      114.175   # Average request interarrival latency (cycles)
total_energy                   =  1.24859e+10   # Total energy (pJ)
average_power                  =      1248.59   # Average power (mW)
average_bandwidth              =      0.74729   # Average bandwidth
