# do labzero.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:27 on Sep 10,2020
# vlog -work work labzero.vo 
# -- Compiling module logic_element1
# 
# Top level modules:
# 	logic_element1
# End time: 15:56:28 on Sep 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:28 on Sep 10,2020
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module logic_element1_vlg_vec_tst
# 
# Top level modules:
# 	logic_element1_vlg_vec_tst
# End time: 15:56:28 on Sep 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.logic_element1_vlg_vec_tst 
# Start time: 15:56:28 on Sep 10,2020
# Loading work.logic_element1_vlg_vec_tst
# Loading work.logic_element1
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /logic_element1_vlg_vec_tst
# End time: 15:56:28 on Sep 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
