
Labo2_SMI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000498  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000644  0800064c  0001064c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000644  08000644  00010644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000648  08000648  00010648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  0001064c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0001064c  2**0
                  CONTENTS
  7 .bss          00000138  20000000  20000000  00020000  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000138  20000138  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001064c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000021a7  00000000  00000000  0001067c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000080b  00000000  00000000  00012823  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000001a8  00000000  00000000  00013030  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000140  00000000  00000000  000131d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000d02  00000000  00000000  00013318  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001061  00000000  00000000  0001401a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0001507b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000490  00000000  00000000  000150f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00015588  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800062c 	.word	0x0800062c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	0800062c 	.word	0x0800062c

080001ec <ADC_IRQHandler>:
	// Attendre une interruption
	adc_ready = 0;
	return adc_sample;
}

void ADC_IRQHandler(void) {
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
    if (ADC1->SR & ADC_SR_EOC) {       // EOC = End Of Conversion flag
 80001f0:	4b08      	ldr	r3, [pc, #32]	; (8000214 <ADC_IRQHandler+0x28>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f003 0302 	and.w	r3, r3, #2
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d006      	beq.n	800020a <ADC_IRQHandler+0x1e>
        adc_sample = ADC1->DR;         // Lecture du DR efface le flag EOC
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <ADC_IRQHandler+0x28>)
 80001fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000200:	4a05      	ldr	r2, [pc, #20]	; (8000218 <ADC_IRQHandler+0x2c>)
 8000202:	6013      	str	r3, [r2, #0]
        adc_ready = 1;
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <ADC_IRQHandler+0x30>)
 8000206:	2201      	movs	r2, #1
 8000208:	701a      	strb	r2, [r3, #0]
    }
}
 800020a:	bf00      	nop
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	40012000 	.word	0x40012000
 8000218:	2000001c 	.word	0x2000001c
 800021c:	20000020 	.word	0x20000020

08000220 <SysTick_Handler>:
void delai(uint64_t wait_millis){
	uint64_t millis_target = millis() + wait_millis;
	while(millis() < millis_target);
}

void SysTick_Handler(void){
 8000220:	b490      	push	{r4, r7}
 8000222:	af00      	add	r7, sp, #0
	millis_count = millis_count + 1;
 8000224:	4b05      	ldr	r3, [pc, #20]	; (800023c <SysTick_Handler+0x1c>)
 8000226:	cb18      	ldmia	r3, {r3, r4}
 8000228:	3301      	adds	r3, #1
 800022a:	f144 0400 	adc.w	r4, r4, #0
 800022e:	4a03      	ldr	r2, [pc, #12]	; (800023c <SysTick_Handler+0x1c>)
 8000230:	e882 0018 	stmia.w	r2, {r3, r4}
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	bc90      	pop	{r4, r7}
 800023a:	4770      	bx	lr
 800023c:	20000028 	.word	0x20000028

08000240 <main>:
**===========================================================================
*/
volatile uint64_t millis_count = 0;

int main(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
 8000244:	2300      	movs	r3, #0
	#ifdef P1
	// Config UART5 : PC12 pour le tx, PD2 pour le rx

	#endif
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr

08000250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000288 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000254:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000256:	e003      	b.n	8000260 <LoopCopyDataInit>

08000258 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800025a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800025c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800025e:	3104      	adds	r1, #4

08000260 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000260:	480b      	ldr	r0, [pc, #44]	; (8000290 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000262:	4b0c      	ldr	r3, [pc, #48]	; (8000294 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000264:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000266:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000268:	d3f6      	bcc.n	8000258 <CopyDataInit>
  ldr  r2, =_sbss
 800026a:	4a0b      	ldr	r2, [pc, #44]	; (8000298 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800026c:	e002      	b.n	8000274 <LoopFillZerobss>

0800026e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800026e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000270:	f842 3b04 	str.w	r3, [r2], #4

08000274 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000274:	4b09      	ldr	r3, [pc, #36]	; (800029c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000276:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000278:	d3f9      	bcc.n	800026e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800027a:	f000 f83b 	bl	80002f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800027e:	f000 f9b1 	bl	80005e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000282:	f7ff ffdd 	bl	8000240 <main>
  bx  lr    
 8000286:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000288:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800028c:	0800064c 	.word	0x0800064c
  ldr  r0, =_sdata
 8000290:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000294:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000298:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 800029c:	20000138 	.word	0x20000138

080002a0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002a0:	e7fe      	b.n	80002a0 <CAN1_RX0_IRQHandler>

080002a2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80002a2:	b480      	push	{r7}
 80002a4:	af00      	add	r7, sp, #0
}
 80002a6:	bf00      	nop
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr

080002b0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80002b4:	e7fe      	b.n	80002b4 <HardFault_Handler+0x4>

080002b6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80002b6:	b480      	push	{r7}
 80002b8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80002ba:	e7fe      	b.n	80002ba <MemManage_Handler+0x4>

080002bc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80002c0:	e7fe      	b.n	80002c0 <BusFault_Handler+0x4>

080002c2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80002c2:	b480      	push	{r7}
 80002c4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80002c6:	e7fe      	b.n	80002c6 <UsageFault_Handler+0x4>

080002c8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr

080002d6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80002d6:	b480      	push	{r7}
 80002d8:	af00      	add	r7, sp, #0
}
 80002da:	bf00      	nop
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
	...

080002f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002f8:	4a16      	ldr	r2, [pc, #88]	; (8000354 <SystemInit+0x60>)
 80002fa:	4b16      	ldr	r3, [pc, #88]	; (8000354 <SystemInit+0x60>)
 80002fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000308:	4a13      	ldr	r2, [pc, #76]	; (8000358 <SystemInit+0x64>)
 800030a:	4b13      	ldr	r3, [pc, #76]	; (8000358 <SystemInit+0x64>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f043 0301 	orr.w	r3, r3, #1
 8000312:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000314:	4b10      	ldr	r3, [pc, #64]	; (8000358 <SystemInit+0x64>)
 8000316:	2200      	movs	r2, #0
 8000318:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800031a:	4a0f      	ldr	r2, [pc, #60]	; (8000358 <SystemInit+0x64>)
 800031c:	4b0e      	ldr	r3, [pc, #56]	; (8000358 <SystemInit+0x64>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000328:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800032a:	4b0b      	ldr	r3, [pc, #44]	; (8000358 <SystemInit+0x64>)
 800032c:	4a0b      	ldr	r2, [pc, #44]	; (800035c <SystemInit+0x68>)
 800032e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000330:	4a09      	ldr	r2, [pc, #36]	; (8000358 <SystemInit+0x64>)
 8000332:	4b09      	ldr	r3, [pc, #36]	; (8000358 <SystemInit+0x64>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800033a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <SystemInit+0x64>)
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000342:	f000 f80d 	bl	8000360 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000346:	4b03      	ldr	r3, [pc, #12]	; (8000354 <SystemInit+0x60>)
 8000348:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800034c:	609a      	str	r2, [r3, #8]
#endif
}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	e000ed00 	.word	0xe000ed00
 8000358:	40023800 	.word	0x40023800
 800035c:	24003010 	.word	0x24003010

08000360 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	607b      	str	r3, [r7, #4]
 800036a:	2300      	movs	r3, #0
 800036c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800036e:	4a36      	ldr	r2, [pc, #216]	; (8000448 <SetSysClock+0xe8>)
 8000370:	4b35      	ldr	r3, [pc, #212]	; (8000448 <SetSysClock+0xe8>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000378:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800037a:	4b33      	ldr	r3, [pc, #204]	; (8000448 <SetSysClock+0xe8>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000382:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3301      	adds	r3, #1
 8000388:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d103      	bne.n	8000398 <SetSysClock+0x38>
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000396:	d1f0      	bne.n	800037a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000398:	4b2b      	ldr	r3, [pc, #172]	; (8000448 <SetSysClock+0xe8>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d002      	beq.n	80003aa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003a4:	2301      	movs	r3, #1
 80003a6:	603b      	str	r3, [r7, #0]
 80003a8:	e001      	b.n	80003ae <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003aa:	2300      	movs	r3, #0
 80003ac:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d142      	bne.n	800043a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003b4:	4a24      	ldr	r2, [pc, #144]	; (8000448 <SetSysClock+0xe8>)
 80003b6:	4b24      	ldr	r3, [pc, #144]	; (8000448 <SetSysClock+0xe8>)
 80003b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003be:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003c0:	4a22      	ldr	r2, [pc, #136]	; (800044c <SetSysClock+0xec>)
 80003c2:	4b22      	ldr	r3, [pc, #136]	; (800044c <SetSysClock+0xec>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80003ca:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80003cc:	4a1e      	ldr	r2, [pc, #120]	; (8000448 <SetSysClock+0xe8>)
 80003ce:	4b1e      	ldr	r3, [pc, #120]	; (8000448 <SetSysClock+0xe8>)
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80003d4:	4a1c      	ldr	r2, [pc, #112]	; (8000448 <SetSysClock+0xe8>)
 80003d6:	4b1c      	ldr	r3, [pc, #112]	; (8000448 <SetSysClock+0xe8>)
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80003de:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80003e0:	4a19      	ldr	r2, [pc, #100]	; (8000448 <SetSysClock+0xe8>)
 80003e2:	4b19      	ldr	r3, [pc, #100]	; (8000448 <SetSysClock+0xe8>)
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80003ea:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003ec:	4b16      	ldr	r3, [pc, #88]	; (8000448 <SetSysClock+0xe8>)
 80003ee:	4a18      	ldr	r2, [pc, #96]	; (8000450 <SetSysClock+0xf0>)
 80003f0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003f2:	4a15      	ldr	r2, [pc, #84]	; (8000448 <SetSysClock+0xe8>)
 80003f4:	4b14      	ldr	r3, [pc, #80]	; (8000448 <SetSysClock+0xe8>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003fc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003fe:	bf00      	nop
 8000400:	4b11      	ldr	r3, [pc, #68]	; (8000448 <SetSysClock+0xe8>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000408:	2b00      	cmp	r3, #0
 800040a:	d0f9      	beq.n	8000400 <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800040c:	4b11      	ldr	r3, [pc, #68]	; (8000454 <SetSysClock+0xf4>)
 800040e:	f240 7205 	movw	r2, #1797	; 0x705
 8000412:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000414:	4a0c      	ldr	r2, [pc, #48]	; (8000448 <SetSysClock+0xe8>)
 8000416:	4b0c      	ldr	r3, [pc, #48]	; (8000448 <SetSysClock+0xe8>)
 8000418:	689b      	ldr	r3, [r3, #8]
 800041a:	f023 0303 	bic.w	r3, r3, #3
 800041e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000420:	4a09      	ldr	r2, [pc, #36]	; (8000448 <SetSysClock+0xe8>)
 8000422:	4b09      	ldr	r3, [pc, #36]	; (8000448 <SetSysClock+0xe8>)
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	f043 0302 	orr.w	r3, r3, #2
 800042a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800042c:	bf00      	nop
 800042e:	4b06      	ldr	r3, [pc, #24]	; (8000448 <SetSysClock+0xe8>)
 8000430:	689b      	ldr	r3, [r3, #8]
 8000432:	f003 030c 	and.w	r3, r3, #12
 8000436:	2b08      	cmp	r3, #8
 8000438:	d1f9      	bne.n	800042e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800043a:	bf00      	nop
 800043c:	370c      	adds	r7, #12
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	40023800 	.word	0x40023800
 800044c:	40007000 	.word	0x40007000
 8000450:	03401204 	.word	0x03401204
 8000454:	40023c00 	.word	0x40023c00

08000458 <_fifo_pleine>:
// init fifo
static FIFO uart5_rx_fifo = { .tete = 0, .queue = 0 };
static FIFO uart5_tx_fifo = { .tete = 0, .queue = 0 };


int _fifo_pleine(FIFO* f){
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	return ((f->tete + 1) % UART5_FIFO_TAILLE) == f->queue;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8000466:	b29b      	uxth	r3, r3
 8000468:	3301      	adds	r3, #1
 800046a:	425a      	negs	r2, r3
 800046c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000470:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000474:	bf58      	it	pl
 8000476:	4253      	negpl	r3, r2
 8000478:	687a      	ldr	r2, [r7, #4]
 800047a:	f8b2 2082 	ldrh.w	r2, [r2, #130]	; 0x82
 800047e:	b292      	uxth	r2, r2
 8000480:	4293      	cmp	r3, r2
 8000482:	bf0c      	ite	eq
 8000484:	2301      	moveq	r3, #1
 8000486:	2300      	movne	r3, #0
 8000488:	b2db      	uxtb	r3, r3
}
 800048a:	4618      	mov	r0, r3
 800048c:	370c      	adds	r7, #12
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr

08000496 <_fifo_vide>:

int _fifo_vide(FIFO* f){
 8000496:	b480      	push	{r7}
 8000498:	b083      	sub	sp, #12
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
	return f->tete == f->queue;
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80004a4:	b29a      	uxth	r2, r3
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 80004ac:	b29b      	uxth	r3, r3
 80004ae:	429a      	cmp	r2, r3
 80004b0:	bf0c      	ite	eq
 80004b2:	2301      	moveq	r3, #1
 80004b4:	2300      	movne	r3, #0
 80004b6:	b2db      	uxtb	r3, r3
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <_fifo_push>:

void _fifo_push(FIFO* f, uint8_t data){
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	460b      	mov	r3, r1
 80004ce:	70fb      	strb	r3, [r7, #3]
	if (!_fifo_pleine(f)){
 80004d0:	6878      	ldr	r0, [r7, #4]
 80004d2:	f7ff ffc1 	bl	8000458 <_fifo_pleine>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d117      	bne.n	800050c <_fifo_push+0x48>
		f->buffer[f->tete] = data;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80004e2:	b29b      	uxth	r3, r3
 80004e4:	4619      	mov	r1, r3
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	78fa      	ldrb	r2, [r7, #3]
 80004ea:	545a      	strb	r2, [r3, r1]
		f->tete = (f->tete + 1) % UART5_FIFO_TAILLE;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	3301      	adds	r3, #1
 80004f6:	425a      	negs	r2, r3
 80004f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80004fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000500:	bf58      	it	pl
 8000502:	4253      	negpl	r3, r2
 8000504:	b29a      	uxth	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	}
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <_fifo_pop>:

uint8_t _fifo_pop(FIFO* f){
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 800051c:	2300      	movs	r3, #0
 800051e:	73fb      	strb	r3, [r7, #15]
	if (!_fifo_vide(f)){
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff ffb8 	bl	8000496 <_fifo_vide>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d117      	bne.n	800055c <_fifo_pop+0x48>
		data = f->buffer[f->queue];
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000532:	b29b      	uxth	r3, r3
 8000534:	461a      	mov	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	5c9b      	ldrb	r3, [r3, r2]
 800053a:	73fb      	strb	r3, [r7, #15]
		f->queue = (f->queue + 1) % UART5_FIFO_TAILLE;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000542:	b29b      	uxth	r3, r3
 8000544:	3301      	adds	r3, #1
 8000546:	425a      	negs	r2, r3
 8000548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800054c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000550:	bf58      	it	pl
 8000552:	4253      	negpl	r3, r2
 8000554:	b29a      	uxth	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	}
	return data; // 0 si fifo vide
 800055c:	7bfb      	ldrb	r3, [r7, #15]
}
 800055e:	4618      	mov	r0, r3
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
	...

08000568 <UART5_IRQHandler>:
uint8_t UART5_ReadByte(void) {
    return _fifo_pop(&uart5_rx_fifo);
}

// verifie flag pour savoir si transmission ou réception
void UART5_IRQHandler(void){
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
	uint8_t data;
	if (UART5->SR & BIT7){ // transmission prête
 800056e:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <UART5_IRQHandler+0x70>)
 8000570:	881b      	ldrh	r3, [r3, #0]
 8000572:	b29b      	uxth	r3, r3
 8000574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000578:	2b00      	cmp	r3, #0
 800057a:	d019      	beq.n	80005b0 <UART5_IRQHandler+0x48>
		data = _fifo_pop(&uart5_tx_fifo);
 800057c:	4817      	ldr	r0, [pc, #92]	; (80005dc <UART5_IRQHandler+0x74>)
 800057e:	f7ff ffc9 	bl	8000514 <_fifo_pop>
 8000582:	4603      	mov	r3, r0
 8000584:	71fb      	strb	r3, [r7, #7]
		if (data == 0){ // rien a envoyer
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d108      	bne.n	800059e <UART5_IRQHandler+0x36>
			UART5->CR1 &= ~BIT7;
 800058c:	4a12      	ldr	r2, [pc, #72]	; (80005d8 <UART5_IRQHandler+0x70>)
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <UART5_IRQHandler+0x70>)
 8000590:	899b      	ldrh	r3, [r3, #12]
 8000592:	b29b      	uxth	r3, r3
 8000594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000598:	b29b      	uxth	r3, r3
 800059a:	8193      	strh	r3, [r2, #12]
 800059c:	e008      	b.n	80005b0 <UART5_IRQHandler+0x48>
		}
		else {
			UART5->DR |= data;
 800059e:	490e      	ldr	r1, [pc, #56]	; (80005d8 <UART5_IRQHandler+0x70>)
 80005a0:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <UART5_IRQHandler+0x70>)
 80005a2:	889b      	ldrh	r3, [r3, #4]
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	4313      	orrs	r3, r2
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	808b      	strh	r3, [r1, #4]
		}
	}
	if (UART5->SR & BIT5){ // réception en attente
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <UART5_IRQHandler+0x70>)
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	f003 0320 	and.w	r3, r3, #32
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d008      	beq.n	80005d0 <UART5_IRQHandler+0x68>
		data = (uint8_t)(UART5->DR & 0xFF); // 8 premier bits du registre DR
 80005be:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <UART5_IRQHandler+0x70>)
 80005c0:	889b      	ldrh	r3, [r3, #4]
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	71fb      	strb	r3, [r7, #7]
		_fifo_push(&uart5_rx_fifo, data);
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	4619      	mov	r1, r3
 80005ca:	4805      	ldr	r0, [pc, #20]	; (80005e0 <UART5_IRQHandler+0x78>)
 80005cc:	f7ff ff7a 	bl	80004c4 <_fifo_push>
	}
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40005000 	.word	0x40005000
 80005dc:	200000b4 	.word	0x200000b4
 80005e0:	20000030 	.word	0x20000030

080005e4 <__libc_init_array>:
 80005e4:	b570      	push	{r4, r5, r6, lr}
 80005e6:	4e0d      	ldr	r6, [pc, #52]	; (800061c <__libc_init_array+0x38>)
 80005e8:	4c0d      	ldr	r4, [pc, #52]	; (8000620 <__libc_init_array+0x3c>)
 80005ea:	1ba4      	subs	r4, r4, r6
 80005ec:	10a4      	asrs	r4, r4, #2
 80005ee:	2500      	movs	r5, #0
 80005f0:	42a5      	cmp	r5, r4
 80005f2:	d109      	bne.n	8000608 <__libc_init_array+0x24>
 80005f4:	4e0b      	ldr	r6, [pc, #44]	; (8000624 <__libc_init_array+0x40>)
 80005f6:	4c0c      	ldr	r4, [pc, #48]	; (8000628 <__libc_init_array+0x44>)
 80005f8:	f000 f818 	bl	800062c <_init>
 80005fc:	1ba4      	subs	r4, r4, r6
 80005fe:	10a4      	asrs	r4, r4, #2
 8000600:	2500      	movs	r5, #0
 8000602:	42a5      	cmp	r5, r4
 8000604:	d105      	bne.n	8000612 <__libc_init_array+0x2e>
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800060c:	4798      	blx	r3
 800060e:	3501      	adds	r5, #1
 8000610:	e7ee      	b.n	80005f0 <__libc_init_array+0xc>
 8000612:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000616:	4798      	blx	r3
 8000618:	3501      	adds	r5, #1
 800061a:	e7f2      	b.n	8000602 <__libc_init_array+0x1e>
 800061c:	08000644 	.word	0x08000644
 8000620:	08000644 	.word	0x08000644
 8000624:	08000644 	.word	0x08000644
 8000628:	08000648 	.word	0x08000648

0800062c <_init>:
 800062c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800062e:	bf00      	nop
 8000630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000632:	bc08      	pop	{r3}
 8000634:	469e      	mov	lr, r3
 8000636:	4770      	bx	lr

08000638 <_fini>:
 8000638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800063a:	bf00      	nop
 800063c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800063e:	bc08      	pop	{r3}
 8000640:	469e      	mov	lr, r3
 8000642:	4770      	bx	lr
