#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Nov 24 11:42:01 2020
# Process ID: 11100
# Current directory: D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1
# Command line: vivado.exe -log dds_sys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dds_sys_wrapper.tcl -notrace
# Log file: D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper.vdi
# Journal file: D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dds_sys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 365.949 ; gain = 70.172
Command: link_design -top dds_sys_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.dcp' for cell 'dds_sys_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_controller_dds_0_0/dds_sys_controller_dds_0_0.dcp' for cell 'dds_sys_i/controller_dds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_dds_compiler_0_0/dds_sys_dds_compiler_0_0.dcp' for cell 'dds_sys_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_system_ila_0_0/dds_sys_system_ila_0_0.dcp' for cell 'dds_sys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_vio_0_0/dds_sys_vio_0_0.dcp' for cell 'dds_sys_i/vio_0'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: dds_sys_i/system_ila_0/inst/ila_lib UUID: dd85238e-2b98-5043-a597-3fe8278fafaa 
INFO: [Chipscope 16-324] Core: dds_sys_i/vio_0 UUID: 2d7155b0-b32c-59e4-8f91-5e16b61f87eb 
Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_vio_0_0/dds_sys_vio_0_0.xdc] for cell 'dds_sys_i/vio_0'
Finished Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_vio_0_0/dds_sys_vio_0_0.xdc] for cell 'dds_sys_i/vio_0'
Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dds_sys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dds_sys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dds_sys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dds_sys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0_board.xdc] for cell 'dds_sys_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0_board.xdc] for cell 'dds_sys_i/clk_wiz_0/inst'
Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.xdc] for cell 'dds_sys_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1373.824 ; gain = 576.547
Finished Parsing XDC File [d:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.srcs/sources_1/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.xdc] for cell 'dds_sys_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1373.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.824 ; gain = 1007.875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1373.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d45a08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1389.184 ; gain = 15.359

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1562.367 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d4f498f0

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20f89a015

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14535fe10

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1c2531918

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Sweep, 1550 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1c2531918

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c2531918

Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c2531918

Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 1562.367 ; gain = 38.602
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              19  |                                             67  |
|  Constant propagation         |               0  |              17  |                                             50  |
|  Sweep                        |               0  |              59  |                                           1550  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1562.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1681d8524

Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 1562.367 ; gain = 38.602

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.285 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 161c43a04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1725.977 ; gain = 0.000
Ending Power Optimization Task | Checksum: 161c43a04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.977 ; gain = 163.609

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 161c43a04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.977 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16da55bfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 1725.977 ; gain = 352.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dds_sys_wrapper_drc_opted.rpt -pb dds_sys_wrapper_drc_opted.pb -rpx dds_sys_wrapper_drc_opted.rpx
Command: report_drc -file dds_sys_wrapper_drc_opted.rpt -pb dds_sys_wrapper_drc_opted.pb -rpx dds_sys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eaaef932

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1725.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d681a155

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1101a12f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1101a12f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1101a12f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fa804438

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1628672ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 16de0b26d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16de0b26d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eacf4f21

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d2a0f9e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10883f034

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1328b6a40

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f8bcbf33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e6a71a87

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 112fae8e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 112fae8e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 89ced1e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 89ced1e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.868. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 570b358e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 570b358e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 570b358e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 570b358e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 6afa1d9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6afa1d9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000
Ending Placer Task | Checksum: 35137b3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1725.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.483 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dds_sys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1725.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dds_sys_wrapper_utilization_placed.rpt -pb dds_sys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dds_sys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1725.977 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1c0c0415 ConstDB: 0 ShapeSum: 19077728 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 160750545

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.977 ; gain = 0.000
Post Restoration Checksum: NetGraph: 697d77d4 NumContArr: f6f78d71 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 160750545

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 160750545

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.977 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 160750545

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.977 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d181fa44

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1737.906 ; gain = 11.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.803  | TNS=0.000  | WHS=-0.203 | THS=-105.326|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 181e1e724

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1737.906 ; gain = 11.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.803  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 179a51478

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1751.070 ; gain = 25.094
Phase 2 Router Initialization | Checksum: 1be07f535

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1751.070 ; gain = 25.094

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4233
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4233
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 204f961e6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.429  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fd3956a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.429  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: be7aa03b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094
Phase 4 Rip-up And Reroute | Checksum: be7aa03b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: be7aa03b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: be7aa03b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094
Phase 5 Delay and Skew Optimization | Checksum: be7aa03b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b31a4f5d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.580  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: edb9f1f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094
Phase 6 Post Hold Fix | Checksum: edb9f1f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.512737 %
  Global Horizontal Routing Utilization  = 0.698614 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: edb9f1f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: edb9f1f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17291b7f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.580  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17291b7f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.070 ; gain = 25.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1751.070 ; gain = 25.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1751.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1760.613 ; gain = 9.543
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dds_sys_wrapper_drc_routed.rpt -pb dds_sys_wrapper_drc_routed.pb -rpx dds_sys_wrapper_drc_routed.rpx
Command: report_drc -file dds_sys_wrapper_drc_routed.rpt -pb dds_sys_wrapper_drc_routed.pb -rpx dds_sys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dds_sys_wrapper_methodology_drc_routed.rpt -pb dds_sys_wrapper_methodology_drc_routed.pb -rpx dds_sys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dds_sys_wrapper_methodology_drc_routed.rpt -pb dds_sys_wrapper_methodology_drc_routed.pb -rpx dds_sys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/work/radar_course/lesson_2/vivado/arty_hw/arty_hw.runs/impl_1/dds_sys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dds_sys_wrapper_power_routed.rpt -pb dds_sys_wrapper_power_summary_routed.pb -rpx dds_sys_wrapper_power_routed.rpx
Command: report_power -file dds_sys_wrapper_power_routed.rpt -pb dds_sys_wrapper_power_summary_routed.pb -rpx dds_sys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dds_sys_wrapper_route_status.rpt -pb dds_sys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dds_sys_wrapper_timing_summary_routed.rpt -pb dds_sys_wrapper_timing_summary_routed.pb -rpx dds_sys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dds_sys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dds_sys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dds_sys_wrapper_bus_skew_routed.rpt -pb dds_sys_wrapper_bus_skew_routed.pb -rpx dds_sys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 11:44:43 2020...
