#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 15 13:50:01 2019
# Process ID: 7244
# Current directory: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1
# Command line: vivado.exe -log CNN_top_module_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CNN_top_module_wrapper.tcl -notrace
# Log file: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper.vdi
# Journal file: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source CNN_top_module_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top CNN_top_module_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/CNN_top_module_processing_system7_0_0.xdc] for cell 'CNN_top_module_i/processing_system7_0/inst'
Finished Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/CNN_top_module_processing_system7_0_0.xdc] for cell 'CNN_top_module_i/processing_system7_0/inst'
Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [b:/Dokumen/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 686.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 686.438 ; gain = 391.164
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.933 . Memory (MB): peak = 687.094 ; gain = 0.656

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d7f56f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.203 ; gain = 548.793

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11c43a9c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8ae7d0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 11 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: f8ae7d0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 1208372a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e9b02a8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 166 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: e9b02a8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1a1aad9a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: dd6f284e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 51 cells and removed 76 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1a9dc6c57

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               2  |              11  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             166  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Remap                        |              51  |              76  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1329.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22c6aea71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22c6aea71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1329.730 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22c6aea71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1329.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22c6aea71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1329.730 ; gain = 643.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1329.730 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1329.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1329.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CNN_top_module_wrapper_drc_opted.rpt -pb CNN_top_module_wrapper_drc_opted.pb -rpx CNN_top_module_wrapper_drc_opted.rpx
Command: report_drc -file CNN_top_module_wrapper_drc_opted.rpt -pb CNN_top_module_wrapper_drc_opted.pb -rpx CNN_top_module_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1329.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1399e4c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1329.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1329.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1153d696e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aa0ee732

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aa0ee732

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.340 ; gain = 71.609
Phase 1 Placer Initialization | Checksum: 1aa0ee732

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 143fd60d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg__0[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg__0[1]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1401.340 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1401.340 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           19  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           19  |              0  |                     2  |           0  |           2  |  00:00:05  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11751d1de

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1401.340 ; gain = 71.609
Phase 2 Global Placement | Checksum: 10549c5ce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10549c5ce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f612893

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b6c06f9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c63edc75

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1259e56fc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19ce1a9bf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e19caf2b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1401.340 ; gain = 71.609
Phase 3 Detail Placement | Checksum: 1e19caf2b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1401.340 ; gain = 71.609

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9f0c829

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9f0c829

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1412.973 ; gain = 83.242
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ab0982bd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242
Phase 4.1 Post Commit Optimization | Checksum: 1ab0982bd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab0982bd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ab0982bd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1412.973 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1cc5c5cf4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc5c5cf4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1412.973 ; gain = 83.242
Ending Placer Task | Checksum: 170fe2e71

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1412.973 ; gain = 83.242
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1412.973 ; gain = 83.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1412.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1417.117 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.117 ; gain = 4.145
INFO: [Common 17-1381] The checkpoint 'B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CNN_top_module_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1417.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_top_module_wrapper_utilization_placed.rpt -pb CNN_top_module_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CNN_top_module_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1417.117 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1450.180 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1450.180 ; gain = 7.512
INFO: [Common 17-1381] The checkpoint 'B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cfb64792 ConstDB: 0 ShapeSum: a147e6df RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bff2460e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.793 ; gain = 57.934
Post Restoration Checksum: NetGraph: 8484f50f NumContArr: 3b6d50ff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bff2460e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.793 ; gain = 57.934

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bff2460e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1513.512 ; gain = 61.652

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bff2460e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1513.512 ; gain = 61.652
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 222d3a3ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1540.266 ; gain = 88.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=-1.378 | THS=-7176.846|

Phase 2 Router Initialization | Checksum: 150216e99

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1646.363 ; gain = 194.504

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b377ed02

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1676.125 ; gain = 224.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-44.121| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1b665893d

Time (s): cpu = 00:08:54 ; elapsed = 00:05:09 . Memory (MB): peak = 1714.305 ; gain = 262.445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12241
 Number of Nodes with overlaps = 5857
 Number of Nodes with overlaps = 3209
 Number of Nodes with overlaps = 1632
 Number of Nodes with overlaps = 993
 Number of Nodes with overlaps = 569
 Number of Nodes with overlaps = 451
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.351 | TNS=-4.271 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6e9c15b9

Time (s): cpu = 00:14:29 ; elapsed = 00:08:33 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1178
 Number of Nodes with overlaps = 1451
 Number of Nodes with overlaps = 1718
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 994
 Number of Nodes with overlaps = 743
 Number of Nodes with overlaps = 505
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
Phase 4.3 Global Iteration 2 | Checksum: 1539ad8de

Time (s): cpu = 00:20:11 ; elapsed = 00:12:23 . Memory (MB): peak = 1714.754 ; gain = 262.895
Phase 4 Rip-up And Reroute | Checksum: 1539ad8de

Time (s): cpu = 00:20:11 ; elapsed = 00:12:23 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1fb2d921d

Time (s): cpu = 00:20:13 ; elapsed = 00:12:24 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.351 | TNS=-4.271 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: f8d39619

Time (s): cpu = 00:20:13 ; elapsed = 00:12:24 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-2.248 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 109c6b1a6

Time (s): cpu = 00:20:14 ; elapsed = 00:12:25 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-1.460 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1793aa376

Time (s): cpu = 00:20:14 ; elapsed = 00:12:25 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.970 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1834c1135

Time (s): cpu = 00:20:15 ; elapsed = 00:12:26 . Memory (MB): peak = 1714.754 ; gain = 262.895
Phase 5.1 TNS Cleanup | Checksum: 1834c1135

Time (s): cpu = 00:20:15 ; elapsed = 00:12:26 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1834c1135

Time (s): cpu = 00:20:15 ; elapsed = 00:12:26 . Memory (MB): peak = 1714.754 ; gain = 262.895
Phase 5 Delay and Skew Optimization | Checksum: 1834c1135

Time (s): cpu = 00:20:15 ; elapsed = 00:12:26 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1103e713c

Time (s): cpu = 00:20:16 ; elapsed = 00:12:27 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.970 | WHS=0.103  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1103e713c

Time (s): cpu = 00:20:16 ; elapsed = 00:12:27 . Memory (MB): peak = 1714.754 ; gain = 262.895
Phase 6 Post Hold Fix | Checksum: 1103e713c

Time (s): cpu = 00:20:16 ; elapsed = 00:12:27 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11859545a

Time (s): cpu = 00:20:19 ; elapsed = 00:12:29 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.970 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 11859545a

Time (s): cpu = 00:20:19 ; elapsed = 00:12:29 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.3304 %
  Global Horizontal Routing Utilization  = 42.6432 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y56 -> INT_R_X19Y57
   INT_L_X16Y48 -> INT_R_X17Y49
   INT_L_X18Y46 -> INT_R_X19Y47
   INT_L_X12Y44 -> INT_R_X13Y45
   INT_L_X24Y44 -> INT_R_X25Y45
South Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y75 -> INT_R_X17Y75
   INT_L_X8Y71 -> INT_L_X8Y71
   INT_R_X11Y71 -> INT_R_X11Y71
   INT_R_X9Y68 -> INT_R_X9Y68
   INT_L_X12Y68 -> INT_L_X12Y68
East Dir 2x2 Area, Max Cong = 88.6029%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y72 -> INT_R_X5Y73
   INT_L_X4Y58 -> INT_R_X5Y59
   INT_L_X4Y56 -> INT_R_X5Y57
West Dir 2x2 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y78 -> INT_R_X15Y79
   INT_L_X16Y74 -> INT_R_X17Y75

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.857143 Sparse Ratio: 1.0625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.833333 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 11859545a

Time (s): cpu = 00:20:19 ; elapsed = 00:12:29 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11859545a

Time (s): cpu = 00:20:19 ; elapsed = 00:12:29 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 12a8b44a8

Time (s): cpu = 00:20:21 ; elapsed = 00:12:31 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1714.754 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.198. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 11595a11d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1714.754 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 12a8b44a8

Time (s): cpu = 00:21:13 ; elapsed = 00:13:20 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 148b5a05c

Time (s): cpu = 00:21:16 ; elapsed = 00:13:23 . Memory (MB): peak = 1714.754 ; gain = 262.895
Post Restoration Checksum: NetGraph: b8040f8f NumContArr: 6d6b49fd Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1256f598c

Time (s): cpu = 00:21:17 ; elapsed = 00:13:24 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1256f598c

Time (s): cpu = 00:21:17 ; elapsed = 00:13:24 . Memory (MB): peak = 1714.754 ; gain = 262.895

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: e81d27a4

Time (s): cpu = 00:21:17 ; elapsed = 00:13:24 . Memory (MB): peak = 1714.754 ; gain = 262.895
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1c15d6e6a

Time (s): cpu = 00:21:27 ; elapsed = 00:13:31 . Memory (MB): peak = 1714.754 ; gain = 262.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.194  | TNS=0.000  | WHS=-1.337 | THS=-6777.660|

Phase 13 Router Initialization | Checksum: 212872caa

Time (s): cpu = 00:21:29 ; elapsed = 00:13:32 . Memory (MB): peak = 1726.180 ; gain = 274.320

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 16341c3aa

Time (s): cpu = 00:25:15 ; elapsed = 00:15:28 . Memory (MB): peak = 1768.547 ; gain = 316.688

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 8844
 Number of Nodes with overlaps = 4945
 Number of Nodes with overlaps = 2660
 Number of Nodes with overlaps = 1165
 Number of Nodes with overlaps = 661
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.368 | TNS=-56.778| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: b07bc3da

Time (s): cpu = 00:31:34 ; elapsed = 00:19:02 . Memory (MB): peak = 1773.750 ; gain = 321.891

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.297 | TNS=-3.351 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1795998ac

Time (s): cpu = 00:33:37 ; elapsed = 00:20:46 . Memory (MB): peak = 1774.074 ; gain = 322.215

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 1101
 Number of Nodes with overlaps = 877
 Number of Nodes with overlaps = 642
 Number of Nodes with overlaps = 591
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.114 | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1083767b8

Time (s): cpu = 00:35:35 ; elapsed = 00:22:11 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 1726
 Number of Nodes with overlaps = 823
 Number of Nodes with overlaps = 586
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1876a585e

Time (s): cpu = 00:37:35 ; elapsed = 00:23:40 . Memory (MB): peak = 1775.078 ; gain = 323.219
Phase 15 Rip-up And Reroute | Checksum: 1876a585e

Time (s): cpu = 00:37:35 ; elapsed = 00:23:40 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 18ab6de44

Time (s): cpu = 00:37:36 ; elapsed = 00:23:41 . Memory (MB): peak = 1775.078 ; gain = 323.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 18ab6de44

Time (s): cpu = 00:37:36 ; elapsed = 00:23:41 . Memory (MB): peak = 1775.078 ; gain = 323.219
Phase 16.1 TNS Cleanup | Checksum: 18ab6de44

Time (s): cpu = 00:37:37 ; elapsed = 00:23:41 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 18ab6de44

Time (s): cpu = 00:37:37 ; elapsed = 00:23:41 . Memory (MB): peak = 1775.078 ; gain = 323.219
Phase 16 Delay and Skew Optimization | Checksum: 18ab6de44

Time (s): cpu = 00:37:37 ; elapsed = 00:23:41 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: feed7e07

Time (s): cpu = 00:37:38 ; elapsed = 00:23:42 . Memory (MB): peak = 1775.078 ; gain = 323.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: e9219c6e

Time (s): cpu = 00:37:38 ; elapsed = 00:23:42 . Memory (MB): peak = 1775.078 ; gain = 323.219
Phase 17 Post Hold Fix | Checksum: e9219c6e

Time (s): cpu = 00:37:38 ; elapsed = 00:23:42 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1053bd4f1

Time (s): cpu = 00:37:42 ; elapsed = 00:23:45 . Memory (MB): peak = 1775.078 ; gain = 323.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1053bd4f1

Time (s): cpu = 00:37:42 ; elapsed = 00:23:45 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 45.5386 %
  Global Horizontal Routing Utilization  = 43.656 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 1053bd4f1

Time (s): cpu = 00:37:42 ; elapsed = 00:23:45 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1053bd4f1

Time (s): cpu = 00:37:42 ; elapsed = 00:23:45 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1577520f1

Time (s): cpu = 00:37:44 ; elapsed = 00:23:47 . Memory (MB): peak = 1775.078 ; gain = 323.219

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1bf5556e3

Time (s): cpu = 00:37:52 ; elapsed = 00:23:51 . Memory (MB): peak = 1775.078 ; gain = 323.219
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:37:52 ; elapsed = 00:23:51 . Memory (MB): peak = 1775.078 ; gain = 323.219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:37:55 ; elapsed = 00:23:53 . Memory (MB): peak = 1775.078 ; gain = 324.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1775.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CNN_top_module_wrapper_drc_routed.rpt -pb CNN_top_module_wrapper_drc_routed.pb -rpx CNN_top_module_wrapper_drc_routed.rpx
Command: report_drc -file CNN_top_module_wrapper_drc_routed.rpt -pb CNN_top_module_wrapper_drc_routed.pb -rpx CNN_top_module_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CNN_top_module_wrapper_methodology_drc_routed.rpt -pb CNN_top_module_wrapper_methodology_drc_routed.pb -rpx CNN_top_module_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CNN_top_module_wrapper_methodology_drc_routed.rpt -pb CNN_top_module_wrapper_methodology_drc_routed.pb -rpx CNN_top_module_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file CNN_top_module_wrapper_power_routed.rpt -pb CNN_top_module_wrapper_power_summary_routed.pb -rpx CNN_top_module_wrapper_power_routed.rpx
Command: report_power -file CNN_top_module_wrapper_power_routed.rpt -pb CNN_top_module_wrapper_power_summary_routed.pb -rpx CNN_top_module_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file CNN_top_module_wrapper_route_status.rpt -pb CNN_top_module_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CNN_top_module_wrapper_timing_summary_routed.rpt -pb CNN_top_module_wrapper_timing_summary_routed.pb -rpx CNN_top_module_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CNN_top_module_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CNN_top_module_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CNN_top_module_wrapper_bus_skew_routed.rpt -pb CNN_top_module_wrapper_bus_skew_routed.pb -rpx CNN_top_module_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1775.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file CNN_top_module_wrapper_timing_summary_postroute_physopted.rpt -pb CNN_top_module_wrapper_timing_summary_postroute_physopted.pb -rpx CNN_top_module_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CNN_top_module_wrapper_bus_skew_postroute_physopted.rpt -pb CNN_top_module_wrapper_bus_skew_postroute_physopted.pb -rpx CNN_top_module_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 14:16:11 2019...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 15 14:35:03 2019
# Process ID: 5084
# Current directory: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1
# Command line: vivado.exe -log CNN_top_module_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CNN_top_module_wrapper.tcl -notrace
# Log file: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1/CNN_top_module_wrapper.vdi
# Journal file: B:/Dokumen/CNN_HW/CNN_HW.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source CNN_top_module_wrapper.tcl -notrace
Command: open_checkpoint CNN_top_module_wrapper_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 252.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1232.164 ; gain = 17.195
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1232.164 ; gain = 17.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1232.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1232.164 ; gain = 980.059
Command: write_bitstream -force CNN_top_module_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult15/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult15/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem input CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult1/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult14/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult15/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult15/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult19/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult20/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult21/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult24/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult25/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult29/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult30/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult32/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult33/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult35/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult37/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult38/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult39/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult40/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult47/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult54/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult54/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult55/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult58/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult58/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult6/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult6/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult60/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult60/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult61/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult61/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult7/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem multiplier stage CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 226 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CNN_top_module_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 264 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1757.273 ; gain = 525.109
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 14:35:48 2019...
