<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.4/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>busybody.rpt</ascFile><devFile>C:/Xilinx/14.4/ISE_DS/ISE/xc9500/data/xc95108.chp</devFile><mfdFile>busybody.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-24-2014" design="busybody" device="XC95108" eqnType="1" pkg="PC84" speed="-7" status="1" statusStr="Successful" swVersion="P.49d" time="  6:53PM" version="1.0"/><inputs id="ButtonReset" userloc="P56"/><inputs id="Clock" userloc="P44"/><inputs id="AddressStrobeN" userloc="P53"/><inputs id="DuartDataTransferAcknowledgeN" userloc="P71"/><inputs id="UpperDataStrobeN" userloc="P52"/><inputs id="LowerDataStrobeN" userloc="P51"/><inputs id="AddressHigh20_SPECSIG" userloc="P17"/><inputs id="AddressHigh19_SPECSIG" userloc="P18"/><inputs id="MpuReadWriteN" userloc="P50"/><inputs id="AddressLow2_SPECSIG" userloc="P25"/><inputs id="AddressLow1_SPECSIG" userloc="P26"/><inputs id="ButtonDebug" userloc="P55"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="LED7_SPECSIG" use="O"/><pin id="FB1_MC3_PIN2" pinnum="2" signal="LED8_SPECSIG" use="O"/><pin id="FB1_MC5_PIN3" pinnum="3" signal="LED9_SPECSIG" use="O"/><pin id="FB1_MC6_PIN4" pinnum="4" signal="TestPointCustom" use="O"/><pin id="FB1_MC8_PIN5" pinnum="5" signal="HeaderCustom7_SPECSIG" use="O"/><pin id="FB1_MC9_PIN6" pinnum="6" signal="HeaderCustom6_SPECSIG" use="O"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="HeaderCustom5_SPECSIG" use="O"/><pin id="FB1_MC12_PIN9" pinnum="9" signal="HeaderCustom4_SPECSIG" use="O"/><pin id="FB1_MC14_PIN10" pinnum="10" signal="HeaderCustom3_SPECSIG" use="O"/><pin id="FB1_MC15_PIN11" pinnum="11" signal="HeaderCustom2_SPECSIG" use="O"/><pin id="FB1_MC16_PIN12" pinnum="12" signal="HeaderCustom1_SPECSIG" use="O"/><pin id="FB1_MC17_PIN13" pinnum="13" signal="clockDivided19_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC2_PIN71" pinnum="71" signal="DuartDataTransferAcknowledgeN" use="I"/><pin id="FB2_MC3_PIN72" pinnum="72" signal="DuartReadWriteN" use="O"/><pin id="FB2_MC5_PIN74" pinnum="74" signal="DuartInterruptAcknowledgeN" use="O"/><pin id="FB2_MC6_PIN75" pinnum="75" signal="DuartChipSelectN" use="O"/><pin id="FB2_MC8_PIN76" pinnum="76" signal="DuartResetN" use="O"/><pin id="FB2_MC9_PIN77" pinnum="77" signal="clockDivided17_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC11_PIN79" pinnum="79" signal="LED1_SPECSIG" use="O"/><pin id="FB2_MC12_PIN80" pinnum="80" signal="LED2_SPECSIG" use="O"/><pin id="FB2_MC14_PIN81" pinnum="81" signal="LED3_SPECSIG" use="O"/><pin id="FB2_MC15_PIN82" pinnum="82" signal="LED4_SPECSIG" use="O"/><pin id="FB2_MC16_PIN83" pinnum="83" signal="LED5_SPECSIG" use="O"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="LED6_SPECSIG" use="O"/><pin id="FB3_MC2_PIN14" pinnum="14"/><pin id="FB3_MC3_PIN15" pinnum="15"/><pin id="FB3_MC5_PIN17" pinnum="17" signal="AddressHigh20_SPECSIG" use="I"/><pin id="FB3_MC6_PIN18" pinnum="18" signal="AddressHigh19_SPECSIG" use="I"/><pin id="FB3_MC8_PIN19" pinnum="19"/><pin id="FB3_MC9_PIN20" pinnum="20"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN23" pinnum="23"/><pin id="FB3_MC14_PIN24" pinnum="24"/><pin id="FB3_MC15_PIN25" pinnum="25" signal="AddressLow2_SPECSIG" use="I"/><pin id="FB3_MC16_PIN26" pinnum="26" signal="AddressLow1_SPECSIG" use="I"/><pin id="FB3_MC17_PIN31" pinnum="31"/><pin id="FB4_MC2_PIN57" pinnum="57"/><pin id="FB4_MC3_PIN58" pinnum="58"/><pin id="FB4_MC5_PIN61" pinnum="61" signal="RamUpperWriteEnableN" use="O"/><pin id="FB4_MC6_PIN62" pinnum="62" signal="RamUpperOutputEnableN" use="O"/><pin id="FB4_MC8_PIN63" pinnum="63" signal="RamUpperChipEnableN" use="O"/><pin id="FB4_MC9_PIN65" pinnum="65" signal="RamLowerWriteEnableN" use="O"/><pin id="FB4_MC11_PIN66" pinnum="66" signal="RamLowerOutputEnableN" use="O"/><pin id="FB4_MC12_PIN67" pinnum="67" signal="RamLowerChipEnableN" use="O"/><pin id="FB4_MC14_PIN68" pinnum="68" signal="RomUpperChipEnableN" use="O"/><pin id="FB4_MC15_PIN69" pinnum="69" signal="RomLowerChipEnableN" use="O"/><pin id="FB4_MC17_PIN70" pinnum="70" signal="clockDivided2_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC2_PIN32" pinnum="32"/><pin id="FB5_MC3_PIN33" pinnum="33"/><pin id="FB5_MC5_PIN34" pinnum="34" signal="InterruptN0_SPECSIG" use="O"/><pin id="FB5_MC6_PIN35" pinnum="35" signal="InterruptN1_SPECSIG" use="O"/><pin id="FB5_MC8_PIN36" pinnum="36" signal="InterruptN2_SPECSIG" use="O"/><pin id="FB5_MC9_PIN37" pinnum="37" signal="BusErrorN" use="O"/><pin id="FB5_MC11_PIN39" pinnum="39" signal="AutoVectorN" use="O"/><pin id="FB5_MC12_PIN40" pinnum="40" signal="ResetN" use="O"/><pin id="FB5_MC14_PIN41" pinnum="41" signal="HaltN" use="O"/><pin id="FB5_MC15_PIN43" pinnum="43" signal="Mode" use="O"/><pin id="FB5_MC17_PIN44" pinnum="44" signal="Clock" use="I"/><pin id="FB6_MC2_PIN45" pinnum="45" signal="BusRequestN" use="O"/><pin id="FB6_MC3_PIN46" pinnum="46" signal="BusGrantAcknowledgeN" use="O"/><pin id="FB6_MC5_PIN47" pinnum="47" signal="clockDivided9_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC6_PIN48" pinnum="48" signal="DataTransferAcknowledgeN" use="O"/><pin id="FB6_MC8_PIN50" pinnum="50" signal="MpuReadWriteN" use="I"/><pin id="FB6_MC9_PIN51" pinnum="51" signal="LowerDataStrobeN" use="I"/><pin id="FB6_MC11_PIN52" pinnum="52" signal="UpperDataStrobeN" use="I"/><pin id="FB6_MC12_PIN53" pinnum="53" signal="AddressStrobeN" use="I"/><pin id="FB6_MC14_PIN54" pinnum="54" signal="LedDebug" use="O"/><pin id="FB6_MC15_PIN55" pinnum="55" signal="ButtonDebug" use="I"/><pin id="FB6_MC17_PIN56" pinnum="56" signal="ButtonReset" use="I"/><fblock id="FB1" inputUse="31" pinUse="11"><macrocell id="FB1_MC1" sigUse="23" signal="clockDivided22_SPECSIG"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4" pt5="FB1_1_5"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="8" signal="LED7_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4" pt5="FB1_2_5"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN2" sigUse="8" signal="LED8_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4" pt5="FB1_3_5"/></macrocell><macrocell id="FB1_MC4"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4" pt5="FB1_4_5"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN3" sigUse="8" signal="LED9_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4" pt5="FB1_5_5"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN4" sigUse="0" signal="TestPointCustom"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5" sigUse="1" signal="HeaderCustom7_SPECSIG"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN6" sigUse="1" signal="HeaderCustom6_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10" sigUse="22" signal="clockDivided21_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" sigUse="1" signal="HeaderCustom5_SPECSIG"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN9" sigUse="1" signal="HeaderCustom4_SPECSIG"><pterms pt1="FB1_12_1"/></macrocell><macrocell id="FB1_MC13" sigUse="21" signal="clockDivided20_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN10" sigUse="1" signal="HeaderCustom3_SPECSIG"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN11" sigUse="2" signal="HeaderCustom2_SPECSIG"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN12" sigUse="2" signal="HeaderCustom1_SPECSIG"><pterms pt1="FB1_16_1"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN13" sigUse="20" signal="clockDivided19_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2"/></macrocell><macrocell id="FB1_MC18" sigUse="19" signal="clockDivided18_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="ButtonReset"/><fbinput id="FB1_I2" signal="Clock"/><fbinput id="FB1_I3" signal="AddressHigh20_SPECSIG"/><fbinput id="FB1_I4" signal="AddressHigh19_SPECSIG"/><fbinput id="FB1_I5" signal="AddressLow2_SPECSIG"/><fbinput id="FB1_I6" signal="AddressLow1_SPECSIG"/><fbinput id="FB1_I7" signal="MpuReadWriteN"/><fbinput id="FB1_I8" signal="bootingUp"/><fbinput id="FB1_I9" signal="clockDivided0_SPECSIG"/><fbinput id="FB1_I10" signal="clockDivided10_SPECSIG"/><fbinput id="FB1_I11" signal="clockDivided11_SPECSIG"/><fbinput id="FB1_I12" signal="clockDivided12_SPECSIG"/><fbinput id="FB1_I13" signal="clockDivided13_SPECSIG"/><fbinput id="FB1_I14" signal="clockDivided14_SPECSIG"/><fbinput id="FB1_I15" signal="clockDivided15_SPECSIG"/><fbinput id="FB1_I16" signal="clockDivided16_SPECSIG"/><fbinput id="FB1_I17" signal="clockDivided17_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I18" signal="clockDivided18LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I19" signal="clockDivided19LFBK_SPECSIG"/><fbinput id="FB1_I20" signal="clockDivided1_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I21" signal="clockDivided20LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I22" signal="clockDivided21LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I23" signal="clockDivided22LFBK_SPECSIG"/><fbinput id="FB1_I24" signal="clockDivided2_SPECSIG"/><fbinput id="FB1_I25" signal="clockDivided3_SPECSIG"/><fbinput id="FB1_I26" signal="clockDivided4_SPECSIG"/><fbinput id="FB1_I27" signal="clockDivided5_SPECSIG"/><fbinput id="FB1_I28" signal="clockDivided6_SPECSIG"/><fbinput id="FB1_I29" signal="clockDivided7_SPECSIG"/><fbinput id="FB1_I30" signal="clockDivided8_SPECSIG"/><fbinput id="FB1_I31" signal="clockDivided9_SPECSIG"/><pterm id="FB1_1_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided14_SPECSIG"/><signal id="clockDivided15_SPECSIG"/><signal id="clockDivided16_SPECSIG"/><signal id="clockDivided17_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided18LFBK_SPECSIG"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG"/></pterm><pterm id="FB1_1_2"><signal id="Clock"/></pterm><pterm id="FB1_1_3"><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_4"><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_1_5"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_2_1"><signal id="bootingUp"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="bootingUp"/><signal id="clockDivided21LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_3"><signal id="bootingUp"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_2_4"><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_5"><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_3_1"><signal id="bootingUp"/><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_2"><signal id="bootingUp"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="bootingUp"/><signal id="clockDivided21LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_4"><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_3_5"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_4_1"><signal id="bootingUp"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided20LFBK_SPECSIG"/><signal id="clockDivided21LFBK_SPECSIG"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_3"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_4_4"><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_4_5"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="bootingUp"/><signal id="clockDivided22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_2"><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_5_3"><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided20LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_5_4"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_5_5"><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUp" negated="ON"/><signal id="clockDivided19LFBK_SPECSIG" negated="ON"/><signal id="clockDivided21LFBK_SPECSIG" negated="ON"/><signal id="clockDivided22LFBK_SPECSIG"/></pterm><pterm id="FB1_8_1"><signal id="AddressLow1_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="AddressLow2_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided14_SPECSIG"/><signal id="clockDivided15_SPECSIG"/><signal id="clockDivided16_SPECSIG"/><signal id="clockDivided17_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided18LFBK_SPECSIG"/><signal id="clockDivided20LFBK_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="Clock"/></pterm><pterm id="FB1_11_1"><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB1_12_1"><signal id="AddressHigh20_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided14_SPECSIG"/><signal id="clockDivided15_SPECSIG"/><signal id="clockDivided16_SPECSIG"/><signal id="clockDivided17_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided19LFBK_SPECSIG"/><signal id="clockDivided18LFBK_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="Clock"/></pterm><pterm id="FB1_14_1"><signal id="MpuReadWriteN" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="ButtonReset"/><signal id="bootingUp" negated="ON"/></pterm><pterm id="FB1_16_1"><signal id="ButtonReset"/><signal id="bootingUp" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided14_SPECSIG"/><signal id="clockDivided15_SPECSIG"/><signal id="clockDivided16_SPECSIG"/><signal id="clockDivided17_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided18LFBK_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="Clock"/></pterm><pterm id="FB1_18_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided14_SPECSIG"/><signal id="clockDivided15_SPECSIG"/><signal id="clockDivided16_SPECSIG"/><signal id="clockDivided17_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="Clock"/></pterm><equation id="clockDivided22_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_1_1"/></d2><clk><eq_pterm ptindx="FB1_1_2"/></clk><prld ptindx="GND"/></equation><equation id="LED7_SPECSIG" userloc="P1"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/><eq_pterm ptindx="FB1_2_5"/><eq_pterm import="1" ptindx="FB1_1_3"/><eq_pterm import="1" ptindx="FB1_1_4"/><eq_pterm import="1" ptindx="FB1_1_5"/><eq_pterm import="1" ptindx="FB1_3_5"/></d2></equation><equation id="LED8_SPECSIG" userloc="P2"><d2><eq_pterm ptindx="FB1_3_1"/><eq_pterm ptindx="FB1_3_2"/><eq_pterm ptindx="FB1_3_3"/><eq_pterm ptindx="FB1_3_4"/><eq_pterm import="1" ptindx="FB1_4_1"/><eq_pterm import="1" ptindx="FB1_4_2"/><eq_pterm import="1" ptindx="FB1_4_3"/><eq_pterm import="1" ptindx="FB1_4_4"/><eq_pterm import="1" ptindx="FB1_4_5"/></d2></equation><equation id="LED9_SPECSIG" userloc="P3"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/><eq_pterm ptindx="FB1_5_3"/><eq_pterm ptindx="FB1_5_4"/><eq_pterm ptindx="FB1_5_5"/></d2></equation><equation id="TestPointCustom" userloc="P4"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="HeaderCustom7_SPECSIG" userloc="P5"><d2><eq_pterm ptindx="FB1_8_1"/></d2></equation><equation id="HeaderCustom6_SPECSIG" userloc="P6"><d2><eq_pterm ptindx="FB1_9_1"/></d2></equation><equation id="clockDivided21_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><eq_pterm ptindx="FB1_10_2"/></clk><prld ptindx="GND"/></equation><equation id="HeaderCustom5_SPECSIG" userloc="P7"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="HeaderCustom4_SPECSIG" userloc="P9"><d2><eq_pterm ptindx="FB1_12_1"/></d2></equation><equation id="clockDivided20_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/></d2><clk><eq_pterm ptindx="FB1_13_2"/></clk><prld ptindx="GND"/></equation><equation id="HeaderCustom3_SPECSIG" userloc="P10"><d2><eq_pterm ptindx="FB1_14_1"/></d2></equation><equation id="HeaderCustom2_SPECSIG" negated="ON" userloc="P11"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="HeaderCustom1_SPECSIG" negated="ON" userloc="P12"><d2><eq_pterm ptindx="FB1_16_1"/></d2></equation><equation id="clockDivided19_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_17_1"/></d2><clk><eq_pterm ptindx="FB1_17_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided18_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/></d2><clk><eq_pterm ptindx="FB1_18_2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="28" pinUse="11"><macrocell id="FB2_MC1"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4" pt5="FB2_1_5"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN71" sigUse="15" signal="clockDivided14_SPECSIG"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN72" sigUse="4" signal="DuartReadWriteN"><pterms pt1="FB2_3_1"/></macrocell><macrocell id="FB2_MC4" sigUse="16" signal="clockDivided15_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN74" sigUse="0" signal="DuartInterruptAcknowledgeN"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN75" sigUse="3" signal="DuartChipSelectN"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7" sigUse="17" signal="clockDivided16_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN76" sigUse="2" signal="DuartResetN"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN77" sigUse="18" signal="clockDivided17_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2"/></macrocell><macrocell id="FB2_MC10" sigUse="4" signal="bootingUp"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3" pt4="FB2_10_4" pt5="FB2_10_5"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN79" sigUse="8" signal="LED1_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3" pt4="FB2_11_4" pt5="FB2_11_5"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN80" sigUse="8" signal="LED2_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4" pt5="FB2_12_5"/></macrocell><macrocell id="FB2_MC13"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4" pt5="FB2_13_5"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81" sigUse="8" signal="LED3_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4" pt5="FB2_14_5"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN82" sigUse="8" signal="LED4_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4" pt5="FB2_15_5"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN83" sigUse="8" signal="LED5_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3" pt4="FB2_16_4" pt5="FB2_16_5"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84" sigUse="8" signal="LED6_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4" pt5="FB2_17_5"/></macrocell><macrocell id="FB2_MC18"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="AddressStrobeN"/><fbinput id="FB2_I2" signal="ButtonReset"/><fbinput id="FB2_I3" signal="Clock"/><fbinput id="FB2_I4" signal="AddressHigh20_SPECSIG"/><fbinput id="FB2_I5" signal="AddressHigh19_SPECSIG"/><fbinput id="FB2_I6" signal="MpuReadWriteN"/><fbinput fbk="LFBK" id="FB2_I7" signal="bootingUpLFBK_SPECSIG"/><fbinput id="FB2_I8" signal="clockDivided0_SPECSIG"/><fbinput id="FB2_I9" signal="clockDivided10_SPECSIG"/><fbinput id="FB2_I10" signal="clockDivided11_SPECSIG"/><fbinput id="FB2_I11" signal="clockDivided12_SPECSIG"/><fbinput id="FB2_I12" signal="clockDivided13_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I13" signal="clockDivided14LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I14" signal="clockDivided15LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I15" signal="clockDivided16LFBK_SPECSIG"/><fbinput id="FB2_I16" signal="clockDivided19_SPECSIG"/><fbinput id="FB2_I17" signal="clockDivided1_SPECSIG"/><fbinput id="FB2_I18" signal="clockDivided20_SPECSIG"/><fbinput id="FB2_I19" signal="clockDivided21_SPECSIG"/><fbinput id="FB2_I20" signal="clockDivided22_SPECSIG"/><fbinput id="FB2_I21" signal="clockDivided2_SPECSIG"/><fbinput id="FB2_I22" signal="clockDivided3_SPECSIG"/><fbinput id="FB2_I23" signal="clockDivided4_SPECSIG"/><fbinput id="FB2_I24" signal="clockDivided5_SPECSIG"/><fbinput id="FB2_I25" signal="clockDivided6_SPECSIG"/><fbinput id="FB2_I26" signal="clockDivided7_SPECSIG"/><fbinput id="FB2_I27" signal="clockDivided8_SPECSIG"/><fbinput id="FB2_I28" signal="clockDivided9_SPECSIG"/><pterm id="FB2_1_1"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1_2"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1_3"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1_4"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1_5"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="Clock"/></pterm><pterm id="FB2_2_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3_1"><signal id="AddressStrobeN" negated="ON"/><signal id="MpuReadWriteN" negated="ON"/><signal id="AddressHigh20_SPECSIG"/><signal id="AddressHigh19_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided14LFBK_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="Clock"/></pterm><pterm id="FB2_6_1"><signal id="AddressStrobeN" negated="ON"/><signal id="AddressHigh20_SPECSIG"/><signal id="AddressHigh19_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided14LFBK_SPECSIG"/><signal id="clockDivided15LFBK_SPECSIG"/></pterm><pterm id="FB2_7_2"><signal id="Clock"/></pterm><pterm id="FB2_8_1"><signal id="ButtonReset"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9_1"><signal id="clockDivided3_SPECSIG"/><signal id="clockDivided4_SPECSIG"/><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided10_SPECSIG"/><signal id="clockDivided11_SPECSIG"/><signal id="clockDivided12_SPECSIG"/><signal id="clockDivided13_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided5_SPECSIG"/><signal id="clockDivided6_SPECSIG"/><signal id="clockDivided7_SPECSIG"/><signal id="clockDivided8_SPECSIG"/><signal id="clockDivided9_SPECSIG"/><signal id="clockDivided14LFBK_SPECSIG"/><signal id="clockDivided15LFBK_SPECSIG"/><signal id="clockDivided16LFBK_SPECSIG"/></pterm><pterm id="FB2_9_2"><signal id="Clock"/></pterm><pterm id="FB2_10_1"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_3"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_4"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10_5"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_1"><signal id="clockDivided22_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_3"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_4"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_5"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_1"><signal id="clockDivided22_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/></pterm><pterm id="FB2_12_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_12_4"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_5"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_1"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_13_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_4"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_5"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_14_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_4"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_5"><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_15_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_15_4"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/></pterm><pterm id="FB2_15_5"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_16_1"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_3"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_4"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_5"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_17_3"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_4"><signal id="clockDivided19_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_5"><signal id="clockDivided21_SPECSIG"/><signal id="clockDivided3_SPECSIG" negated="ON"/><signal id="clockDivided4_SPECSIG" negated="ON"/><signal id="clockDivided2_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided21_SPECSIG"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided22_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="clockDivided20_SPECSIG"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG" negated="ON"/><signal id="bootingUpLFBK_SPECSIG"/></pterm><pterm id="FB2_18_5"><signal id="clockDivided20_SPECSIG" negated="ON"/><signal id="clockDivided22_SPECSIG" negated="ON"/><signal id="clockDivided19_SPECSIG"/><signal id="clockDivided21_SPECSIG"/></pterm><equation id="clockDivided14_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_2_1"/></d2><clk><eq_pterm ptindx="FB2_2_2"/></clk><prld ptindx="GND"/></equation><equation id="DuartReadWriteN" negated="ON" userloc="P72"><d2><eq_pterm ptindx="FB2_3_1"/></d2></equation><equation id="clockDivided15_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><eq_pterm ptindx="FB2_4_2"/></clk><prld ptindx="GND"/></equation><equation id="DuartInterruptAcknowledgeN" userloc="P74"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="DuartChipSelectN" negated="ON" userloc="P75"><d2><eq_pterm ptindx="FB2_6_1"/></d2></equation><equation id="clockDivided16_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_7_1"/></d2><clk><eq_pterm ptindx="FB2_7_2"/></clk><prld ptindx="GND"/></equation><equation id="DuartResetN" userloc="P76"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="clockDivided17_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><eq_pterm ptindx="FB2_9_2"/></clk><prld ptindx="GND"/></equation><equation id="bootingUp" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="FB2_10_1"/></clk><prld ptindx="VCC"/></equation><equation id="LED1_SPECSIG" userloc="P79"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm import="1" ptindx="FB2_10_2"/><eq_pterm import="1" ptindx="FB2_10_3"/><eq_pterm import="1" ptindx="FB2_10_4"/><eq_pterm import="1" ptindx="FB2_10_5"/></d2></equation><equation id="LED2_SPECSIG" userloc="P80"><d2><eq_pterm ptindx="FB2_12_1"/><eq_pterm ptindx="FB2_12_2"/><eq_pterm ptindx="FB2_12_3"/><eq_pterm import="1" ptindx="FB2_11_2"/><eq_pterm import="1" ptindx="FB2_11_3"/><eq_pterm import="1" ptindx="FB2_11_4"/><eq_pterm import="1" ptindx="FB2_11_5"/></d2></equation><equation id="LED3_SPECSIG" userloc="P81"><d2><eq_pterm ptindx="FB2_14_1"/><eq_pterm ptindx="FB2_14_2"/><eq_pterm import="1" ptindx="FB2_13_1"/><eq_pterm import="1" ptindx="FB2_13_2"/><eq_pterm import="1" ptindx="FB2_13_3"/><eq_pterm import="1" ptindx="FB2_13_4"/><eq_pterm import="1" ptindx="FB2_13_5"/><eq_pterm import="1" ptindx="FB2_12_4"/><eq_pterm import="1" ptindx="FB2_12_5"/></d2></equation><equation id="LED4_SPECSIG" userloc="P82"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/><eq_pterm ptindx="FB2_15_3"/><eq_pterm ptindx="FB2_15_4"/><eq_pterm ptindx="FB2_15_5"/><eq_pterm import="1" ptindx="FB2_14_3"/><eq_pterm import="1" ptindx="FB2_14_4"/><eq_pterm import="1" ptindx="FB2_14_5"/><eq_pterm import="1" ptindx="FB2_16_2"/><eq_pterm import="1" ptindx="FB2_16_3"/><eq_pterm import="1" ptindx="FB2_16_4"/><eq_pterm import="1" ptindx="FB2_16_5"/></d2></equation><equation id="LED5_SPECSIG" userloc="P83"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm import="1" ptindx="FB2_17_1"/><eq_pterm import="1" ptindx="FB2_17_2"/><eq_pterm import="1" ptindx="FB2_17_3"/><eq_pterm import="1" ptindx="FB2_17_4"/><eq_pterm import="1" ptindx="FB2_17_5"/></d2></equation><equation id="LED6_SPECSIG" userloc="P84"><d2><eq_pterm import="1" ptindx="FB2_18_1"/><eq_pterm import="1" ptindx="FB2_18_2"/><eq_pterm import="1" ptindx="FB2_18_3"/><eq_pterm import="1" ptindx="FB2_18_4"/><eq_pterm import="1" ptindx="FB2_18_5"/><eq_pterm import="1" ptindx="FB2_1_1"/><eq_pterm import="1" ptindx="FB2_1_2"/><eq_pterm import="1" ptindx="FB2_1_3"/><eq_pterm import="1" ptindx="FB2_1_4"/><eq_pterm import="1" ptindx="FB2_1_5"/><eq_pterm import="1" ptindx="FB2_2_3"/></d2></equation></fblock><fblock id="FB3" inputUse="0" pinUse="4"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN14"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN15"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN17"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN18"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN19"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN20"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN23"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN24"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN25"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN26"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN31"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="9" pinUse="8"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN57"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN58"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN61" sigUse="4" signal="RamUpperWriteEnableN"><pterms pt1="FB4_5_1"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN62" sigUse="4" signal="RamUpperOutputEnableN"><pterms pt1="FB4_6_1"/></macrocell><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN63" sigUse="3" signal="RamUpperChipEnableN"><pterms pt1="FB4_8_1"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN65" sigUse="4" signal="RamLowerWriteEnableN"><pterms pt1="FB4_9_1"/></macrocell><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN66" sigUse="4" signal="RamLowerOutputEnableN"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN67" sigUse="3" signal="RamLowerChipEnableN"><pterms pt1="FB4_12_1"/></macrocell><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN68" sigUse="4" signal="RomUpperChipEnableN"><pterms pt1="FB4_14_1"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN69" sigUse="4" signal="RomLowerChipEnableN"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16" sigUse="1" signal="clockDivided0_SPECSIG"><pterms pt1="FB4_16_1"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN70" sigUse="3" signal="clockDivided2_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2"/></macrocell><macrocell id="FB4_MC18" sigUse="2" signal="clockDivided1_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2"/></macrocell><fbinput id="FB4_I1" signal="AddressStrobeN"/><fbinput id="FB4_I2" signal="Clock"/><fbinput id="FB4_I3" signal="AddressHigh20_SPECSIG"/><fbinput id="FB4_I4" signal="AddressHigh19_SPECSIG"/><fbinput id="FB4_I5" signal="LowerDataStrobeN"/><fbinput id="FB4_I6" signal="MpuReadWriteN"/><fbinput id="FB4_I7" signal="UpperDataStrobeN"/><fbinput fbk="LFBK" id="FB4_I8" signal="clockDivided0LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I9" signal="clockDivided1LFBK_SPECSIG"/><pterm id="FB4_5_1"><signal id="UpperDataStrobeN" negated="ON"/><signal id="MpuReadWriteN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_6_1"><signal id="UpperDataStrobeN" negated="ON"/><signal id="MpuReadWriteN"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="UpperDataStrobeN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_9_1"><signal id="LowerDataStrobeN" negated="ON"/><signal id="MpuReadWriteN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_11_1"><signal id="LowerDataStrobeN" negated="ON"/><signal id="MpuReadWriteN"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_12_1"><signal id="LowerDataStrobeN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="AddressStrobeN" negated="ON"/><signal id="UpperDataStrobeN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_1"><signal id="AddressStrobeN" negated="ON"/><signal id="LowerDataStrobeN" negated="ON"/><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="AddressHigh19_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16_1"><signal id="Clock"/></pterm><pterm id="FB4_17_1"><signal id="clockDivided0LFBK_SPECSIG"/><signal id="clockDivided1LFBK_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="Clock"/></pterm><pterm id="FB4_18_1"><signal id="clockDivided0LFBK_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="Clock"/></pterm><equation id="RamUpperWriteEnableN" negated="ON" userloc="P61"><d2><eq_pterm ptindx="FB4_5_1"/></d2></equation><equation id="RamUpperOutputEnableN" negated="ON" userloc="P62"><d2><eq_pterm ptindx="FB4_6_1"/></d2></equation><equation id="RamUpperChipEnableN" negated="ON" userloc="P63"><d2><eq_pterm ptindx="FB4_8_1"/></d2></equation><equation id="RamLowerWriteEnableN" negated="ON" userloc="P65"><d2><eq_pterm ptindx="FB4_9_1"/></d2></equation><equation id="RamLowerOutputEnableN" negated="ON" userloc="P66"><d2><eq_pterm ptindx="FB4_11_1"/></d2></equation><equation id="RamLowerChipEnableN" negated="ON" userloc="P67"><d2><eq_pterm ptindx="FB4_12_1"/></d2></equation><equation id="RomUpperChipEnableN" negated="ON" userloc="P68"><d2><eq_pterm ptindx="FB4_14_1"/></d2></equation><equation id="RomLowerChipEnableN" negated="ON" userloc="P69"><d2><eq_pterm ptindx="FB4_15_1"/></d2></equation><equation id="clockDivided0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB4_16_1"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><eq_pterm ptindx="FB4_17_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk><eq_pterm ptindx="FB4_18_2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" inputUse="2" pinUse="9"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN32"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN33"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN34" sigUse="0" signal="InterruptN0_SPECSIG"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN35" sigUse="0" signal="InterruptN1_SPECSIG"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN36" sigUse="0" signal="InterruptN2_SPECSIG"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN37" sigUse="0" signal="BusErrorN"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN39" sigUse="0" signal="AutoVectorN"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN40" sigUse="2" signal="ResetN"><pterms pt1="FB5_12_1"/></macrocell><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN41" sigUse="2" signal="HaltN"><pterms pt1="FB5_14_1"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN43" sigUse="0" signal="Mode"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN44"/><macrocell id="FB5_MC18"/><fbinput id="FB5_I1" signal="ButtonReset"/><fbinput id="FB5_I2" signal="bootingUp"/><pterm id="FB5_12_1"><signal id="ButtonReset"/><signal id="bootingUp" negated="ON"/></pterm><pterm id="FB5_14_1"><signal id="ButtonReset"/><signal id="bootingUp" negated="ON"/></pterm><equation id="InterruptN0_SPECSIG" userloc="P34"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="InterruptN1_SPECSIG" userloc="P35"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="InterruptN2_SPECSIG" userloc="P36"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="BusErrorN" userloc="P37"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="AutoVectorN" userloc="P39"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="ResetN" userloc="P40"><d2><eq_pterm ptindx="FB5_12_1"/></d2></equation><equation id="HaltN" userloc="P41"><d2><eq_pterm ptindx="FB5_14_1"/></d2></equation><equation id="Mode" userloc="P43"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><fblock id="FB6" inputUse="22" pinUse="10"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN45" sigUse="0" signal="BusRequestN"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN46" sigUse="0" signal="BusGrantAcknowledgeN"/><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN47" sigUse="10" signal="clockDivided9_SPECSIG"><pterms pt1="FB6_5_1" pt2="FB6_5_2" pt3="FB6_5_3"/></macrocell><macrocell id="FB6_MC6" pin="FB6_MC6_PIN48" sigUse="7" signal="DataTransferAcknowledgeN"><pterms pt1="FB6_6_1" pt2="FB6_6_2" pt3="FB6_6_3" pt4="FB6_6_4" pt5="FB6_6_5"/></macrocell><macrocell id="FB6_MC7" sigUse="9" signal="clockDivided8_SPECSIG"><pterms pt1="FB6_7_1" pt2="FB6_7_2" pt3="FB6_7_3"/></macrocell><macrocell id="FB6_MC8" pin="FB6_MC8_PIN50" sigUse="8" signal="clockDivided7_SPECSIG"><pterms pt1="FB6_8_1" pt2="FB6_8_2"/></macrocell><macrocell id="FB6_MC9" pin="FB6_MC9_PIN51" sigUse="7" signal="clockDivided6_SPECSIG"><pterms pt1="FB6_9_1" pt2="FB6_9_2"/></macrocell><macrocell id="FB6_MC10" sigUse="6" signal="clockDivided5_SPECSIG"><pterms pt1="FB6_10_1" pt2="FB6_10_2"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN52" sigUse="5" signal="clockDivided4_SPECSIG"><pterms pt1="FB6_11_1" pt2="FB6_11_2"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN53" sigUse="4" signal="clockDivided3_SPECSIG"><pterms pt1="FB6_12_1" pt2="FB6_12_2"/></macrocell><macrocell id="FB6_MC13" sigUse="14" signal="clockDivided13_SPECSIG"><pterms pt1="FB6_13_1" pt2="FB6_13_2"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN54" sigUse="1" signal="LedDebug"><pterms pt1="FB6_14_1"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN55" sigUse="13" signal="clockDivided12_SPECSIG"><pterms pt1="FB6_15_1" pt2="FB6_15_2"/></macrocell><macrocell id="FB6_MC16" sigUse="12" signal="clockDivided11_SPECSIG"><pterms pt1="FB6_16_1" pt2="FB6_16_2"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN56" sigUse="11" signal="clockDivided10_SPECSIG"><pterms pt1="FB6_17_1" pt2="FB6_17_2"/></macrocell><macrocell id="FB6_MC18" sigUse="2" signal="addressReady"><pterms pt1="FB6_18_1" pt2="FB6_18_2"/></macrocell><fbinput id="FB6_I1" signal="AddressStrobeN"/><fbinput id="FB6_I2" signal="ButtonDebug"/><fbinput id="FB6_I3" signal="Clock"/><fbinput id="FB6_I4" signal="DuartDataTransferAcknowledgeN"/><fbinput id="FB6_I5" signal="AddressHigh20_SPECSIG"/><fbinput id="FB6_I6" signal="AddressHigh19_SPECSIG"/><fbinput id="FB6_I7" signal="LowerDataStrobeN"/><fbinput id="FB6_I8" signal="UpperDataStrobeN"/><fbinput fbk="LFBK" id="FB6_I9" signal="addressReadyLFBK_SPECSIG"/><fbinput id="FB6_I10" signal="clockDivided0_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I11" signal="clockDivided10LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I12" signal="clockDivided11LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I13" signal="clockDivided12LFBK_SPECSIG"/><fbinput id="FB6_I14" signal="clockDivided1_SPECSIG"/><fbinput id="FB6_I15" signal="clockDivided2_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I16" signal="clockDivided3LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I17" signal="clockDivided4LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I18" signal="clockDivided5LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I19" signal="clockDivided6LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I20" signal="clockDivided7LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I21" signal="clockDivided8LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB6_I22" signal="clockDivided9LFBK_SPECSIG"/><pterm id="FB6_5_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/><signal id="clockDivided8LFBK_SPECSIG"/></pterm><pterm id="FB6_5_2"><signal id="Clock"/></pterm><pterm id="FB6_5_3"><signal id="AddressStrobeN"/><signal id="UpperDataStrobeN"/><signal id="LowerDataStrobeN"/></pterm><pterm id="FB6_6_1"><signal id="AddressStrobeN"/><signal id="addressReadyLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6_2"><signal id="AddressHigh20_SPECSIG" negated="ON"/><signal id="addressReadyLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6_3"><signal id="AddressHigh19_SPECSIG"/><signal id="addressReadyLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6_4"><signal id="UpperDataStrobeN"/><signal id="LowerDataStrobeN"/><signal id="AddressHigh20_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6_5"><signal id="UpperDataStrobeN"/><signal id="LowerDataStrobeN"/><signal id="AddressHigh19_SPECSIG"/></pterm><pterm id="FB6_7_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/></pterm><pterm id="FB6_7_2"><signal id="Clock"/></pterm><pterm id="FB6_7_3"><signal id="AddressStrobeN" negated="ON"/><signal id="DuartDataTransferAcknowledgeN"/><signal id="AddressHigh20_SPECSIG"/><signal id="AddressHigh19_SPECSIG" negated="ON"/></pterm><pterm id="FB6_8_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/></pterm><pterm id="FB6_8_2"><signal id="Clock"/></pterm><pterm id="FB6_9_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/></pterm><pterm id="FB6_9_2"><signal id="Clock"/></pterm><pterm id="FB6_10_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/></pterm><pterm id="FB6_10_2"><signal id="Clock"/></pterm><pterm id="FB6_11_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/></pterm><pterm id="FB6_11_2"><signal id="Clock"/></pterm><pterm id="FB6_12_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/></pterm><pterm id="FB6_12_2"><signal id="Clock"/></pterm><pterm id="FB6_13_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/><signal id="clockDivided8LFBK_SPECSIG"/><signal id="clockDivided9LFBK_SPECSIG"/><signal id="clockDivided10LFBK_SPECSIG"/><signal id="clockDivided11LFBK_SPECSIG"/><signal id="clockDivided12LFBK_SPECSIG"/></pterm><pterm id="FB6_13_2"><signal id="Clock"/></pterm><pterm id="FB6_14_1"><signal id="ButtonDebug" negated="ON"/></pterm><pterm id="FB6_15_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/><signal id="clockDivided8LFBK_SPECSIG"/><signal id="clockDivided9LFBK_SPECSIG"/><signal id="clockDivided10LFBK_SPECSIG"/><signal id="clockDivided11LFBK_SPECSIG"/></pterm><pterm id="FB6_15_2"><signal id="Clock"/></pterm><pterm id="FB6_16_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/><signal id="clockDivided8LFBK_SPECSIG"/><signal id="clockDivided9LFBK_SPECSIG"/><signal id="clockDivided10LFBK_SPECSIG"/></pterm><pterm id="FB6_16_2"><signal id="Clock"/></pterm><pterm id="FB6_17_1"><signal id="clockDivided2_SPECSIG"/><signal id="clockDivided0_SPECSIG"/><signal id="clockDivided1_SPECSIG"/><signal id="clockDivided3LFBK_SPECSIG"/><signal id="clockDivided4LFBK_SPECSIG"/><signal id="clockDivided5LFBK_SPECSIG"/><signal id="clockDivided6LFBK_SPECSIG"/><signal id="clockDivided7LFBK_SPECSIG"/><signal id="clockDivided8LFBK_SPECSIG"/><signal id="clockDivided9LFBK_SPECSIG"/></pterm><pterm id="FB6_17_2"><signal id="Clock"/></pterm><pterm id="FB6_18_1"><signal id="AddressStrobeN" negated="ON"/></pterm><pterm id="FB6_18_2"><signal id="Clock"/></pterm><equation id="BusRequestN" userloc="P45"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="BusGrantAcknowledgeN" userloc="P46"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="clockDivided9_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_5_1"/></d2><clk><eq_pterm ptindx="FB6_5_2"/></clk><prld ptindx="GND"/></equation><equation id="DataTransferAcknowledgeN" userloc="P48"><d2><eq_pterm ptindx="FB6_6_1"/><eq_pterm ptindx="FB6_6_2"/><eq_pterm ptindx="FB6_6_3"/><eq_pterm ptindx="FB6_6_4"/><eq_pterm ptindx="FB6_6_5"/><eq_pterm import="1" ptindx="FB6_5_3"/><eq_pterm import="1" ptindx="FB6_7_3"/></d2></equation><equation id="clockDivided8_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_7_1"/></d2><clk><eq_pterm ptindx="FB6_7_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_8_1"/></d2><clk><eq_pterm ptindx="FB6_8_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_9_1"/></d2><clk><eq_pterm ptindx="FB6_9_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_10_1"/></d2><clk><eq_pterm ptindx="FB6_10_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_11_1"/></d2><clk><eq_pterm ptindx="FB6_11_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_12_1"/></d2><clk><eq_pterm ptindx="FB6_12_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided13_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_13_1"/></d2><clk><eq_pterm ptindx="FB6_13_2"/></clk><prld ptindx="GND"/></equation><equation id="LedDebug" userloc="P54"><d2><eq_pterm ptindx="FB6_14_1"/></d2></equation><equation id="clockDivided12_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_15_1"/></d2><clk><eq_pterm ptindx="FB6_15_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_16_1"/></d2><clk><eq_pterm ptindx="FB6_16_2"/></clk><prld ptindx="GND"/></equation><equation id="clockDivided10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB6_17_1"/></d2><clk><eq_pterm ptindx="FB6_17_2"/></clk><prld ptindx="GND"/></equation><equation id="addressReady" regUse="D"><d2><eq_pterm ptindx="FB6_18_1"/></d2><clk><eq_pterm ptindx="FB6_18_2"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'busybody.ise'.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;16&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;17&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;18&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;21&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;22&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressHigh&lt;23&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressLow&lt;3&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AddressLow&lt;4&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'BusGrantN'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DipSwitchN&lt;1&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DipSwitchN&lt;2&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DuartClock'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DuartInterruptRequestN'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FunctionCode&lt;0&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FunctionCode&lt;1&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FunctionCode&lt;2&gt;'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95108-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="AddressHigh20_SPECSIG" value="AddressHigh&lt;20&gt;"/><specSig signal="AddressHigh19_SPECSIG" value="AddressHigh&lt;19&gt;"/><specSig signal="AddressLow2_SPECSIG" value="AddressLow&lt;2&gt;"/><specSig signal="AddressLow1_SPECSIG" value="AddressLow&lt;1&gt;"/><specSig signal="LED7_SPECSIG" value="LED&lt;7&gt;"/><specSig signal="LED8_SPECSIG" value="LED&lt;8&gt;"/><specSig signal="LED9_SPECSIG" value="LED&lt;9&gt;"/><specSig signal="HeaderCustom7_SPECSIG" value="HeaderCustom&lt;7&gt;"/><specSig signal="HeaderCustom6_SPECSIG" value="HeaderCustom&lt;6&gt;"/><specSig signal="HeaderCustom5_SPECSIG" value="HeaderCustom&lt;5&gt;"/><specSig signal="HeaderCustom4_SPECSIG" value="HeaderCustom&lt;4&gt;"/><specSig signal="HeaderCustom3_SPECSIG" value="HeaderCustom&lt;3&gt;"/><specSig signal="HeaderCustom2_SPECSIG" value="HeaderCustom&lt;2&gt;"/><specSig signal="HeaderCustom1_SPECSIG" value="HeaderCustom&lt;1&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="clockDivided19_SPECSIG" value="clockDivided&lt;19&gt;"/><specSig signal="clockDivided17_SPECSIG" value="clockDivided&lt;17&gt;"/><specSig signal="LED1_SPECSIG" value="LED&lt;1&gt;"/><specSig signal="LED2_SPECSIG" value="LED&lt;2&gt;"/><specSig signal="LED3_SPECSIG" value="LED&lt;3&gt;"/><specSig signal="LED4_SPECSIG" value="LED&lt;4&gt;"/><specSig signal="LED5_SPECSIG" value="LED&lt;5&gt;"/><specSig signal="LED6_SPECSIG" value="LED&lt;6&gt;"/><specSig signal="clockDivided2_SPECSIG" value="clockDivided&lt;2&gt;"/><specSig signal="InterruptN0_SPECSIG" value="InterruptN&lt;0&gt;"/><specSig signal="InterruptN1_SPECSIG" value="InterruptN&lt;1&gt;"/><specSig signal="InterruptN2_SPECSIG" value="InterruptN&lt;2&gt;"/><specSig signal="clockDivided9_SPECSIG" value="clockDivided&lt;9&gt;"/><specSig signal="clockDivided22_SPECSIG" value="clockDivided&lt;22&gt;"/><specSig signal="clockDivided21_SPECSIG" value="clockDivided&lt;21&gt;"/><specSig signal="clockDivided20_SPECSIG" value="clockDivided&lt;20&gt;"/><specSig signal="clockDivided18_SPECSIG" value="clockDivided&lt;18&gt;"/><specSig signal="clockDivided0_SPECSIG" value="clockDivided&lt;0&gt;"/><specSig signal="clockDivided10_SPECSIG" value="clockDivided&lt;10&gt;"/><specSig signal="clockDivided11_SPECSIG" value="clockDivided&lt;11&gt;"/><specSig signal="clockDivided12_SPECSIG" value="clockDivided&lt;12&gt;"/><specSig signal="clockDivided13_SPECSIG" value="clockDivided&lt;13&gt;"/><specSig signal="clockDivided14_SPECSIG" value="clockDivided&lt;14&gt;"/><specSig signal="clockDivided15_SPECSIG" value="clockDivided&lt;15&gt;"/><specSig signal="clockDivided16_SPECSIG" value="clockDivided&lt;16&gt;"/><specSig signal="clockDivided18LFBK_SPECSIG" value="clockDivided&lt;18&gt;.LFBK"/><specSig signal="clockDivided19LFBK_SPECSIG" value="clockDivided&lt;19&gt;.LFBK"/><specSig signal="clockDivided1_SPECSIG" value="clockDivided&lt;1&gt;"/><specSig signal="clockDivided20LFBK_SPECSIG" value="clockDivided&lt;20&gt;.LFBK"/><specSig signal="clockDivided21LFBK_SPECSIG" value="clockDivided&lt;21&gt;.LFBK"/><specSig signal="clockDivided22LFBK_SPECSIG" value="clockDivided&lt;22&gt;.LFBK"/><specSig signal="clockDivided3_SPECSIG" value="clockDivided&lt;3&gt;"/><specSig signal="clockDivided4_SPECSIG" value="clockDivided&lt;4&gt;"/><specSig signal="clockDivided5_SPECSIG" value="clockDivided&lt;5&gt;"/><specSig signal="clockDivided6_SPECSIG" value="clockDivided&lt;6&gt;"/><specSig signal="clockDivided7_SPECSIG" value="clockDivided&lt;7&gt;"/><specSig signal="clockDivided8_SPECSIG" value="clockDivided&lt;8&gt;"/><specSig signal="bootingUpLFBK_SPECSIG" value="bootingUp.LFBK"/><specSig signal="clockDivided14LFBK_SPECSIG" value="clockDivided&lt;14&gt;.LFBK"/><specSig signal="clockDivided15LFBK_SPECSIG" value="clockDivided&lt;15&gt;.LFBK"/><specSig signal="clockDivided16LFBK_SPECSIG" value="clockDivided&lt;16&gt;.LFBK"/><specSig signal="clockDivided0LFBK_SPECSIG" value="clockDivided&lt;0&gt;.LFBK"/><specSig signal="clockDivided1LFBK_SPECSIG" value="clockDivided&lt;1&gt;.LFBK"/><specSig signal="addressReadyLFBK_SPECSIG" value="addressReady.LFBK"/><specSig signal="clockDivided10LFBK_SPECSIG" value="clockDivided&lt;10&gt;.LFBK"/><specSig signal="clockDivided11LFBK_SPECSIG" value="clockDivided&lt;11&gt;.LFBK"/><specSig signal="clockDivided12LFBK_SPECSIG" value="clockDivided&lt;12&gt;.LFBK"/><specSig signal="clockDivided3LFBK_SPECSIG" value="clockDivided&lt;3&gt;.LFBK"/><specSig signal="clockDivided4LFBK_SPECSIG" value="clockDivided&lt;4&gt;.LFBK"/><specSig signal="clockDivided5LFBK_SPECSIG" value="clockDivided&lt;5&gt;.LFBK"/><specSig signal="clockDivided6LFBK_SPECSIG" value="clockDivided&lt;6&gt;.LFBK"/><specSig signal="clockDivided7LFBK_SPECSIG" value="clockDivided&lt;7&gt;.LFBK"/><specSig signal="clockDivided8LFBK_SPECSIG" value="clockDivided&lt;8&gt;.LFBK"/><specSig signal="clockDivided9LFBK_SPECSIG" value="clockDivided&lt;9&gt;.LFBK"/></document>
