
18_BinarySemaphores.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006034  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006204  08006204  00007204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062b4  080062b4  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080062b4  080062b4  000072b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062bc  080062bc  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062bc  080062bc  000072bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062c0  080062c0  000072c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080062c4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b50  2000006c  08006330  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bbc  08006330  00008bbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017700  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034e2  00000000  00000000  0001f79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  00022c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001076  00000000  00000000  000241b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004987  00000000  00000000  0002522e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e3a  00000000  00000000  00029bb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd38c  00000000  00000000  000409ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011dd7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060f0  00000000  00000000  0011ddc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00123eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080061ec 	.word	0x080061ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080061ec 	.word	0x080061ec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
void redLedControllerTask(void *pvParameters);
void blueLedControllerTask(void *pvParameters);
void yellowLedControllerTask(void *pvParameters);

int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af02      	add	r7, sp, #8


	HAL_Init(); //hardware abstraction layer
 80005e2:	f000 fb79 	bl	8000cd8 <HAL_Init>
	SystemClock_Config();
 80005e6:	f000 f86d 	bl	80006c4 <SystemClock_Config>
	MX_GPIO_Init();
 80005ea:	f000 f903 	bl	80007f4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005ee:	f000 f8d7 	bl	80007a0 <MX_USART2_UART_Init>

	printf("System Initializing...\n\r");
 80005f2:	4812      	ldr	r0, [pc, #72]	@ (800063c <main+0x60>)
 80005f4:	f004 ff82 	bl	80054fc <iprintf>

	xTaskCreate(redLedControllerTask, "Red LED Task", 100, NULL, 1, NULL);
 80005f8:	2300      	movs	r3, #0
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	2301      	movs	r3, #1
 80005fe:	9300      	str	r3, [sp, #0]
 8000600:	2300      	movs	r3, #0
 8000602:	2264      	movs	r2, #100	@ 0x64
 8000604:	490e      	ldr	r1, [pc, #56]	@ (8000640 <main+0x64>)
 8000606:	480f      	ldr	r0, [pc, #60]	@ (8000644 <main+0x68>)
 8000608:	f003 f8a5 	bl	8003756 <xTaskCreate>
	xTaskCreate(blueLedControllerTask, "Blue LED Task", 100, NULL, 1, NULL);
 800060c:	2300      	movs	r3, #0
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	2301      	movs	r3, #1
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2300      	movs	r3, #0
 8000616:	2264      	movs	r2, #100	@ 0x64
 8000618:	490b      	ldr	r1, [pc, #44]	@ (8000648 <main+0x6c>)
 800061a:	480c      	ldr	r0, [pc, #48]	@ (800064c <main+0x70>)
 800061c:	f003 f89b 	bl	8003756 <xTaskCreate>
	xTaskCreate(yellowLedControllerTask, "Yellow LED Task", 100, NULL, 1, NULL);
 8000620:	2300      	movs	r3, #0
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	2301      	movs	r3, #1
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	2300      	movs	r3, #0
 800062a:	2264      	movs	r2, #100	@ 0x64
 800062c:	4908      	ldr	r1, [pc, #32]	@ (8000650 <main+0x74>)
 800062e:	4809      	ldr	r0, [pc, #36]	@ (8000654 <main+0x78>)
 8000630:	f003 f891 	bl	8003756 <xTaskCreate>

	vTaskStartScheduler();
 8000634:	f003 f9d4 	bl	80039e0 <vTaskStartScheduler>

	while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <main+0x5c>
 800063c:	08006204 	.word	0x08006204
 8000640:	08006220 	.word	0x08006220
 8000644:	08000659 	.word	0x08000659
 8000648:	08006230 	.word	0x08006230
 800064c:	08000665 	.word	0x08000665
 8000650:	08006240 	.word	0x08006240
 8000654:	08000671 	.word	0x08000671

08000658 <redLedControllerTask>:

}


void redLedControllerTask(void *pvParameters)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	while(1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <redLedControllerTask+0x8>

08000664 <blueLedControllerTask>:

	}
}

void blueLedControllerTask(void *pvParameters)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	while(1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <blueLedControllerTask+0x8>

08000670 <yellowLedControllerTask>:

	}
}

void yellowLedControllerTask(void *pvParameters)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	while(1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <yellowLedControllerTask+0x8>

0800067c <uart2_write>:

	}
}

int uart2_write(int ch)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 8000684:	bf00      	nop
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <uart2_write+0x2c>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800068e:	2b00      	cmp	r3, #0
 8000690:	d0f9      	beq.n	8000686 <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4a04      	ldr	r2, [pc, #16]	@ (80006a8 <uart2_write+0x2c>)
 8000696:	b2db      	uxtb	r3, r3
 8000698:	6053      	str	r3, [r2, #4]
	return ch;
 800069a:	687b      	ldr	r3, [r7, #4]
}
 800069c:	4618      	mov	r0, r3
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	40004400 	.word	0x40004400

080006ac <__io_putchar>:


int __io_putchar(int ch)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	uart2_write(ch); //hover over defined functions to see parameters
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff ffe1 	bl	800067c <uart2_write>
	return ch; //large timeout in UART transmit so use simple uart transmit funciton
 80006ba:	687b      	ldr	r3, [r7, #4]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <SystemClock_Config>:


void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b094      	sub	sp, #80	@ 0x50
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 031c 	add.w	r3, r7, #28
 80006ce:	2234      	movs	r2, #52	@ 0x34
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f004 ff24 	bl	8005520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000798 <SystemClock_Config+0xd4>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f0:	4a29      	ldr	r2, [pc, #164]	@ (8000798 <SystemClock_Config+0xd4>)
 80006f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f8:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <SystemClock_Config+0xd4>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000704:	2300      	movs	r3, #0
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	4b24      	ldr	r3, [pc, #144]	@ (800079c <SystemClock_Config+0xd8>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000710:	4a22      	ldr	r2, [pc, #136]	@ (800079c <SystemClock_Config+0xd8>)
 8000712:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	4b20      	ldr	r3, [pc, #128]	@ (800079c <SystemClock_Config+0xd8>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000724:	2302      	movs	r3, #2
 8000726:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000728:	2301      	movs	r3, #1
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800072c:	2310      	movs	r3, #16
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000730:	2302      	movs	r3, #2
 8000732:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000734:	2300      	movs	r3, #0
 8000736:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000738:	2310      	movs	r3, #16
 800073a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800073c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000740:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000742:	2304      	movs	r3, #4
 8000744:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000746:	2302      	movs	r3, #2
 8000748:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800074a:	2302      	movs	r3, #2
 800074c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	4618      	mov	r0, r3
 8000754:	f001 f90e 	bl	8001974 <HAL_RCC_OscConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800075e:	f000 f8c9 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000762:	230f      	movs	r3, #15
 8000764:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000766:	2302      	movs	r3, #2
 8000768:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800076e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2102      	movs	r1, #2
 800077e:	4618      	mov	r0, r3
 8000780:	f000 fd7c 	bl	800127c <HAL_RCC_ClockConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800078a:	f000 f8b3 	bl	80008f4 <Error_Handler>
  }
}
 800078e:	bf00      	nop
 8000790:	3750      	adds	r7, #80	@ 0x50
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800
 800079c:	40007000 	.word	0x40007000

080007a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007a6:	4a12      	ldr	r2, [pc, #72]	@ (80007f0 <MX_USART2_UART_Init+0x50>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007aa:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	@ (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d8:	f001 fe06 	bl	80023e8 <HAL_UART_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007e2:	f000 f887 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000088 	.word	0x20000088
 80007f0:	40004400 	.word	0x40004400

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	@ 0x28
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b2d      	ldr	r3, [pc, #180]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a2c      	ldr	r2, [pc, #176]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b2a      	ldr	r3, [pc, #168]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b26      	ldr	r3, [pc, #152]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4a25      	ldr	r2, [pc, #148]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4b23      	ldr	r3, [pc, #140]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a1e      	ldr	r2, [pc, #120]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a17      	ldr	r2, [pc, #92]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2120      	movs	r1, #32
 800087e:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_GPIO_Init+0xd4>)
 8000880:	f000 fce2 	bl	8001248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800088a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800088e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	480c      	ldr	r0, [pc, #48]	@ (80008cc <MX_GPIO_Init+0xd8>)
 800089c:	f000 fb40 	bl	8000f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008a0:	2320      	movs	r3, #32
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	4804      	ldr	r0, [pc, #16]	@ (80008c8 <MX_GPIO_Init+0xd4>)
 80008b8:	f000 fb32 	bl	8000f20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008bc:	bf00      	nop
 80008be:	3728      	adds	r7, #40	@ 0x28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d101      	bne.n	80008e6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008e2:	f000 fa1b 	bl	8000d1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40010000 	.word	0x40010000

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <HAL_MspInit+0x54>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090e:	4a11      	ldr	r2, [pc, #68]	@ (8000954 <HAL_MspInit+0x54>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000914:	6453      	str	r3, [r2, #68]	@ 0x44
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <HAL_MspInit+0x54>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <HAL_MspInit+0x54>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092a:	4a0a      	ldr	r2, [pc, #40]	@ (8000954 <HAL_MspInit+0x54>)
 800092c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000930:	6413      	str	r3, [r2, #64]	@ 0x40
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <HAL_MspInit+0x54>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	210f      	movs	r1, #15
 8000942:	f06f 0001 	mvn.w	r0, #1
 8000946:	f000 fac1 	bl	8000ecc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800

08000958 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	@ 0x28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a19      	ldr	r2, [pc, #100]	@ (80009dc <HAL_UART_MspInit+0x84>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d12b      	bne.n	80009d2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	4b18      	ldr	r3, [pc, #96]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	4a17      	ldr	r2, [pc, #92]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 8000984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000988:	6413      	str	r3, [r2, #64]	@ 0x40
 800098a:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000992:	613b      	str	r3, [r7, #16]
 8000994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <HAL_UART_MspInit+0x88>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009b2:	230c      	movs	r3, #12
 80009b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009be:	2303      	movs	r3, #3
 80009c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009c2:	2307      	movs	r3, #7
 80009c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 0314 	add.w	r3, r7, #20
 80009ca:	4619      	mov	r1, r3
 80009cc:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <HAL_UART_MspInit+0x8c>)
 80009ce:	f000 faa7 	bl	8000f20 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009d2:	bf00      	nop
 80009d4:	3728      	adds	r7, #40	@ 0x28
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40004400 	.word	0x40004400
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020000 	.word	0x40020000

080009e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	4b2e      	ldr	r3, [pc, #184]	@ (8000ab8 <HAL_InitTick+0xd0>)
 80009fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a00:	4a2d      	ldr	r2, [pc, #180]	@ (8000ab8 <HAL_InitTick+0xd0>)
 8000a02:	f043 0301 	orr.w	r3, r3, #1
 8000a06:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a08:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab8 <HAL_InitTick+0xd0>)
 8000a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0c:	f003 0301 	and.w	r3, r3, #1
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a14:	f107 020c 	add.w	r2, r7, #12
 8000a18:	f107 0310 	add.w	r3, r7, #16
 8000a1c:	4611      	mov	r1, r2
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fd46 	bl	80014b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a24:	f000 fd30 	bl	8001488 <HAL_RCC_GetPCLK2Freq>
 8000a28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a2c:	4a23      	ldr	r2, [pc, #140]	@ (8000abc <HAL_InitTick+0xd4>)
 8000a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a32:	0c9b      	lsrs	r3, r3, #18
 8000a34:	3b01      	subs	r3, #1
 8000a36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a38:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a3a:	4a22      	ldr	r2, [pc, #136]	@ (8000ac4 <HAL_InitTick+0xdc>)
 8000a3c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a44:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a46:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a4a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a58:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a5e:	4818      	ldr	r0, [pc, #96]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a60:	f001 fa26 	bl	8001eb0 <HAL_TIM_Base_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d11b      	bne.n	8000aaa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a72:	4813      	ldr	r0, [pc, #76]	@ (8000ac0 <HAL_InitTick+0xd8>)
 8000a74:	f001 fa76 	bl	8001f64 <HAL_TIM_Base_Start_IT>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d111      	bne.n	8000aaa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a86:	2019      	movs	r0, #25
 8000a88:	f000 fa3c 	bl	8000f04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2b0f      	cmp	r3, #15
 8000a90:	d808      	bhi.n	8000aa4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a92:	2200      	movs	r2, #0
 8000a94:	6879      	ldr	r1, [r7, #4]
 8000a96:	2019      	movs	r0, #25
 8000a98:	f000 fa18 	bl	8000ecc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac8 <HAL_InitTick+0xe0>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
 8000aa2:	e002      	b.n	8000aaa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000aaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3730      	adds	r7, #48	@ 0x30
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	431bde83 	.word	0x431bde83
 8000ac0:	200000d0 	.word	0x200000d0
 8000ac4:	40010000 	.word	0x40010000
 8000ac8:	20000004 	.word	0x20000004

08000acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <NMI_Handler+0x4>

08000ad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <HardFault_Handler+0x4>

08000adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <MemManage_Handler+0x4>

08000ae4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <BusFault_Handler+0x4>

08000aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <UsageFault_Handler+0x4>

08000af4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b08:	4802      	ldr	r0, [pc, #8]	@ (8000b14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b0a:	f001 fa9b 	bl	8002044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200000d0 	.word	0x200000d0

08000b18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
 8000b28:	e00a      	b.n	8000b40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b2a:	f3af 8000 	nop.w
 8000b2e:	4601      	mov	r1, r0
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	1c5a      	adds	r2, r3, #1
 8000b34:	60ba      	str	r2, [r7, #8]
 8000b36:	b2ca      	uxtb	r2, r1
 8000b38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	dbf0      	blt.n	8000b2a <_read+0x12>
  }

  return len;
 8000b48:	687b      	ldr	r3, [r7, #4]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60f8      	str	r0, [r7, #12]
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
 8000b62:	e009      	b.n	8000b78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	60ba      	str	r2, [r7, #8]
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fd9d 	bl	80006ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	3301      	adds	r3, #1
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	dbf1      	blt.n	8000b64 <_write+0x12>
  }
  return len;
 8000b80:	687b      	ldr	r3, [r7, #4]
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3718      	adds	r7, #24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <_close>:

int _close(int file)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bb2:	605a      	str	r2, [r3, #4]
  return 0;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <_isatty>:

int _isatty(int file)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bfc:	4a14      	ldr	r2, [pc, #80]	@ (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c10:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	@ (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c24:	f004 fc84 	bl	8005530 <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c34:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c3a:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c46:	68fb      	ldr	r3, [r7, #12]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20020000 	.word	0x20020000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000118 	.word	0x20000118
 8000c5c:	20004bc0 	.word	0x20004bc0

08000c60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c88:	f7ff ffea 	bl	8000c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	@ (8000cc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f004 fc43 	bl	800553c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cb6:	f7ff fc91 	bl	80005dc <main>
  bx  lr    
 8000cba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000cc8:	080062c4 	.word	0x080062c4
  ldr r2, =_sbss
 8000ccc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000cd0:	20004bbc 	.word	0x20004bbc

08000cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d18 <HAL_Init+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <HAL_Init+0x40>)
 8000ce2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d18 <HAL_Init+0x40>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_Init+0x40>)
 8000cee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <HAL_Init+0x40>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a07      	ldr	r2, [pc, #28]	@ (8000d18 <HAL_Init+0x40>)
 8000cfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d00:	2003      	movs	r0, #3
 8000d02:	f000 f8d8 	bl	8000eb6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d06:	200f      	movs	r0, #15
 8000d08:	f7ff fe6e 	bl	80009e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d0c:	f7ff fdf8 	bl	8000900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023c00 	.word	0x40023c00

08000d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <HAL_IncTick+0x20>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	461a      	mov	r2, r3
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	4a04      	ldr	r2, [pc, #16]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d2e:	6013      	str	r3, [r2, #0]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	2000011c 	.word	0x2000011c

08000d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <HAL_GetTick+0x14>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	2000011c 	.word	0x2000011c

08000d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8e:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <__NVIC_GetPriorityGrouping+0x18>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	0a1b      	lsrs	r3, r3, #8
 8000dae:	f003 0307 	and.w	r3, r3, #7
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db0b      	blt.n	8000dea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	f003 021f 	and.w	r2, r3, #31
 8000dd8:	4907      	ldr	r1, [pc, #28]	@ (8000df8 <__NVIC_EnableIRQ+0x38>)
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	2001      	movs	r0, #1
 8000de2:	fa00 f202 	lsl.w	r2, r0, r2
 8000de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000e100 	.word	0xe000e100

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	@ (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	@ (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	@ 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	@ 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ff4c 	bl	8000d5c <__NVIC_SetPriorityGrouping>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ede:	f7ff ff61 	bl	8000da4 <__NVIC_GetPriorityGrouping>
 8000ee2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	6978      	ldr	r0, [r7, #20]
 8000eea:	f7ff ffb1 	bl	8000e50 <NVIC_EncodePriority>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef4:	4611      	mov	r1, r2
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff ff80 	bl	8000dfc <__NVIC_SetPriority>
}
 8000efc:	bf00      	nop
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ff54 	bl	8000dc0 <__NVIC_EnableIRQ>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
 8000f3a:	e165      	b.n	8001208 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	f040 8154 	bne.w	8001202 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d005      	beq.n	8000f72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d130      	bne.n	8000fd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	68da      	ldr	r2, [r3, #12]
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	f003 0201 	and.w	r2, r3, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d017      	beq.n	8001010 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	2203      	movs	r2, #3
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d123      	bne.n	8001064 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	08da      	lsrs	r2, r3, #3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3208      	adds	r2, #8
 8001024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	220f      	movs	r2, #15
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	08da      	lsrs	r2, r3, #3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3208      	adds	r2, #8
 800105e:	69b9      	ldr	r1, [r7, #24]
 8001060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0203 	and.w	r2, r3, #3
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f000 80ae 	beq.w	8001202 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ae:	4a5c      	ldr	r2, [pc, #368]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80010b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b6:	4b5a      	ldr	r3, [pc, #360]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010c2:	4a58      	ldr	r2, [pc, #352]	@ (8001224 <HAL_GPIO_Init+0x304>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	3302      	adds	r3, #2
 80010ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	220f      	movs	r2, #15
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4f      	ldr	r2, [pc, #316]	@ (8001228 <HAL_GPIO_Init+0x308>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d025      	beq.n	800113a <HAL_GPIO_Init+0x21a>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4e      	ldr	r2, [pc, #312]	@ (800122c <HAL_GPIO_Init+0x30c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d01f      	beq.n	8001136 <HAL_GPIO_Init+0x216>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001230 <HAL_GPIO_Init+0x310>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d019      	beq.n	8001132 <HAL_GPIO_Init+0x212>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4c      	ldr	r2, [pc, #304]	@ (8001234 <HAL_GPIO_Init+0x314>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d013      	beq.n	800112e <HAL_GPIO_Init+0x20e>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4b      	ldr	r2, [pc, #300]	@ (8001238 <HAL_GPIO_Init+0x318>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d00d      	beq.n	800112a <HAL_GPIO_Init+0x20a>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4a      	ldr	r2, [pc, #296]	@ (800123c <HAL_GPIO_Init+0x31c>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d007      	beq.n	8001126 <HAL_GPIO_Init+0x206>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a49      	ldr	r2, [pc, #292]	@ (8001240 <HAL_GPIO_Init+0x320>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d101      	bne.n	8001122 <HAL_GPIO_Init+0x202>
 800111e:	2306      	movs	r3, #6
 8001120:	e00c      	b.n	800113c <HAL_GPIO_Init+0x21c>
 8001122:	2307      	movs	r3, #7
 8001124:	e00a      	b.n	800113c <HAL_GPIO_Init+0x21c>
 8001126:	2305      	movs	r3, #5
 8001128:	e008      	b.n	800113c <HAL_GPIO_Init+0x21c>
 800112a:	2304      	movs	r3, #4
 800112c:	e006      	b.n	800113c <HAL_GPIO_Init+0x21c>
 800112e:	2303      	movs	r3, #3
 8001130:	e004      	b.n	800113c <HAL_GPIO_Init+0x21c>
 8001132:	2302      	movs	r3, #2
 8001134:	e002      	b.n	800113c <HAL_GPIO_Init+0x21c>
 8001136:	2301      	movs	r3, #1
 8001138:	e000      	b.n	800113c <HAL_GPIO_Init+0x21c>
 800113a:	2300      	movs	r3, #0
 800113c:	69fa      	ldr	r2, [r7, #28]
 800113e:	f002 0203 	and.w	r2, r2, #3
 8001142:	0092      	lsls	r2, r2, #2
 8001144:	4093      	lsls	r3, r2
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800114c:	4935      	ldr	r1, [pc, #212]	@ (8001224 <HAL_GPIO_Init+0x304>)
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	089b      	lsrs	r3, r3, #2
 8001152:	3302      	adds	r3, #2
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800115a:	4b3a      	ldr	r3, [pc, #232]	@ (8001244 <HAL_GPIO_Init+0x324>)
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	43db      	mvns	r3, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4013      	ands	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d003      	beq.n	800117e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	4313      	orrs	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800117e:	4a31      	ldr	r2, [pc, #196]	@ (8001244 <HAL_GPIO_Init+0x324>)
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001184:	4b2f      	ldr	r3, [pc, #188]	@ (8001244 <HAL_GPIO_Init+0x324>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011a8:	4a26      	ldr	r2, [pc, #152]	@ (8001244 <HAL_GPIO_Init+0x324>)
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ae:	4b25      	ldr	r3, [pc, #148]	@ (8001244 <HAL_GPIO_Init+0x324>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001244 <HAL_GPIO_Init+0x324>)
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <HAL_GPIO_Init+0x324>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011fc:	4a11      	ldr	r2, [pc, #68]	@ (8001244 <HAL_GPIO_Init+0x324>)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3301      	adds	r3, #1
 8001206:	61fb      	str	r3, [r7, #28]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	2b0f      	cmp	r3, #15
 800120c:	f67f ae96 	bls.w	8000f3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001210:	bf00      	nop
 8001212:	bf00      	nop
 8001214:	3724      	adds	r7, #36	@ 0x24
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40023800 	.word	0x40023800
 8001224:	40013800 	.word	0x40013800
 8001228:	40020000 	.word	0x40020000
 800122c:	40020400 	.word	0x40020400
 8001230:	40020800 	.word	0x40020800
 8001234:	40020c00 	.word	0x40020c00
 8001238:	40021000 	.word	0x40021000
 800123c:	40021400 	.word	0x40021400
 8001240:	40021800 	.word	0x40021800
 8001244:	40013c00 	.word	0x40013c00

08001248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	807b      	strh	r3, [r7, #2]
 8001254:	4613      	mov	r3, r2
 8001256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001258:	787b      	ldrb	r3, [r7, #1]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800125e:	887a      	ldrh	r2, [r7, #2]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001264:	e003      	b.n	800126e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	041a      	lsls	r2, r3, #16
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	619a      	str	r2, [r3, #24]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e0cc      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001290:	4b68      	ldr	r3, [pc, #416]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 030f 	and.w	r3, r3, #15
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d90c      	bls.n	80012b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129e:	4b65      	ldr	r3, [pc, #404]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012a6:	4b63      	ldr	r3, [pc, #396]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	683a      	ldr	r2, [r7, #0]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d001      	beq.n	80012b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e0b8      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d020      	beq.n	8001306 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d005      	beq.n	80012dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012d0:	4b59      	ldr	r3, [pc, #356]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	4a58      	ldr	r2, [pc, #352]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80012d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80012da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0308 	and.w	r3, r3, #8
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d005      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012e8:	4b53      	ldr	r3, [pc, #332]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	4a52      	ldr	r2, [pc, #328]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80012ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80012f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f4:	4b50      	ldr	r3, [pc, #320]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	494d      	ldr	r1, [pc, #308]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	4313      	orrs	r3, r2
 8001304:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	2b00      	cmp	r3, #0
 8001310:	d044      	beq.n	800139c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d107      	bne.n	800132a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131a:	4b47      	ldr	r3, [pc, #284]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d119      	bne.n	800135a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e07f      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d003      	beq.n	800133a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001336:	2b03      	cmp	r3, #3
 8001338:	d107      	bne.n	800134a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800133a:	4b3f      	ldr	r3, [pc, #252]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d109      	bne.n	800135a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e06f      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800134a:	4b3b      	ldr	r3, [pc, #236]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e067      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800135a:	4b37      	ldr	r3, [pc, #220]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f023 0203 	bic.w	r2, r3, #3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	4934      	ldr	r1, [pc, #208]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	4313      	orrs	r3, r2
 800136a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800136c:	f7ff fcea 	bl	8000d44 <HAL_GetTick>
 8001370:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001372:	e00a      	b.n	800138a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001374:	f7ff fce6 	bl	8000d44 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001382:	4293      	cmp	r3, r2
 8001384:	d901      	bls.n	800138a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e04f      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800138a:	4b2b      	ldr	r3, [pc, #172]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 020c 	and.w	r2, r3, #12
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	429a      	cmp	r2, r3
 800139a:	d1eb      	bne.n	8001374 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800139c:	4b25      	ldr	r3, [pc, #148]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 030f 	and.w	r3, r3, #15
 80013a4:	683a      	ldr	r2, [r7, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d20c      	bcs.n	80013c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013aa:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b2:	4b20      	ldr	r3, [pc, #128]	@ (8001434 <HAL_RCC_ClockConfig+0x1b8>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 030f 	and.w	r3, r3, #15
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d001      	beq.n	80013c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e032      	b.n	800142a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d008      	beq.n	80013e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013d0:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4916      	ldr	r1, [pc, #88]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d009      	beq.n	8001402 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013ee:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	490e      	ldr	r1, [pc, #56]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001402:	f000 f887 	bl	8001514 <HAL_RCC_GetSysClockFreq>
 8001406:	4602      	mov	r2, r0
 8001408:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <HAL_RCC_ClockConfig+0x1bc>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	091b      	lsrs	r3, r3, #4
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	490a      	ldr	r1, [pc, #40]	@ (800143c <HAL_RCC_ClockConfig+0x1c0>)
 8001414:	5ccb      	ldrb	r3, [r1, r3]
 8001416:	fa22 f303 	lsr.w	r3, r2, r3
 800141a:	4a09      	ldr	r2, [pc, #36]	@ (8001440 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800141e:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <HAL_RCC_ClockConfig+0x1c8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fae0 	bl	80009e8 <HAL_InitTick>

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40023c00 	.word	0x40023c00
 8001438:	40023800 	.word	0x40023800
 800143c:	08006268 	.word	0x08006268
 8001440:	20000000 	.word	0x20000000
 8001444:	20000004 	.word	0x20000004

08001448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <HAL_RCC_GetHCLKFreq+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	20000000 	.word	0x20000000

08001460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001464:	f7ff fff0 	bl	8001448 <HAL_RCC_GetHCLKFreq>
 8001468:	4602      	mov	r2, r0
 800146a:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	0a9b      	lsrs	r3, r3, #10
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	4903      	ldr	r1, [pc, #12]	@ (8001484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001476:	5ccb      	ldrb	r3, [r1, r3]
 8001478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800147c:	4618      	mov	r0, r3
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40023800 	.word	0x40023800
 8001484:	08006278 	.word	0x08006278

08001488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800148c:	f7ff ffdc 	bl	8001448 <HAL_RCC_GetHCLKFreq>
 8001490:	4602      	mov	r2, r0
 8001492:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	0b5b      	lsrs	r3, r3, #13
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	4903      	ldr	r1, [pc, #12]	@ (80014ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800149e:	5ccb      	ldrb	r3, [r1, r3]
 80014a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800
 80014ac:	08006278 	.word	0x08006278

080014b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	220f      	movs	r2, #15
 80014be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_RCC_GetClockConfig+0x5c>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 0203 	and.w	r2, r3, #3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_RCC_GetClockConfig+0x5c>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_RCC_GetClockConfig+0x5c>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_RCC_GetClockConfig+0x5c>)
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	08db      	lsrs	r3, r3, #3
 80014ea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80014f2:	4b07      	ldr	r3, [pc, #28]	@ (8001510 <HAL_RCC_GetClockConfig+0x60>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 020f 	and.w	r2, r3, #15
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	601a      	str	r2, [r3, #0]
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40023c00 	.word	0x40023c00

08001514 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001518:	b0ae      	sub	sp, #184	@ 0xb8
 800151a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800151c:	2300      	movs	r3, #0
 800151e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001522:	2300      	movs	r3, #0
 8001524:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001528:	2300      	movs	r3, #0
 800152a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800152e:	2300      	movs	r3, #0
 8001530:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800153a:	4bcb      	ldr	r3, [pc, #812]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 030c 	and.w	r3, r3, #12
 8001542:	2b0c      	cmp	r3, #12
 8001544:	f200 8206 	bhi.w	8001954 <HAL_RCC_GetSysClockFreq+0x440>
 8001548:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <HAL_RCC_GetSysClockFreq+0x3c>)
 800154a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154e:	bf00      	nop
 8001550:	08001585 	.word	0x08001585
 8001554:	08001955 	.word	0x08001955
 8001558:	08001955 	.word	0x08001955
 800155c:	08001955 	.word	0x08001955
 8001560:	0800158d 	.word	0x0800158d
 8001564:	08001955 	.word	0x08001955
 8001568:	08001955 	.word	0x08001955
 800156c:	08001955 	.word	0x08001955
 8001570:	08001595 	.word	0x08001595
 8001574:	08001955 	.word	0x08001955
 8001578:	08001955 	.word	0x08001955
 800157c:	08001955 	.word	0x08001955
 8001580:	08001785 	.word	0x08001785
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001584:	4bb9      	ldr	r3, [pc, #740]	@ (800186c <HAL_RCC_GetSysClockFreq+0x358>)
 8001586:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800158a:	e1e7      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800158c:	4bb8      	ldr	r3, [pc, #736]	@ (8001870 <HAL_RCC_GetSysClockFreq+0x35c>)
 800158e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001592:	e1e3      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001594:	4bb4      	ldr	r3, [pc, #720]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800159c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015a0:	4bb1      	ldr	r3, [pc, #708]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d071      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ac:	4bae      	ldr	r3, [pc, #696]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	099b      	lsrs	r3, r3, #6
 80015b2:	2200      	movs	r2, #0
 80015b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015b8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80015bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80015d2:	4622      	mov	r2, r4
 80015d4:	462b      	mov	r3, r5
 80015d6:	f04f 0000 	mov.w	r0, #0
 80015da:	f04f 0100 	mov.w	r1, #0
 80015de:	0159      	lsls	r1, r3, #5
 80015e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015e4:	0150      	lsls	r0, r2, #5
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4621      	mov	r1, r4
 80015ec:	1a51      	subs	r1, r2, r1
 80015ee:	6439      	str	r1, [r7, #64]	@ 0x40
 80015f0:	4629      	mov	r1, r5
 80015f2:	eb63 0301 	sbc.w	r3, r3, r1
 80015f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	f04f 0300 	mov.w	r3, #0
 8001600:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001604:	4649      	mov	r1, r9
 8001606:	018b      	lsls	r3, r1, #6
 8001608:	4641      	mov	r1, r8
 800160a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800160e:	4641      	mov	r1, r8
 8001610:	018a      	lsls	r2, r1, #6
 8001612:	4641      	mov	r1, r8
 8001614:	1a51      	subs	r1, r2, r1
 8001616:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001618:	4649      	mov	r1, r9
 800161a:	eb63 0301 	sbc.w	r3, r3, r1
 800161e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800162c:	4649      	mov	r1, r9
 800162e:	00cb      	lsls	r3, r1, #3
 8001630:	4641      	mov	r1, r8
 8001632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001636:	4641      	mov	r1, r8
 8001638:	00ca      	lsls	r2, r1, #3
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	4603      	mov	r3, r0
 8001640:	4622      	mov	r2, r4
 8001642:	189b      	adds	r3, r3, r2
 8001644:	633b      	str	r3, [r7, #48]	@ 0x30
 8001646:	462b      	mov	r3, r5
 8001648:	460a      	mov	r2, r1
 800164a:	eb42 0303 	adc.w	r3, r2, r3
 800164e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	f04f 0300 	mov.w	r3, #0
 8001658:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800165c:	4629      	mov	r1, r5
 800165e:	024b      	lsls	r3, r1, #9
 8001660:	4621      	mov	r1, r4
 8001662:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001666:	4621      	mov	r1, r4
 8001668:	024a      	lsls	r2, r1, #9
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001672:	2200      	movs	r2, #0
 8001674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001678:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800167c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001680:	f7fe fe16 	bl	80002b0 <__aeabi_uldivmod>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4613      	mov	r3, r2
 800168a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800168e:	e067      	b.n	8001760 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001690:	4b75      	ldr	r3, [pc, #468]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	099b      	lsrs	r3, r3, #6
 8001696:	2200      	movs	r2, #0
 8001698:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800169c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016aa:	2300      	movs	r3, #0
 80016ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016ae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016b2:	4622      	mov	r2, r4
 80016b4:	462b      	mov	r3, r5
 80016b6:	f04f 0000 	mov.w	r0, #0
 80016ba:	f04f 0100 	mov.w	r1, #0
 80016be:	0159      	lsls	r1, r3, #5
 80016c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c4:	0150      	lsls	r0, r2, #5
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	4621      	mov	r1, r4
 80016cc:	1a51      	subs	r1, r2, r1
 80016ce:	62b9      	str	r1, [r7, #40]	@ 0x28
 80016d0:	4629      	mov	r1, r5
 80016d2:	eb63 0301 	sbc.w	r3, r3, r1
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80016e4:	4649      	mov	r1, r9
 80016e6:	018b      	lsls	r3, r1, #6
 80016e8:	4641      	mov	r1, r8
 80016ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016ee:	4641      	mov	r1, r8
 80016f0:	018a      	lsls	r2, r1, #6
 80016f2:	4641      	mov	r1, r8
 80016f4:	ebb2 0a01 	subs.w	sl, r2, r1
 80016f8:	4649      	mov	r1, r9
 80016fa:	eb63 0b01 	sbc.w	fp, r3, r1
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800170a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800170e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001712:	4692      	mov	sl, r2
 8001714:	469b      	mov	fp, r3
 8001716:	4623      	mov	r3, r4
 8001718:	eb1a 0303 	adds.w	r3, sl, r3
 800171c:	623b      	str	r3, [r7, #32]
 800171e:	462b      	mov	r3, r5
 8001720:	eb4b 0303 	adc.w	r3, fp, r3
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001732:	4629      	mov	r1, r5
 8001734:	028b      	lsls	r3, r1, #10
 8001736:	4621      	mov	r1, r4
 8001738:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800173c:	4621      	mov	r1, r4
 800173e:	028a      	lsls	r2, r1, #10
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001748:	2200      	movs	r2, #0
 800174a:	673b      	str	r3, [r7, #112]	@ 0x70
 800174c:	677a      	str	r2, [r7, #116]	@ 0x74
 800174e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001752:	f7fe fdad 	bl	80002b0 <__aeabi_uldivmod>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4613      	mov	r3, r2
 800175c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001760:	4b41      	ldr	r3, [pc, #260]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	0c1b      	lsrs	r3, r3, #16
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	3301      	adds	r3, #1
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001772:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001776:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800177a:	fbb2 f3f3 	udiv	r3, r2, r3
 800177e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001782:	e0eb      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001784:	4b38      	ldr	r3, [pc, #224]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800178c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001790:	4b35      	ldr	r3, [pc, #212]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d06b      	beq.n	8001874 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800179c:	4b32      	ldr	r3, [pc, #200]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x354>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	099b      	lsrs	r3, r3, #6
 80017a2:	2200      	movs	r2, #0
 80017a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80017b0:	2300      	movs	r3, #0
 80017b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80017b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80017b8:	4622      	mov	r2, r4
 80017ba:	462b      	mov	r3, r5
 80017bc:	f04f 0000 	mov.w	r0, #0
 80017c0:	f04f 0100 	mov.w	r1, #0
 80017c4:	0159      	lsls	r1, r3, #5
 80017c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ca:	0150      	lsls	r0, r2, #5
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4621      	mov	r1, r4
 80017d2:	1a51      	subs	r1, r2, r1
 80017d4:	61b9      	str	r1, [r7, #24]
 80017d6:	4629      	mov	r1, r5
 80017d8:	eb63 0301 	sbc.w	r3, r3, r1
 80017dc:	61fb      	str	r3, [r7, #28]
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	f04f 0300 	mov.w	r3, #0
 80017e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80017ea:	4659      	mov	r1, fp
 80017ec:	018b      	lsls	r3, r1, #6
 80017ee:	4651      	mov	r1, sl
 80017f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017f4:	4651      	mov	r1, sl
 80017f6:	018a      	lsls	r2, r1, #6
 80017f8:	4651      	mov	r1, sl
 80017fa:	ebb2 0801 	subs.w	r8, r2, r1
 80017fe:	4659      	mov	r1, fp
 8001800:	eb63 0901 	sbc.w	r9, r3, r1
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001810:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001814:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001818:	4690      	mov	r8, r2
 800181a:	4699      	mov	r9, r3
 800181c:	4623      	mov	r3, r4
 800181e:	eb18 0303 	adds.w	r3, r8, r3
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	462b      	mov	r3, r5
 8001826:	eb49 0303 	adc.w	r3, r9, r3
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001838:	4629      	mov	r1, r5
 800183a:	024b      	lsls	r3, r1, #9
 800183c:	4621      	mov	r1, r4
 800183e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001842:	4621      	mov	r1, r4
 8001844:	024a      	lsls	r2, r1, #9
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800184e:	2200      	movs	r2, #0
 8001850:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001852:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001854:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001858:	f7fe fd2a 	bl	80002b0 <__aeabi_uldivmod>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4613      	mov	r3, r2
 8001862:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001866:	e065      	b.n	8001934 <HAL_RCC_GetSysClockFreq+0x420>
 8001868:	40023800 	.word	0x40023800
 800186c:	00f42400 	.word	0x00f42400
 8001870:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001874:	4b3d      	ldr	r3, [pc, #244]	@ (800196c <HAL_RCC_GetSysClockFreq+0x458>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	099b      	lsrs	r3, r3, #6
 800187a:	2200      	movs	r2, #0
 800187c:	4618      	mov	r0, r3
 800187e:	4611      	mov	r1, r2
 8001880:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001884:	653b      	str	r3, [r7, #80]	@ 0x50
 8001886:	2300      	movs	r3, #0
 8001888:	657b      	str	r3, [r7, #84]	@ 0x54
 800188a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800188e:	4642      	mov	r2, r8
 8001890:	464b      	mov	r3, r9
 8001892:	f04f 0000 	mov.w	r0, #0
 8001896:	f04f 0100 	mov.w	r1, #0
 800189a:	0159      	lsls	r1, r3, #5
 800189c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018a0:	0150      	lsls	r0, r2, #5
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4641      	mov	r1, r8
 80018a8:	1a51      	subs	r1, r2, r1
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	4649      	mov	r1, r9
 80018ae:	eb63 0301 	sbc.w	r3, r3, r1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018c0:	4659      	mov	r1, fp
 80018c2:	018b      	lsls	r3, r1, #6
 80018c4:	4651      	mov	r1, sl
 80018c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018ca:	4651      	mov	r1, sl
 80018cc:	018a      	lsls	r2, r1, #6
 80018ce:	4651      	mov	r1, sl
 80018d0:	1a54      	subs	r4, r2, r1
 80018d2:	4659      	mov	r1, fp
 80018d4:	eb63 0501 	sbc.w	r5, r3, r1
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	f04f 0300 	mov.w	r3, #0
 80018e0:	00eb      	lsls	r3, r5, #3
 80018e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018e6:	00e2      	lsls	r2, r4, #3
 80018e8:	4614      	mov	r4, r2
 80018ea:	461d      	mov	r5, r3
 80018ec:	4643      	mov	r3, r8
 80018ee:	18e3      	adds	r3, r4, r3
 80018f0:	603b      	str	r3, [r7, #0]
 80018f2:	464b      	mov	r3, r9
 80018f4:	eb45 0303 	adc.w	r3, r5, r3
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001906:	4629      	mov	r1, r5
 8001908:	028b      	lsls	r3, r1, #10
 800190a:	4621      	mov	r1, r4
 800190c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001910:	4621      	mov	r1, r4
 8001912:	028a      	lsls	r2, r1, #10
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800191c:	2200      	movs	r2, #0
 800191e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001920:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001922:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001926:	f7fe fcc3 	bl	80002b0 <__aeabi_uldivmod>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4613      	mov	r3, r2
 8001930:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <HAL_RCC_GetSysClockFreq+0x458>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	0f1b      	lsrs	r3, r3, #28
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001942:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001946:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800194a:	fbb2 f3f3 	udiv	r3, r2, r3
 800194e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001952:	e003      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001954:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001956:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800195a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800195c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001960:	4618      	mov	r0, r3
 8001962:	37b8      	adds	r7, #184	@ 0xb8
 8001964:	46bd      	mov	sp, r7
 8001966:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800
 8001970:	00f42400 	.word	0x00f42400

08001974 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e28d      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 8083 	beq.w	8001a9a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001994:	4b94      	ldr	r3, [pc, #592]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 030c 	and.w	r3, r3, #12
 800199c:	2b04      	cmp	r3, #4
 800199e:	d019      	beq.n	80019d4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019a0:	4b91      	ldr	r3, [pc, #580]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f003 030c 	and.w	r3, r3, #12
        || \
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d106      	bne.n	80019ba <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019ac:	4b8e      	ldr	r3, [pc, #568]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019b8:	d00c      	beq.n	80019d4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ba:	4b8b      	ldr	r3, [pc, #556]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d112      	bne.n	80019ec <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c6:	4b88      	ldr	r3, [pc, #544]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019d2:	d10b      	bne.n	80019ec <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d4:	4b84      	ldr	r3, [pc, #528]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d05b      	beq.n	8001a98 <HAL_RCC_OscConfig+0x124>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d157      	bne.n	8001a98 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e25a      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019f4:	d106      	bne.n	8001a04 <HAL_RCC_OscConfig+0x90>
 80019f6:	4b7c      	ldr	r3, [pc, #496]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a7b      	ldr	r2, [pc, #492]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 80019fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e01d      	b.n	8001a40 <HAL_RCC_OscConfig+0xcc>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0xb4>
 8001a0e:	4b76      	ldr	r3, [pc, #472]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a75      	ldr	r2, [pc, #468]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	4b73      	ldr	r3, [pc, #460]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a72      	ldr	r2, [pc, #456]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e00b      	b.n	8001a40 <HAL_RCC_OscConfig+0xcc>
 8001a28:	4b6f      	ldr	r3, [pc, #444]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a6e      	ldr	r2, [pc, #440]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	4b6c      	ldr	r3, [pc, #432]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a6b      	ldr	r2, [pc, #428]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d013      	beq.n	8001a70 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a48:	f7ff f97c 	bl	8000d44 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff f978 	bl	8000d44 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b64      	cmp	r3, #100	@ 0x64
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e21f      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a62:	4b61      	ldr	r3, [pc, #388]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0f0      	beq.n	8001a50 <HAL_RCC_OscConfig+0xdc>
 8001a6e:	e014      	b.n	8001a9a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a70:	f7ff f968 	bl	8000d44 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a78:	f7ff f964 	bl	8000d44 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b64      	cmp	r3, #100	@ 0x64
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e20b      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a8a:	4b57      	ldr	r3, [pc, #348]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f0      	bne.n	8001a78 <HAL_RCC_OscConfig+0x104>
 8001a96:	e000      	b.n	8001a9a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d06f      	beq.n	8001b86 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001aa6:	4b50      	ldr	r3, [pc, #320]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d017      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ab2:	4b4d      	ldr	r3, [pc, #308]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 030c 	and.w	r3, r3, #12
        || \
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d105      	bne.n	8001aca <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001abe:	4b4a      	ldr	r3, [pc, #296]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00b      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aca:	4b47      	ldr	r3, [pc, #284]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ad2:	2b0c      	cmp	r3, #12
 8001ad4:	d11c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad6:	4b44      	ldr	r3, [pc, #272]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d116      	bne.n	8001b10 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae2:	4b41      	ldr	r3, [pc, #260]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d005      	beq.n	8001afa <HAL_RCC_OscConfig+0x186>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d001      	beq.n	8001afa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e1d3      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001afa:	4b3b      	ldr	r3, [pc, #236]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4937      	ldr	r1, [pc, #220]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0e:	e03a      	b.n	8001b86 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b18:	4b34      	ldr	r3, [pc, #208]	@ (8001bec <HAL_RCC_OscConfig+0x278>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1e:	f7ff f911 	bl	8000d44 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b26:	f7ff f90d 	bl	8000d44 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e1b4      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b38:	4b2b      	ldr	r3, [pc, #172]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0f0      	beq.n	8001b26 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b44:	4b28      	ldr	r3, [pc, #160]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4925      	ldr	r1, [pc, #148]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	600b      	str	r3, [r1, #0]
 8001b58:	e015      	b.n	8001b86 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b5a:	4b24      	ldr	r3, [pc, #144]	@ (8001bec <HAL_RCC_OscConfig+0x278>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b60:	f7ff f8f0 	bl	8000d44 <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b68:	f7ff f8ec 	bl	8000d44 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e193      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1f0      	bne.n	8001b68 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d036      	beq.n	8001c00 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d016      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <HAL_RCC_OscConfig+0x27c>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba0:	f7ff f8d0 	bl	8000d44 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba8:	f7ff f8cc 	bl	8000d44 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e173      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x234>
 8001bc6:	e01b      	b.n	8001c00 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <HAL_RCC_OscConfig+0x27c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bce:	f7ff f8b9 	bl	8000d44 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd4:	e00e      	b.n	8001bf4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd6:	f7ff f8b5 	bl	8000d44 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d907      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e15c      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
 8001be8:	40023800 	.word	0x40023800
 8001bec:	42470000 	.word	0x42470000
 8001bf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	4b8a      	ldr	r3, [pc, #552]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1ea      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8097 	beq.w	8001d3c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c12:	4b83      	ldr	r3, [pc, #524]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10f      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	4b7f      	ldr	r3, [pc, #508]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a7e      	ldr	r2, [pc, #504]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3e:	4b79      	ldr	r3, [pc, #484]	@ (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d118      	bne.n	8001c7c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c4a:	4b76      	ldr	r3, [pc, #472]	@ (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a75      	ldr	r2, [pc, #468]	@ (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c56:	f7ff f875 	bl	8000d44 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5e:	f7ff f871 	bl	8000d44 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e118      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c70:	4b6c      	ldr	r3, [pc, #432]	@ (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x31e>
 8001c84:	4b66      	ldr	r3, [pc, #408]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c88:	4a65      	ldr	r2, [pc, #404]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c90:	e01c      	b.n	8001ccc <HAL_RCC_OscConfig+0x358>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b05      	cmp	r3, #5
 8001c98:	d10c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x340>
 8001c9a:	4b61      	ldr	r3, [pc, #388]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c9e:	4a60      	ldr	r2, [pc, #384]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ca6:	4b5e      	ldr	r3, [pc, #376]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001caa:	4a5d      	ldr	r2, [pc, #372]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cb2:	e00b      	b.n	8001ccc <HAL_RCC_OscConfig+0x358>
 8001cb4:	4b5a      	ldr	r3, [pc, #360]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb8:	4a59      	ldr	r2, [pc, #356]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cc0:	4b57      	ldr	r3, [pc, #348]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc4:	4a56      	ldr	r2, [pc, #344]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cc6:	f023 0304 	bic.w	r3, r3, #4
 8001cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d015      	beq.n	8001d00 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd4:	f7ff f836 	bl	8000d44 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f7ff f832 	bl	8000d44 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e0d7      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf2:	4b4b      	ldr	r3, [pc, #300]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0ee      	beq.n	8001cdc <HAL_RCC_OscConfig+0x368>
 8001cfe:	e014      	b.n	8001d2a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d00:	f7ff f820 	bl	8000d44 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f7ff f81c 	bl	8000d44 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e0c1      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1e:	4b40      	ldr	r3, [pc, #256]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1ee      	bne.n	8001d08 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d105      	bne.n	8001d3c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d30:	4b3b      	ldr	r3, [pc, #236]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	4a3a      	ldr	r2, [pc, #232]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80ad 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d46:	4b36      	ldr	r3, [pc, #216]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d060      	beq.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d145      	bne.n	8001de6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5a:	4b33      	ldr	r3, [pc, #204]	@ (8001e28 <HAL_RCC_OscConfig+0x4b4>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d60:	f7fe fff0 	bl	8000d44 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d68:	f7fe ffec 	bl	8000d44 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e093      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7a:	4b29      	ldr	r3, [pc, #164]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69da      	ldr	r2, [r3, #28]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	019b      	lsls	r3, r3, #6
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9c:	085b      	lsrs	r3, r3, #1
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	041b      	lsls	r3, r3, #16
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da8:	061b      	lsls	r3, r3, #24
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	071b      	lsls	r3, r3, #28
 8001db2:	491b      	ldr	r1, [pc, #108]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e28 <HAL_RCC_OscConfig+0x4b4>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dbe:	f7fe ffc1 	bl	8000d44 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc6:	f7fe ffbd 	bl	8000d44 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e064      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x452>
 8001de4:	e05c      	b.n	8001ea0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de6:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <HAL_RCC_OscConfig+0x4b4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dec:	f7fe ffaa 	bl	8000d44 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df4:	f7fe ffa6 	bl	8000d44 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e04d      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f0      	bne.n	8001df4 <HAL_RCC_OscConfig+0x480>
 8001e12:	e045      	b.n	8001ea0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d107      	bne.n	8001e2c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e040      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40007000 	.word	0x40007000
 8001e28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <HAL_RCC_OscConfig+0x538>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d030      	beq.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d129      	bne.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d122      	bne.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d119      	bne.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e72:	085b      	lsrs	r3, r3, #1
 8001e74:	3b01      	subs	r3, #1
 8001e76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d10f      	bne.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d107      	bne.n	8001e9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800

08001eb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e041      	b.n	8001f46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d106      	bne.n	8001edc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f839 	bl	8001f4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3304      	adds	r3, #4
 8001eec:	4619      	mov	r1, r3
 8001eee:	4610      	mov	r0, r2
 8001ef0:	f000 f9c0 	bl	8002274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d001      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e04e      	b.n	800201a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68da      	ldr	r2, [r3, #12]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f042 0201 	orr.w	r2, r2, #1
 8001f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a23      	ldr	r2, [pc, #140]	@ (8002028 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d022      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fa6:	d01d      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a1f      	ldr	r2, [pc, #124]	@ (800202c <HAL_TIM_Base_Start_IT+0xc8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d018      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8002030 <HAL_TIM_Base_Start_IT+0xcc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d013      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002034 <HAL_TIM_Base_Start_IT+0xd0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00e      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a1b      	ldr	r2, [pc, #108]	@ (8002038 <HAL_TIM_Base_Start_IT+0xd4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a19      	ldr	r2, [pc, #100]	@ (800203c <HAL_TIM_Base_Start_IT+0xd8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d004      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0x80>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a18      	ldr	r2, [pc, #96]	@ (8002040 <HAL_TIM_Base_Start_IT+0xdc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d111      	bne.n	8002008 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b06      	cmp	r3, #6
 8001ff4:	d010      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f042 0201 	orr.w	r2, r2, #1
 8002004:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002006:	e007      	b.n	8002018 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40010000 	.word	0x40010000
 800202c:	40000400 	.word	0x40000400
 8002030:	40000800 	.word	0x40000800
 8002034:	40000c00 	.word	0x40000c00
 8002038:	40010400 	.word	0x40010400
 800203c:	40014000 	.word	0x40014000
 8002040:	40001800 	.word	0x40001800

08002044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d020      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d01b      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f06f 0202 	mvn.w	r2, #2
 8002078:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2201      	movs	r2, #1
 800207e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f8d2 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 8002094:	e005      	b.n	80020a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f8c4 	bl	8002224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f8d5 	bl	800224c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d020      	beq.n	80020f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d01b      	beq.n	80020f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0204 	mvn.w	r2, #4
 80020c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2202      	movs	r2, #2
 80020ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f8ac 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f89e 	bl	8002224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f8af 	bl	800224c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d020      	beq.n	8002140 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01b      	beq.n	8002140 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f06f 0208 	mvn.w	r2, #8
 8002110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2204      	movs	r2, #4
 8002116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f886 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 800212c:	e005      	b.n	800213a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f878 	bl	8002224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f889 	bl	800224c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b00      	cmp	r3, #0
 8002148:	d020      	beq.n	800218c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f003 0310 	and.w	r3, r3, #16
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01b      	beq.n	800218c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0210 	mvn.w	r2, #16
 800215c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2208      	movs	r2, #8
 8002162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f860 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 8002178:	e005      	b.n	8002186 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f852 	bl	8002224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f863 	bl	800224c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00c      	beq.n	80021b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d007      	beq.n	80021b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0201 	mvn.w	r2, #1
 80021a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fb90 	bl	80008d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00c      	beq.n	80021d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d007      	beq.n	80021d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80021cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f900 	bl	80023d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00c      	beq.n	80021f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d007      	beq.n	80021f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f834 	bl	8002260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	f003 0320 	and.w	r3, r3, #32
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00c      	beq.n	800221c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f003 0320 	and.w	r3, r3, #32
 8002208:	2b00      	cmp	r3, #0
 800220a:	d007      	beq.n	800221c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f06f 0220 	mvn.w	r2, #32
 8002214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8d2 	bl	80023c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a43      	ldr	r2, [pc, #268]	@ (8002394 <TIM_Base_SetConfig+0x120>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d013      	beq.n	80022b4 <TIM_Base_SetConfig+0x40>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002292:	d00f      	beq.n	80022b4 <TIM_Base_SetConfig+0x40>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a40      	ldr	r2, [pc, #256]	@ (8002398 <TIM_Base_SetConfig+0x124>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d00b      	beq.n	80022b4 <TIM_Base_SetConfig+0x40>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a3f      	ldr	r2, [pc, #252]	@ (800239c <TIM_Base_SetConfig+0x128>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d007      	beq.n	80022b4 <TIM_Base_SetConfig+0x40>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a3e      	ldr	r2, [pc, #248]	@ (80023a0 <TIM_Base_SetConfig+0x12c>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d003      	beq.n	80022b4 <TIM_Base_SetConfig+0x40>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a3d      	ldr	r2, [pc, #244]	@ (80023a4 <TIM_Base_SetConfig+0x130>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d108      	bne.n	80022c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a32      	ldr	r2, [pc, #200]	@ (8002394 <TIM_Base_SetConfig+0x120>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d02b      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022d4:	d027      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002398 <TIM_Base_SetConfig+0x124>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d023      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a2e      	ldr	r2, [pc, #184]	@ (800239c <TIM_Base_SetConfig+0x128>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d01f      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a2d      	ldr	r2, [pc, #180]	@ (80023a0 <TIM_Base_SetConfig+0x12c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d01b      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a2c      	ldr	r2, [pc, #176]	@ (80023a4 <TIM_Base_SetConfig+0x130>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d017      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a2b      	ldr	r2, [pc, #172]	@ (80023a8 <TIM_Base_SetConfig+0x134>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d013      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a2a      	ldr	r2, [pc, #168]	@ (80023ac <TIM_Base_SetConfig+0x138>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d00f      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a29      	ldr	r2, [pc, #164]	@ (80023b0 <TIM_Base_SetConfig+0x13c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00b      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a28      	ldr	r2, [pc, #160]	@ (80023b4 <TIM_Base_SetConfig+0x140>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a27      	ldr	r2, [pc, #156]	@ (80023b8 <TIM_Base_SetConfig+0x144>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d003      	beq.n	8002326 <TIM_Base_SetConfig+0xb2>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a26      	ldr	r2, [pc, #152]	@ (80023bc <TIM_Base_SetConfig+0x148>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d108      	bne.n	8002338 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800232c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a0e      	ldr	r2, [pc, #56]	@ (8002394 <TIM_Base_SetConfig+0x120>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d003      	beq.n	8002366 <TIM_Base_SetConfig+0xf2>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a10      	ldr	r2, [pc, #64]	@ (80023a4 <TIM_Base_SetConfig+0x130>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d103      	bne.n	800236e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	691a      	ldr	r2, [r3, #16]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f043 0204 	orr.w	r2, r3, #4
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	601a      	str	r2, [r3, #0]
}
 8002386:	bf00      	nop
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40010000 	.word	0x40010000
 8002398:	40000400 	.word	0x40000400
 800239c:	40000800 	.word	0x40000800
 80023a0:	40000c00 	.word	0x40000c00
 80023a4:	40010400 	.word	0x40010400
 80023a8:	40014000 	.word	0x40014000
 80023ac:	40014400 	.word	0x40014400
 80023b0:	40014800 	.word	0x40014800
 80023b4:	40001800 	.word	0x40001800
 80023b8:	40001c00 	.word	0x40001c00
 80023bc:	40002000 	.word	0x40002000

080023c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e042      	b.n	8002480 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7fe faa2 	bl	8000958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2224      	movs	r2, #36	@ 0x24
 8002418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800242a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f82b 	bl	8002488 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68da      	ldr	r2, [r3, #12]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2220      	movs	r2, #32
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800248c:	b0c0      	sub	sp, #256	@ 0x100
 800248e:	af00      	add	r7, sp, #0
 8002490:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a4:	68d9      	ldr	r1, [r3, #12]
 80024a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	ea40 0301 	orr.w	r3, r0, r1
 80024b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	431a      	orrs	r2, r3
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80024d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80024e0:	f021 010c 	bic.w	r1, r1, #12
 80024e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80024ee:	430b      	orrs	r3, r1
 80024f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80024fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002502:	6999      	ldr	r1, [r3, #24]
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	ea40 0301 	orr.w	r3, r0, r1
 800250e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b8f      	ldr	r3, [pc, #572]	@ (8002754 <UART_SetConfig+0x2cc>)
 8002518:	429a      	cmp	r2, r3
 800251a:	d005      	beq.n	8002528 <UART_SetConfig+0xa0>
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	4b8d      	ldr	r3, [pc, #564]	@ (8002758 <UART_SetConfig+0x2d0>)
 8002524:	429a      	cmp	r2, r3
 8002526:	d104      	bne.n	8002532 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002528:	f7fe ffae 	bl	8001488 <HAL_RCC_GetPCLK2Freq>
 800252c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002530:	e003      	b.n	800253a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002532:	f7fe ff95 	bl	8001460 <HAL_RCC_GetPCLK1Freq>
 8002536:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800253a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002544:	f040 810c 	bne.w	8002760 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800254c:	2200      	movs	r2, #0
 800254e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002552:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002556:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800255a:	4622      	mov	r2, r4
 800255c:	462b      	mov	r3, r5
 800255e:	1891      	adds	r1, r2, r2
 8002560:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002562:	415b      	adcs	r3, r3
 8002564:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002566:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800256a:	4621      	mov	r1, r4
 800256c:	eb12 0801 	adds.w	r8, r2, r1
 8002570:	4629      	mov	r1, r5
 8002572:	eb43 0901 	adc.w	r9, r3, r1
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	f04f 0300 	mov.w	r3, #0
 800257e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002582:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002586:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800258a:	4690      	mov	r8, r2
 800258c:	4699      	mov	r9, r3
 800258e:	4623      	mov	r3, r4
 8002590:	eb18 0303 	adds.w	r3, r8, r3
 8002594:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002598:	462b      	mov	r3, r5
 800259a:	eb49 0303 	adc.w	r3, r9, r3
 800259e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025b6:	460b      	mov	r3, r1
 80025b8:	18db      	adds	r3, r3, r3
 80025ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80025bc:	4613      	mov	r3, r2
 80025be:	eb42 0303 	adc.w	r3, r2, r3
 80025c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80025c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80025cc:	f7fd fe70 	bl	80002b0 <__aeabi_uldivmod>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4b61      	ldr	r3, [pc, #388]	@ (800275c <UART_SetConfig+0x2d4>)
 80025d6:	fba3 2302 	umull	r2, r3, r3, r2
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	011c      	lsls	r4, r3, #4
 80025de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025e2:	2200      	movs	r2, #0
 80025e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80025ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80025f0:	4642      	mov	r2, r8
 80025f2:	464b      	mov	r3, r9
 80025f4:	1891      	adds	r1, r2, r2
 80025f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80025f8:	415b      	adcs	r3, r3
 80025fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002600:	4641      	mov	r1, r8
 8002602:	eb12 0a01 	adds.w	sl, r2, r1
 8002606:	4649      	mov	r1, r9
 8002608:	eb43 0b01 	adc.w	fp, r3, r1
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002618:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800261c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002620:	4692      	mov	sl, r2
 8002622:	469b      	mov	fp, r3
 8002624:	4643      	mov	r3, r8
 8002626:	eb1a 0303 	adds.w	r3, sl, r3
 800262a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800262e:	464b      	mov	r3, r9
 8002630:	eb4b 0303 	adc.w	r3, fp, r3
 8002634:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002644:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002648:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800264c:	460b      	mov	r3, r1
 800264e:	18db      	adds	r3, r3, r3
 8002650:	643b      	str	r3, [r7, #64]	@ 0x40
 8002652:	4613      	mov	r3, r2
 8002654:	eb42 0303 	adc.w	r3, r2, r3
 8002658:	647b      	str	r3, [r7, #68]	@ 0x44
 800265a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800265e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002662:	f7fd fe25 	bl	80002b0 <__aeabi_uldivmod>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	4611      	mov	r1, r2
 800266c:	4b3b      	ldr	r3, [pc, #236]	@ (800275c <UART_SetConfig+0x2d4>)
 800266e:	fba3 2301 	umull	r2, r3, r3, r1
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	2264      	movs	r2, #100	@ 0x64
 8002676:	fb02 f303 	mul.w	r3, r2, r3
 800267a:	1acb      	subs	r3, r1, r3
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002682:	4b36      	ldr	r3, [pc, #216]	@ (800275c <UART_SetConfig+0x2d4>)
 8002684:	fba3 2302 	umull	r2, r3, r3, r2
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002690:	441c      	add	r4, r3
 8002692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002696:	2200      	movs	r2, #0
 8002698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800269c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026a4:	4642      	mov	r2, r8
 80026a6:	464b      	mov	r3, r9
 80026a8:	1891      	adds	r1, r2, r2
 80026aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026ac:	415b      	adcs	r3, r3
 80026ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026b4:	4641      	mov	r1, r8
 80026b6:	1851      	adds	r1, r2, r1
 80026b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80026ba:	4649      	mov	r1, r9
 80026bc:	414b      	adcs	r3, r1
 80026be:	637b      	str	r3, [r7, #52]	@ 0x34
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026cc:	4659      	mov	r1, fp
 80026ce:	00cb      	lsls	r3, r1, #3
 80026d0:	4651      	mov	r1, sl
 80026d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026d6:	4651      	mov	r1, sl
 80026d8:	00ca      	lsls	r2, r1, #3
 80026da:	4610      	mov	r0, r2
 80026dc:	4619      	mov	r1, r3
 80026de:	4603      	mov	r3, r0
 80026e0:	4642      	mov	r2, r8
 80026e2:	189b      	adds	r3, r3, r2
 80026e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026e8:	464b      	mov	r3, r9
 80026ea:	460a      	mov	r2, r1
 80026ec:	eb42 0303 	adc.w	r3, r2, r3
 80026f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80026f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002700:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002704:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002708:	460b      	mov	r3, r1
 800270a:	18db      	adds	r3, r3, r3
 800270c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800270e:	4613      	mov	r3, r2
 8002710:	eb42 0303 	adc.w	r3, r2, r3
 8002714:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002716:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800271a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800271e:	f7fd fdc7 	bl	80002b0 <__aeabi_uldivmod>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <UART_SetConfig+0x2d4>)
 8002728:	fba3 1302 	umull	r1, r3, r3, r2
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	2164      	movs	r1, #100	@ 0x64
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	3332      	adds	r3, #50	@ 0x32
 800273a:	4a08      	ldr	r2, [pc, #32]	@ (800275c <UART_SetConfig+0x2d4>)
 800273c:	fba2 2303 	umull	r2, r3, r2, r3
 8002740:	095b      	lsrs	r3, r3, #5
 8002742:	f003 0207 	and.w	r2, r3, #7
 8002746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4422      	add	r2, r4
 800274e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002750:	e106      	b.n	8002960 <UART_SetConfig+0x4d8>
 8002752:	bf00      	nop
 8002754:	40011000 	.word	0x40011000
 8002758:	40011400 	.word	0x40011400
 800275c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002760:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002764:	2200      	movs	r2, #0
 8002766:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800276a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800276e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002772:	4642      	mov	r2, r8
 8002774:	464b      	mov	r3, r9
 8002776:	1891      	adds	r1, r2, r2
 8002778:	6239      	str	r1, [r7, #32]
 800277a:	415b      	adcs	r3, r3
 800277c:	627b      	str	r3, [r7, #36]	@ 0x24
 800277e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002782:	4641      	mov	r1, r8
 8002784:	1854      	adds	r4, r2, r1
 8002786:	4649      	mov	r1, r9
 8002788:	eb43 0501 	adc.w	r5, r3, r1
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	00eb      	lsls	r3, r5, #3
 8002796:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800279a:	00e2      	lsls	r2, r4, #3
 800279c:	4614      	mov	r4, r2
 800279e:	461d      	mov	r5, r3
 80027a0:	4643      	mov	r3, r8
 80027a2:	18e3      	adds	r3, r4, r3
 80027a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027a8:	464b      	mov	r3, r9
 80027aa:	eb45 0303 	adc.w	r3, r5, r3
 80027ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027c2:	f04f 0200 	mov.w	r2, #0
 80027c6:	f04f 0300 	mov.w	r3, #0
 80027ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80027ce:	4629      	mov	r1, r5
 80027d0:	008b      	lsls	r3, r1, #2
 80027d2:	4621      	mov	r1, r4
 80027d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027d8:	4621      	mov	r1, r4
 80027da:	008a      	lsls	r2, r1, #2
 80027dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80027e0:	f7fd fd66 	bl	80002b0 <__aeabi_uldivmod>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4b60      	ldr	r3, [pc, #384]	@ (800296c <UART_SetConfig+0x4e4>)
 80027ea:	fba3 2302 	umull	r2, r3, r3, r2
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	011c      	lsls	r4, r3, #4
 80027f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027f6:	2200      	movs	r2, #0
 80027f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80027fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002800:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002804:	4642      	mov	r2, r8
 8002806:	464b      	mov	r3, r9
 8002808:	1891      	adds	r1, r2, r2
 800280a:	61b9      	str	r1, [r7, #24]
 800280c:	415b      	adcs	r3, r3
 800280e:	61fb      	str	r3, [r7, #28]
 8002810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002814:	4641      	mov	r1, r8
 8002816:	1851      	adds	r1, r2, r1
 8002818:	6139      	str	r1, [r7, #16]
 800281a:	4649      	mov	r1, r9
 800281c:	414b      	adcs	r3, r1
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	f04f 0200 	mov.w	r2, #0
 8002824:	f04f 0300 	mov.w	r3, #0
 8002828:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800282c:	4659      	mov	r1, fp
 800282e:	00cb      	lsls	r3, r1, #3
 8002830:	4651      	mov	r1, sl
 8002832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002836:	4651      	mov	r1, sl
 8002838:	00ca      	lsls	r2, r1, #3
 800283a:	4610      	mov	r0, r2
 800283c:	4619      	mov	r1, r3
 800283e:	4603      	mov	r3, r0
 8002840:	4642      	mov	r2, r8
 8002842:	189b      	adds	r3, r3, r2
 8002844:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002848:	464b      	mov	r3, r9
 800284a:	460a      	mov	r2, r1
 800284c:	eb42 0303 	adc.w	r3, r2, r3
 8002850:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800285e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800286c:	4649      	mov	r1, r9
 800286e:	008b      	lsls	r3, r1, #2
 8002870:	4641      	mov	r1, r8
 8002872:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002876:	4641      	mov	r1, r8
 8002878:	008a      	lsls	r2, r1, #2
 800287a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800287e:	f7fd fd17 	bl	80002b0 <__aeabi_uldivmod>
 8002882:	4602      	mov	r2, r0
 8002884:	460b      	mov	r3, r1
 8002886:	4611      	mov	r1, r2
 8002888:	4b38      	ldr	r3, [pc, #224]	@ (800296c <UART_SetConfig+0x4e4>)
 800288a:	fba3 2301 	umull	r2, r3, r3, r1
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	2264      	movs	r2, #100	@ 0x64
 8002892:	fb02 f303 	mul.w	r3, r2, r3
 8002896:	1acb      	subs	r3, r1, r3
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	3332      	adds	r3, #50	@ 0x32
 800289c:	4a33      	ldr	r2, [pc, #204]	@ (800296c <UART_SetConfig+0x4e4>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028a8:	441c      	add	r4, r3
 80028aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028ae:	2200      	movs	r2, #0
 80028b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80028b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80028b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028b8:	4642      	mov	r2, r8
 80028ba:	464b      	mov	r3, r9
 80028bc:	1891      	adds	r1, r2, r2
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	415b      	adcs	r3, r3
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028c8:	4641      	mov	r1, r8
 80028ca:	1851      	adds	r1, r2, r1
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	4649      	mov	r1, r9
 80028d0:	414b      	adcs	r3, r1
 80028d2:	607b      	str	r3, [r7, #4]
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028e0:	4659      	mov	r1, fp
 80028e2:	00cb      	lsls	r3, r1, #3
 80028e4:	4651      	mov	r1, sl
 80028e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028ea:	4651      	mov	r1, sl
 80028ec:	00ca      	lsls	r2, r1, #3
 80028ee:	4610      	mov	r0, r2
 80028f0:	4619      	mov	r1, r3
 80028f2:	4603      	mov	r3, r0
 80028f4:	4642      	mov	r2, r8
 80028f6:	189b      	adds	r3, r3, r2
 80028f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028fa:	464b      	mov	r3, r9
 80028fc:	460a      	mov	r2, r1
 80028fe:	eb42 0303 	adc.w	r3, r2, r3
 8002902:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	663b      	str	r3, [r7, #96]	@ 0x60
 800290e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800291c:	4649      	mov	r1, r9
 800291e:	008b      	lsls	r3, r1, #2
 8002920:	4641      	mov	r1, r8
 8002922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002926:	4641      	mov	r1, r8
 8002928:	008a      	lsls	r2, r1, #2
 800292a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800292e:	f7fd fcbf 	bl	80002b0 <__aeabi_uldivmod>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	4b0d      	ldr	r3, [pc, #52]	@ (800296c <UART_SetConfig+0x4e4>)
 8002938:	fba3 1302 	umull	r1, r3, r3, r2
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	2164      	movs	r1, #100	@ 0x64
 8002940:	fb01 f303 	mul.w	r3, r1, r3
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	3332      	adds	r3, #50	@ 0x32
 800294a:	4a08      	ldr	r2, [pc, #32]	@ (800296c <UART_SetConfig+0x4e4>)
 800294c:	fba2 2303 	umull	r2, r3, r2, r3
 8002950:	095b      	lsrs	r3, r3, #5
 8002952:	f003 020f 	and.w	r2, r3, #15
 8002956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4422      	add	r2, r4
 800295e:	609a      	str	r2, [r3, #8]
}
 8002960:	bf00      	nop
 8002962:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002966:	46bd      	mov	sp, r7
 8002968:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800296c:	51eb851f 	.word	0x51eb851f

08002970 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002974:	4b05      	ldr	r3, [pc, #20]	@ (800298c <SysTick_Handler+0x1c>)
 8002976:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002978:	f001 fc80 	bl	800427c <xTaskGetSchedulerState>
 800297c:	4603      	mov	r3, r0
 800297e:	2b01      	cmp	r3, #1
 8002980:	d001      	beq.n	8002986 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002982:	f002 fa79 	bl	8004e78 <xPortSysTickHandler>
  }
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	e000e010 	.word	0xe000e010

08002990 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4a07      	ldr	r2, [pc, #28]	@ (80029bc <vApplicationGetIdleTaskMemory+0x2c>)
 80029a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	4a06      	ldr	r2, [pc, #24]	@ (80029c0 <vApplicationGetIdleTaskMemory+0x30>)
 80029a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2280      	movs	r2, #128	@ 0x80
 80029ac:	601a      	str	r2, [r3, #0]
}
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20000120 	.word	0x20000120
 80029c0:	2000017c 	.word	0x2000017c

080029c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4a07      	ldr	r2, [pc, #28]	@ (80029f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80029d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <vApplicationGetTimerTaskMemory+0x30>)
 80029da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029e2:	601a      	str	r2, [r3, #0]
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	2000037c 	.word	0x2000037c
 80029f4:	200003d8 	.word	0x200003d8

080029f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f103 0208 	add.w	r2, r3, #8
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f103 0208 	add.w	r2, r3, #8
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f103 0208 	add.w	r2, r3, #8
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a52:	b480      	push	{r7}
 8002a54:	b085      	sub	sp, #20
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	601a      	str	r2, [r3, #0]
}
 8002a8e:	bf00      	nop
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b085      	sub	sp, #20
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
 8002aa2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ab0:	d103      	bne.n	8002aba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	e00c      	b.n	8002ad4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3308      	adds	r3, #8
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	e002      	b.n	8002ac8 <vListInsert+0x2e>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d2f6      	bcs.n	8002ac2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	601a      	str	r2, [r3, #0]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	6892      	ldr	r2, [r2, #8]
 8002b22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6852      	ldr	r2, [r2, #4]
 8002b2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d103      	bne.n	8002b40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	1e5a      	subs	r2, r3, #1
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b78:	f383 8811 	msr	BASEPRI, r3
 8002b7c:	f3bf 8f6f 	isb	sy
 8002b80:	f3bf 8f4f 	dsb	sy
 8002b84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b86:	bf00      	nop
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b8c:	f002 f8e4 	bl	8004d58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b98:	68f9      	ldr	r1, [r7, #12]
 8002b9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002b9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ba0:	441a      	add	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	68f9      	ldr	r1, [r7, #12]
 8002bc0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bc2:	fb01 f303 	mul.w	r3, r1, r3
 8002bc6:	441a      	add	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	22ff      	movs	r2, #255	@ 0xff
 8002bd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	22ff      	movs	r2, #255	@ 0xff
 8002bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d114      	bne.n	8002c0c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d01a      	beq.n	8002c20 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	3310      	adds	r3, #16
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f001 f984 	bl	8003efc <xTaskRemoveFromEventList>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d012      	beq.n	8002c20 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002c30 <xQueueGenericReset+0xd0>)
 8002bfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	f3bf 8f4f 	dsb	sy
 8002c06:	f3bf 8f6f 	isb	sy
 8002c0a:	e009      	b.n	8002c20 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	3310      	adds	r3, #16
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff fef1 	bl	80029f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3324      	adds	r3, #36	@ 0x24
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff feec 	bl	80029f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c20:	f002 f8cc 	bl	8004dbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c24:	2301      	movs	r3, #1
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	e000ed04 	.word	0xe000ed04

08002c34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08e      	sub	sp, #56	@ 0x38
 8002c38:	af02      	add	r7, sp, #8
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10b      	bne.n	8002c60 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c4c:	f383 8811 	msr	BASEPRI, r3
 8002c50:	f3bf 8f6f 	isb	sy
 8002c54:	f3bf 8f4f 	dsb	sy
 8002c58:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	e7fd      	b.n	8002c5c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10b      	bne.n	8002c7e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c6a:	f383 8811 	msr	BASEPRI, r3
 8002c6e:	f3bf 8f6f 	isb	sy
 8002c72:	f3bf 8f4f 	dsb	sy
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
 8002c7c:	e7fd      	b.n	8002c7a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d002      	beq.n	8002c8a <xQueueGenericCreateStatic+0x56>
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <xQueueGenericCreateStatic+0x5a>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <xQueueGenericCreateStatic+0x5c>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10b      	bne.n	8002cac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	f3bf 8f4f 	dsb	sy
 8002ca4:	623b      	str	r3, [r7, #32]
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	e7fd      	b.n	8002ca8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d102      	bne.n	8002cb8 <xQueueGenericCreateStatic+0x84>
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <xQueueGenericCreateStatic+0x88>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e000      	b.n	8002cbe <xQueueGenericCreateStatic+0x8a>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10b      	bne.n	8002cda <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc6:	f383 8811 	msr	BASEPRI, r3
 8002cca:	f3bf 8f6f 	isb	sy
 8002cce:	f3bf 8f4f 	dsb	sy
 8002cd2:	61fb      	str	r3, [r7, #28]
}
 8002cd4:	bf00      	nop
 8002cd6:	bf00      	nop
 8002cd8:	e7fd      	b.n	8002cd6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002cda:	2354      	movs	r3, #84	@ 0x54
 8002cdc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2b54      	cmp	r3, #84	@ 0x54
 8002ce2:	d00b      	beq.n	8002cfc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce8:	f383 8811 	msr	BASEPRI, r3
 8002cec:	f3bf 8f6f 	isb	sy
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	61bb      	str	r3, [r7, #24]
}
 8002cf6:	bf00      	nop
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002cfc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00d      	beq.n	8002d24 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d10:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f805 	bl	8002d2e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3730      	adds	r7, #48	@ 0x30
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d103      	bne.n	8002d4a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	e002      	b.n	8002d50 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	69b8      	ldr	r0, [r7, #24]
 8002d60:	f7ff fefe 	bl	8002b60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08e      	sub	sp, #56	@ 0x38
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10b      	bne.n	8002db0 <xQueueGenericSend+0x34>
	__asm volatile
 8002d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d9c:	f383 8811 	msr	BASEPRI, r3
 8002da0:	f3bf 8f6f 	isb	sy
 8002da4:	f3bf 8f4f 	dsb	sy
 8002da8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002daa:	bf00      	nop
 8002dac:	bf00      	nop
 8002dae:	e7fd      	b.n	8002dac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d103      	bne.n	8002dbe <xQueueGenericSend+0x42>
 8002db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <xQueueGenericSend+0x46>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <xQueueGenericSend+0x48>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <xQueueGenericSend+0x64>
	__asm volatile
 8002dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dcc:	f383 8811 	msr	BASEPRI, r3
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	623b      	str	r3, [r7, #32]
}
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d103      	bne.n	8002dee <xQueueGenericSend+0x72>
 8002de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <xQueueGenericSend+0x76>
 8002dee:	2301      	movs	r3, #1
 8002df0:	e000      	b.n	8002df4 <xQueueGenericSend+0x78>
 8002df2:	2300      	movs	r3, #0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10b      	bne.n	8002e10 <xQueueGenericSend+0x94>
	__asm volatile
 8002df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dfc:	f383 8811 	msr	BASEPRI, r3
 8002e00:	f3bf 8f6f 	isb	sy
 8002e04:	f3bf 8f4f 	dsb	sy
 8002e08:	61fb      	str	r3, [r7, #28]
}
 8002e0a:	bf00      	nop
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e10:	f001 fa34 	bl	800427c <xTaskGetSchedulerState>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d102      	bne.n	8002e20 <xQueueGenericSend+0xa4>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <xQueueGenericSend+0xa8>
 8002e20:	2301      	movs	r3, #1
 8002e22:	e000      	b.n	8002e26 <xQueueGenericSend+0xaa>
 8002e24:	2300      	movs	r3, #0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10b      	bne.n	8002e42 <xQueueGenericSend+0xc6>
	__asm volatile
 8002e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e2e:	f383 8811 	msr	BASEPRI, r3
 8002e32:	f3bf 8f6f 	isb	sy
 8002e36:	f3bf 8f4f 	dsb	sy
 8002e3a:	61bb      	str	r3, [r7, #24]
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	e7fd      	b.n	8002e3e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e42:	f001 ff89 	bl	8004d58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <xQueueGenericSend+0xdc>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d145      	bne.n	8002ee4 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e64:	f000 fa40 	bl	80032e8 <prvCopyDataToQueue>
 8002e68:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d014      	beq.n	8002e9c <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d102      	bne.n	8002e7e <xQueueGenericSend+0x102>
 8002e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d12e      	bne.n	8002edc <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8002e7e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e80:	f000 fbae 	bl	80035e0 <prvNotifyQueueSetContainer>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d028      	beq.n	8002edc <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8002e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8002fb4 <xQueueGenericSend+0x238>)
 8002e8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	f3bf 8f4f 	dsb	sy
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	e01f      	b.n	8002edc <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea6:	3324      	adds	r3, #36	@ 0x24
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f001 f827 	bl	8003efc <xTaskRemoveFromEventList>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d013      	beq.n	8002edc <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8002eb4:	4b3f      	ldr	r3, [pc, #252]	@ (8002fb4 <xQueueGenericSend+0x238>)
 8002eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	f3bf 8f4f 	dsb	sy
 8002ec0:	f3bf 8f6f 	isb	sy
 8002ec4:	e00a      	b.n	8002edc <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8002ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d007      	beq.n	8002edc <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ecc:	4b39      	ldr	r3, [pc, #228]	@ (8002fb4 <xQueueGenericSend+0x238>)
 8002ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002edc:	f001 ff6e 	bl	8004dbc <vPortExitCritical>
				return pdPASS;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e063      	b.n	8002fac <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d103      	bne.n	8002ef2 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002eea:	f001 ff67 	bl	8004dbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	e05c      	b.n	8002fac <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d106      	bne.n	8002f06 <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ef8:	f107 0310 	add.w	r3, r7, #16
 8002efc:	4618      	mov	r0, r3
 8002efe:	f001 f861 	bl	8003fc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f02:	2301      	movs	r3, #1
 8002f04:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f06:	f001 ff59 	bl	8004dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f0a:	f000 fdd1 	bl	8003ab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f0e:	f001 ff23 	bl	8004d58 <vPortEnterCritical>
 8002f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f18:	b25b      	sxtb	r3, r3
 8002f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f1e:	d103      	bne.n	8002f28 <xQueueGenericSend+0x1ac>
 8002f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f2e:	b25b      	sxtb	r3, r3
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f34:	d103      	bne.n	8002f3e <xQueueGenericSend+0x1c2>
 8002f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f3e:	f001 ff3d 	bl	8004dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f42:	1d3a      	adds	r2, r7, #4
 8002f44:	f107 0310 	add.w	r3, r7, #16
 8002f48:	4611      	mov	r1, r2
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f001 f850 	bl	8003ff0 <xTaskCheckForTimeOut>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d124      	bne.n	8002fa0 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f58:	f000 facb 	bl	80034f2 <prvIsQueueFull>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d018      	beq.n	8002f94 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f64:	3310      	adds	r3, #16
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 ff74 	bl	8003e58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002f70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f72:	f000 fa49 	bl	8003408 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002f76:	f000 fda9 	bl	8003acc <xTaskResumeAll>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f47f af60 	bne.w	8002e42 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002f82:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <xQueueGenericSend+0x238>)
 8002f84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	f3bf 8f4f 	dsb	sy
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	e756      	b.n	8002e42 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002f94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f96:	f000 fa37 	bl	8003408 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f9a:	f000 fd97 	bl	8003acc <xTaskResumeAll>
 8002f9e:	e750      	b.n	8002e42 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002fa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fa2:	f000 fa31 	bl	8003408 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fa6:	f000 fd91 	bl	8003acc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002faa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3738      	adds	r7, #56	@ 0x38
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	e000ed04 	.word	0xe000ed04

08002fb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b090      	sub	sp, #64	@ 0x40
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10b      	bne.n	8002fe8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002fe2:	bf00      	nop
 8002fe4:	bf00      	nop
 8002fe6:	e7fd      	b.n	8002fe4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d103      	bne.n	8002ff6 <xQueueGenericSendFromISR+0x3e>
 8002fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <xQueueGenericSendFromISR+0x42>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <xQueueGenericSendFromISR+0x44>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10b      	bne.n	8003018 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003004:	f383 8811 	msr	BASEPRI, r3
 8003008:	f3bf 8f6f 	isb	sy
 800300c:	f3bf 8f4f 	dsb	sy
 8003010:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003012:	bf00      	nop
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	2b02      	cmp	r3, #2
 800301c:	d103      	bne.n	8003026 <xQueueGenericSendFromISR+0x6e>
 800301e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <xQueueGenericSendFromISR+0x72>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <xQueueGenericSendFromISR+0x74>
 800302a:	2300      	movs	r3, #0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10b      	bne.n	8003048 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003034:	f383 8811 	msr	BASEPRI, r3
 8003038:	f3bf 8f6f 	isb	sy
 800303c:	f3bf 8f4f 	dsb	sy
 8003040:	623b      	str	r3, [r7, #32]
}
 8003042:	bf00      	nop
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003048:	f001 ff66 	bl	8004f18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800304c:	f3ef 8211 	mrs	r2, BASEPRI
 8003050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003054:	f383 8811 	msr	BASEPRI, r3
 8003058:	f3bf 8f6f 	isb	sy
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	61fa      	str	r2, [r7, #28]
 8003062:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003064:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003066:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800306c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003070:	429a      	cmp	r2, r3
 8003072:	d302      	bcc.n	800307a <xQueueGenericSendFromISR+0xc2>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d146      	bne.n	8003108 <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800307a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800307c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003080:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003088:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003090:	f000 f92a 	bl	80032e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003094:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003098:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800309c:	d129      	bne.n	80030f2 <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800309e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d012      	beq.n	80030cc <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d102      	bne.n	80030b2 <xQueueGenericSendFromISR+0xfa>
 80030ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d127      	bne.n	8003102 <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80030b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80030b4:	f000 fa94 	bl	80035e0 <prvNotifyQueueSetContainer>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d021      	beq.n	8003102 <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d01e      	beq.n	8003102 <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	e01a      	b.n	8003102 <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d016      	beq.n	8003102 <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d6:	3324      	adds	r3, #36	@ 0x24
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 ff0f 	bl	8003efc <xTaskRemoveFromEventList>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00e      	beq.n	8003102 <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00b      	beq.n	8003102 <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	e007      	b.n	8003102 <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80030f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80030f6:	3301      	adds	r3, #1
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	b25a      	sxtb	r2, r3
 80030fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003102:	2301      	movs	r3, #1
 8003104:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003106:	e001      	b.n	800310c <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003108:	2300      	movs	r3, #0
 800310a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800310c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800310e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003116:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800311a:	4618      	mov	r0, r3
 800311c:	3740      	adds	r7, #64	@ 0x40
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08c      	sub	sp, #48	@ 0x30
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003130:	2300      	movs	r3, #0
 8003132:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10b      	bne.n	8003156 <xQueueReceive+0x32>
	__asm volatile
 800313e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003142:	f383 8811 	msr	BASEPRI, r3
 8003146:	f3bf 8f6f 	isb	sy
 800314a:	f3bf 8f4f 	dsb	sy
 800314e:	623b      	str	r3, [r7, #32]
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	e7fd      	b.n	8003152 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d103      	bne.n	8003164 <xQueueReceive+0x40>
 800315c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800315e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <xQueueReceive+0x44>
 8003164:	2301      	movs	r3, #1
 8003166:	e000      	b.n	800316a <xQueueReceive+0x46>
 8003168:	2300      	movs	r3, #0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10b      	bne.n	8003186 <xQueueReceive+0x62>
	__asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	61fb      	str	r3, [r7, #28]
}
 8003180:	bf00      	nop
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003186:	f001 f879 	bl	800427c <xTaskGetSchedulerState>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d102      	bne.n	8003196 <xQueueReceive+0x72>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <xQueueReceive+0x76>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <xQueueReceive+0x78>
 800319a:	2300      	movs	r3, #0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10b      	bne.n	80031b8 <xQueueReceive+0x94>
	__asm volatile
 80031a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	61bb      	str	r3, [r7, #24]
}
 80031b2:	bf00      	nop
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031b8:	f001 fdce 	bl	8004d58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d01f      	beq.n	8003208 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80031c8:	68b9      	ldr	r1, [r7, #8]
 80031ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80031cc:	f000 f8f6 	bl	80033bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	1e5a      	subs	r2, r3, #1
 80031d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00f      	beq.n	8003200 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e2:	3310      	adds	r3, #16
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 fe89 	bl	8003efc <xTaskRemoveFromEventList>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d007      	beq.n	8003200 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031f0:	4b3c      	ldr	r3, [pc, #240]	@ (80032e4 <xQueueReceive+0x1c0>)
 80031f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	f3bf 8f4f 	dsb	sy
 80031fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003200:	f001 fddc 	bl	8004dbc <vPortExitCritical>
				return pdPASS;
 8003204:	2301      	movs	r3, #1
 8003206:	e069      	b.n	80032dc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d103      	bne.n	8003216 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800320e:	f001 fdd5 	bl	8004dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003212:	2300      	movs	r3, #0
 8003214:	e062      	b.n	80032dc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003218:	2b00      	cmp	r3, #0
 800321a:	d106      	bne.n	800322a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800321c:	f107 0310 	add.w	r3, r7, #16
 8003220:	4618      	mov	r0, r3
 8003222:	f000 fecf 	bl	8003fc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003226:	2301      	movs	r3, #1
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800322a:	f001 fdc7 	bl	8004dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800322e:	f000 fc3f 	bl	8003ab0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003232:	f001 fd91 	bl	8004d58 <vPortEnterCritical>
 8003236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003238:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800323c:	b25b      	sxtb	r3, r3
 800323e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003242:	d103      	bne.n	800324c <xQueueReceive+0x128>
 8003244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800324c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003252:	b25b      	sxtb	r3, r3
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003258:	d103      	bne.n	8003262 <xQueueReceive+0x13e>
 800325a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003262:	f001 fdab 	bl	8004dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003266:	1d3a      	adds	r2, r7, #4
 8003268:	f107 0310 	add.w	r3, r7, #16
 800326c:	4611      	mov	r1, r2
 800326e:	4618      	mov	r0, r3
 8003270:	f000 febe 	bl	8003ff0 <xTaskCheckForTimeOut>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d123      	bne.n	80032c2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800327a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800327c:	f000 f923 	bl	80034c6 <prvIsQueueEmpty>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d017      	beq.n	80032b6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003288:	3324      	adds	r3, #36	@ 0x24
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	4611      	mov	r1, r2
 800328e:	4618      	mov	r0, r3
 8003290:	f000 fde2 	bl	8003e58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003294:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003296:	f000 f8b7 	bl	8003408 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800329a:	f000 fc17 	bl	8003acc <xTaskResumeAll>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d189      	bne.n	80031b8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80032a4:	4b0f      	ldr	r3, [pc, #60]	@ (80032e4 <xQueueReceive+0x1c0>)
 80032a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	f3bf 8f4f 	dsb	sy
 80032b0:	f3bf 8f6f 	isb	sy
 80032b4:	e780      	b.n	80031b8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80032b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032b8:	f000 f8a6 	bl	8003408 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032bc:	f000 fc06 	bl	8003acc <xTaskResumeAll>
 80032c0:	e77a      	b.n	80031b8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80032c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032c4:	f000 f8a0 	bl	8003408 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032c8:	f000 fc00 	bl	8003acc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032ce:	f000 f8fa 	bl	80034c6 <prvIsQueueEmpty>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f43f af6f 	beq.w	80031b8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80032da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3730      	adds	r7, #48	@ 0x30
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	e000ed04 	.word	0xe000ed04

080032e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10d      	bne.n	8003322 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d14d      	bne.n	80033aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 ffd0 	bl	80042b8 <xTaskPriorityDisinherit>
 8003318:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	e043      	b.n	80033aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d119      	bne.n	800335c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6858      	ldr	r0, [r3, #4]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	461a      	mov	r2, r3
 8003332:	68b9      	ldr	r1, [r7, #8]
 8003334:	f002 f929 	bl	800558a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003340:	441a      	add	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	429a      	cmp	r2, r3
 8003350:	d32b      	bcc.n	80033aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	e026      	b.n	80033aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	68d8      	ldr	r0, [r3, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	461a      	mov	r2, r3
 8003366:	68b9      	ldr	r1, [r7, #8]
 8003368:	f002 f90f 	bl	800558a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	425b      	negs	r3, r3
 8003376:	441a      	add	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	68da      	ldr	r2, [r3, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d207      	bcs.n	8003398 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	425b      	negs	r3, r3
 8003392:	441a      	add	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d105      	bne.n	80033aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1c5a      	adds	r2, r3, #1
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80033b2:	697b      	ldr	r3, [r7, #20]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d018      	beq.n	8003400 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68da      	ldr	r2, [r3, #12]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	441a      	add	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d303      	bcc.n	80033f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68d9      	ldr	r1, [r3, #12]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	461a      	mov	r2, r3
 80033fa:	6838      	ldr	r0, [r7, #0]
 80033fc:	f002 f8c5 	bl	800558a <memcpy>
	}
}
 8003400:	bf00      	nop
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003410:	f001 fca2 	bl	8004d58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800341a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800341c:	e01e      	b.n	800345c <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003422:	2b00      	cmp	r3, #0
 8003424:	d008      	beq.n	8003438 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f8da 	bl	80035e0 <prvNotifyQueueSetContainer>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d010      	beq.n	8003454 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8003432:	f000 fe41 	bl	80040b8 <vTaskMissedYield>
 8003436:	e00d      	b.n	8003454 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	2b00      	cmp	r3, #0
 800343e:	d012      	beq.n	8003466 <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3324      	adds	r3, #36	@ 0x24
 8003444:	4618      	mov	r0, r3
 8003446:	f000 fd59 	bl	8003efc <xTaskRemoveFromEventList>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8003450:	f000 fe32 	bl	80040b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
 8003456:	3b01      	subs	r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800345c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	dcdc      	bgt.n	800341e <prvUnlockQueue+0x16>
 8003464:	e000      	b.n	8003468 <prvUnlockQueue+0x60>
						break;
 8003466:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	22ff      	movs	r2, #255	@ 0xff
 800346c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003470:	f001 fca4 	bl	8004dbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003474:	f001 fc70 	bl	8004d58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800347e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003480:	e011      	b.n	80034a6 <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d012      	beq.n	80034b0 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3310      	adds	r3, #16
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fd34 	bl	8003efc <xTaskRemoveFromEventList>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800349a:	f000 fe0d 	bl	80040b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800349e:	7bbb      	ldrb	r3, [r7, #14]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	dce9      	bgt.n	8003482 <prvUnlockQueue+0x7a>
 80034ae:	e000      	b.n	80034b2 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 80034b0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	22ff      	movs	r2, #255	@ 0xff
 80034b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80034ba:	f001 fc7f 	bl	8004dbc <vPortExitCritical>
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034ce:	f001 fc43 	bl	8004d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d102      	bne.n	80034e0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80034da:	2301      	movs	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	e001      	b.n	80034e4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80034e0:	2300      	movs	r3, #0
 80034e2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034e4:	f001 fc6a 	bl	8004dbc <vPortExitCritical>

	return xReturn;
 80034e8:	68fb      	ldr	r3, [r7, #12]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b084      	sub	sp, #16
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034fa:	f001 fc2d 	bl	8004d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003506:	429a      	cmp	r2, r3
 8003508:	d102      	bne.n	8003510 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800350a:	2301      	movs	r3, #1
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	e001      	b.n	8003514 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003514:	f001 fc52 	bl	8004dbc <vPortExitCritical>

	return xReturn;
 8003518:	68fb      	ldr	r3, [r7, #12]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	e014      	b.n	800355e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003534:	4a0f      	ldr	r2, [pc, #60]	@ (8003574 <vQueueAddToRegistry+0x50>)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10b      	bne.n	8003558 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003540:	490c      	ldr	r1, [pc, #48]	@ (8003574 <vQueueAddToRegistry+0x50>)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800354a:	4a0a      	ldr	r2, [pc, #40]	@ (8003574 <vQueueAddToRegistry+0x50>)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003556:	e006      	b.n	8003566 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	3301      	adds	r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b07      	cmp	r3, #7
 8003562:	d9e7      	bls.n	8003534 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003564:	bf00      	nop
 8003566:	bf00      	nop
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	200007d8 	.word	0x200007d8

08003578 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003588:	f001 fbe6 	bl	8004d58 <vPortEnterCritical>
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003592:	b25b      	sxtb	r3, r3
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003598:	d103      	bne.n	80035a2 <vQueueWaitForMessageRestricted+0x2a>
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035a8:	b25b      	sxtb	r3, r3
 80035aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035ae:	d103      	bne.n	80035b8 <vQueueWaitForMessageRestricted+0x40>
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035b8:	f001 fc00 	bl	8004dbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d106      	bne.n	80035d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	3324      	adds	r3, #36	@ 0x24
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 fc69 	bl	8003ea4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f7ff ff18 	bl	8003408 <prvUnlockQueue>
	}
 80035d8:	bf00      	nop
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ec:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10b      	bne.n	8003610 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 80035f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035fc:	f383 8811 	msr	BASEPRI, r3
 8003600:	f3bf 8f6f 	isb	sy
 8003604:	f3bf 8f4f 	dsb	sy
 8003608:	613b      	str	r3, [r7, #16]
}
 800360a:	bf00      	nop
 800360c:	bf00      	nop
 800360e:	e7fd      	b.n	800360c <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003618:	429a      	cmp	r2, r3
 800361a:	d30b      	bcc.n	8003634 <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 800361c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003620:	f383 8811 	msr	BASEPRI, r3
 8003624:	f3bf 8f6f 	isb	sy
 8003628:	f3bf 8f4f 	dsb	sy
 800362c:	60fb      	str	r3, [r7, #12]
}
 800362e:	bf00      	nop
 8003630:	bf00      	nop
 8003632:	e7fd      	b.n	8003630 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	429a      	cmp	r2, r3
 800363e:	d225      	bcs.n	800368c <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003646:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	2200      	movs	r2, #0
 800364c:	4619      	mov	r1, r3
 800364e:	69b8      	ldr	r0, [r7, #24]
 8003650:	f7ff fe4a 	bl	80032e8 <prvCopyDataToQueue>
 8003654:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8003656:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800365a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800365e:	d10e      	bne.n	800367e <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003664:	2b00      	cmp	r3, #0
 8003666:	d011      	beq.n	800368c <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	3324      	adds	r3, #36	@ 0x24
 800366c:	4618      	mov	r0, r3
 800366e:	f000 fc45 	bl	8003efc <xTaskRemoveFromEventList>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d009      	beq.n	800368c <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8003678:	2301      	movs	r3, #1
 800367a:	61fb      	str	r3, [r7, #28]
 800367c:	e006      	b.n	800368c <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800367e:	7dfb      	ldrb	r3, [r7, #23]
 8003680:	3301      	adds	r3, #1
 8003682:	b2db      	uxtb	r3, r3
 8003684:	b25a      	sxtb	r2, r3
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800368c:	69fb      	ldr	r3, [r7, #28]
	}
 800368e:	4618      	mov	r0, r3
 8003690:	3720      	adds	r7, #32
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003696:	b580      	push	{r7, lr}
 8003698:	b08e      	sub	sp, #56	@ 0x38
 800369a:	af04      	add	r7, sp, #16
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10b      	bne.n	80036c2 <xTaskCreateStatic+0x2c>
	__asm volatile
 80036aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	623b      	str	r3, [r7, #32]
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	e7fd      	b.n	80036be <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80036c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10b      	bne.n	80036e0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80036c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036cc:	f383 8811 	msr	BASEPRI, r3
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	f3bf 8f4f 	dsb	sy
 80036d8:	61fb      	str	r3, [r7, #28]
}
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80036e0:	235c      	movs	r3, #92	@ 0x5c
 80036e2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2b5c      	cmp	r3, #92	@ 0x5c
 80036e8:	d00b      	beq.n	8003702 <xTaskCreateStatic+0x6c>
	__asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	61bb      	str	r3, [r7, #24]
}
 80036fc:	bf00      	nop
 80036fe:	bf00      	nop
 8003700:	e7fd      	b.n	80036fe <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003702:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003706:	2b00      	cmp	r3, #0
 8003708:	d01e      	beq.n	8003748 <xTaskCreateStatic+0xb2>
 800370a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370c:	2b00      	cmp	r3, #0
 800370e:	d01b      	beq.n	8003748 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003712:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003716:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003718:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800371a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371c:	2202      	movs	r2, #2
 800371e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003722:	2300      	movs	r3, #0
 8003724:	9303      	str	r3, [sp, #12]
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	9302      	str	r3, [sp, #8]
 800372a:	f107 0314 	add.w	r3, r7, #20
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	68b9      	ldr	r1, [r7, #8]
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 f850 	bl	80037e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003740:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003742:	f000 f8dd 	bl	8003900 <prvAddNewTaskToReadyList>
 8003746:	e001      	b.n	800374c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800374c:	697b      	ldr	r3, [r7, #20]
	}
 800374e:	4618      	mov	r0, r3
 8003750:	3728      	adds	r7, #40	@ 0x28
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003756:	b580      	push	{r7, lr}
 8003758:	b08c      	sub	sp, #48	@ 0x30
 800375a:	af04      	add	r7, sp, #16
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	60b9      	str	r1, [r7, #8]
 8003760:	603b      	str	r3, [r7, #0]
 8003762:	4613      	mov	r3, r2
 8003764:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003766:	88fb      	ldrh	r3, [r7, #6]
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	4618      	mov	r0, r3
 800376c:	f001 fc16 	bl	8004f9c <pvPortMalloc>
 8003770:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00e      	beq.n	8003796 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003778:	205c      	movs	r0, #92	@ 0x5c
 800377a:	f001 fc0f 	bl	8004f9c <pvPortMalloc>
 800377e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30
 800378c:	e005      	b.n	800379a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800378e:	6978      	ldr	r0, [r7, #20]
 8003790:	f001 fcd2 	bl	8005138 <vPortFree>
 8003794:	e001      	b.n	800379a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d017      	beq.n	80037d0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037a8:	88fa      	ldrh	r2, [r7, #6]
 80037aa:	2300      	movs	r3, #0
 80037ac:	9303      	str	r3, [sp, #12]
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	9302      	str	r3, [sp, #8]
 80037b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b4:	9301      	str	r3, [sp, #4]
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 f80e 	bl	80037e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037c4:	69f8      	ldr	r0, [r7, #28]
 80037c6:	f000 f89b 	bl	8003900 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037ca:	2301      	movs	r3, #1
 80037cc:	61bb      	str	r3, [r7, #24]
 80037ce:	e002      	b.n	80037d6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037d4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80037d6:	69bb      	ldr	r3, [r7, #24]
	}
 80037d8:	4618      	mov	r0, r3
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
 80037ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80037ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	461a      	mov	r2, r3
 80037f8:	21a5      	movs	r1, #165	@ 0xa5
 80037fa:	f001 fe91 	bl	8005520 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003808:	3b01      	subs	r3, #1
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	f023 0307 	bic.w	r3, r3, #7
 8003816:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003826:	f383 8811 	msr	BASEPRI, r3
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	617b      	str	r3, [r7, #20]
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	e7fd      	b.n	8003836 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01f      	beq.n	8003880 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003840:	2300      	movs	r3, #0
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	e012      	b.n	800386c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	4413      	add	r3, r2
 800384c:	7819      	ldrb	r1, [r3, #0]
 800384e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	4413      	add	r3, r2
 8003854:	3334      	adds	r3, #52	@ 0x34
 8003856:	460a      	mov	r2, r1
 8003858:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	4413      	add	r3, r2
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d006      	beq.n	8003874 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3301      	adds	r3, #1
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	2b0f      	cmp	r3, #15
 8003870:	d9e9      	bls.n	8003846 <prvInitialiseNewTask+0x66>
 8003872:	e000      	b.n	8003876 <prvInitialiseNewTask+0x96>
			{
				break;
 8003874:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800387e:	e003      	b.n	8003888 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388a:	2b37      	cmp	r3, #55	@ 0x37
 800388c:	d901      	bls.n	8003892 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800388e:	2337      	movs	r3, #55	@ 0x37
 8003890:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003894:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003896:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800389c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800389e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a0:	2200      	movs	r2, #0
 80038a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a6:	3304      	adds	r3, #4
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff f8c5 	bl	8002a38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b0:	3318      	adds	r3, #24
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff f8c0 	bl	8002a38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80038c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80038ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d0:	2200      	movs	r2, #0
 80038d2:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80038d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	68f9      	ldr	r1, [r7, #12]
 80038e0:	69b8      	ldr	r0, [r7, #24]
 80038e2:	f001 f907 	bl	8004af4 <pxPortInitialiseStack>
 80038e6:	4602      	mov	r2, r0
 80038e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ea:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80038ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80038f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038f6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038f8:	bf00      	nop
 80038fa:	3720      	adds	r7, #32
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003908:	f001 fa26 	bl	8004d58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800390c:	4b2d      	ldr	r3, [pc, #180]	@ (80039c4 <prvAddNewTaskToReadyList+0xc4>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3301      	adds	r3, #1
 8003912:	4a2c      	ldr	r2, [pc, #176]	@ (80039c4 <prvAddNewTaskToReadyList+0xc4>)
 8003914:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003916:	4b2c      	ldr	r3, [pc, #176]	@ (80039c8 <prvAddNewTaskToReadyList+0xc8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d109      	bne.n	8003932 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800391e:	4a2a      	ldr	r2, [pc, #168]	@ (80039c8 <prvAddNewTaskToReadyList+0xc8>)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003924:	4b27      	ldr	r3, [pc, #156]	@ (80039c4 <prvAddNewTaskToReadyList+0xc4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d110      	bne.n	800394e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800392c:	f000 fbe8 	bl	8004100 <prvInitialiseTaskLists>
 8003930:	e00d      	b.n	800394e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003932:	4b26      	ldr	r3, [pc, #152]	@ (80039cc <prvAddNewTaskToReadyList+0xcc>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800393a:	4b23      	ldr	r3, [pc, #140]	@ (80039c8 <prvAddNewTaskToReadyList+0xc8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003944:	429a      	cmp	r2, r3
 8003946:	d802      	bhi.n	800394e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003948:	4a1f      	ldr	r2, [pc, #124]	@ (80039c8 <prvAddNewTaskToReadyList+0xc8>)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800394e:	4b20      	ldr	r3, [pc, #128]	@ (80039d0 <prvAddNewTaskToReadyList+0xd0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3301      	adds	r3, #1
 8003954:	4a1e      	ldr	r2, [pc, #120]	@ (80039d0 <prvAddNewTaskToReadyList+0xd0>)
 8003956:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003958:	4b1d      	ldr	r3, [pc, #116]	@ (80039d0 <prvAddNewTaskToReadyList+0xd0>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003964:	4b1b      	ldr	r3, [pc, #108]	@ (80039d4 <prvAddNewTaskToReadyList+0xd4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d903      	bls.n	8003974 <prvAddNewTaskToReadyList+0x74>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	4a18      	ldr	r2, [pc, #96]	@ (80039d4 <prvAddNewTaskToReadyList+0xd4>)
 8003972:	6013      	str	r3, [r2, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4a15      	ldr	r2, [pc, #84]	@ (80039d8 <prvAddNewTaskToReadyList+0xd8>)
 8003982:	441a      	add	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	4619      	mov	r1, r3
 800398a:	4610      	mov	r0, r2
 800398c:	f7ff f861 	bl	8002a52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003990:	f001 fa14 	bl	8004dbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003994:	4b0d      	ldr	r3, [pc, #52]	@ (80039cc <prvAddNewTaskToReadyList+0xcc>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00e      	beq.n	80039ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800399c:	4b0a      	ldr	r3, [pc, #40]	@ (80039c8 <prvAddNewTaskToReadyList+0xc8>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d207      	bcs.n	80039ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039aa:	4b0c      	ldr	r3, [pc, #48]	@ (80039dc <prvAddNewTaskToReadyList+0xdc>)
 80039ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	f3bf 8f4f 	dsb	sy
 80039b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039ba:	bf00      	nop
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	20000cec 	.word	0x20000cec
 80039c8:	20000818 	.word	0x20000818
 80039cc:	20000cf8 	.word	0x20000cf8
 80039d0:	20000d08 	.word	0x20000d08
 80039d4:	20000cf4 	.word	0x20000cf4
 80039d8:	2000081c 	.word	0x2000081c
 80039dc:	e000ed04 	.word	0xe000ed04

080039e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08a      	sub	sp, #40	@ 0x28
 80039e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039e6:	2300      	movs	r3, #0
 80039e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039ee:	463a      	mov	r2, r7
 80039f0:	1d39      	adds	r1, r7, #4
 80039f2:	f107 0308 	add.w	r3, r7, #8
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe ffca 	bl	8002990 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039fc:	6839      	ldr	r1, [r7, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	9202      	str	r2, [sp, #8]
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	2300      	movs	r3, #0
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	460a      	mov	r2, r1
 8003a0e:	4922      	ldr	r1, [pc, #136]	@ (8003a98 <vTaskStartScheduler+0xb8>)
 8003a10:	4822      	ldr	r0, [pc, #136]	@ (8003a9c <vTaskStartScheduler+0xbc>)
 8003a12:	f7ff fe40 	bl	8003696 <xTaskCreateStatic>
 8003a16:	4603      	mov	r3, r0
 8003a18:	4a21      	ldr	r2, [pc, #132]	@ (8003aa0 <vTaskStartScheduler+0xc0>)
 8003a1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a1c:	4b20      	ldr	r3, [pc, #128]	@ (8003aa0 <vTaskStartScheduler+0xc0>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a24:	2301      	movs	r3, #1
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	e001      	b.n	8003a2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d102      	bne.n	8003a3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a34:	f000 fd04 	bl	8004440 <xTimerCreateTimerTask>
 8003a38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d116      	bne.n	8003a6e <vTaskStartScheduler+0x8e>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	613b      	str	r3, [r7, #16]
}
 8003a52:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a54:	4b13      	ldr	r3, [pc, #76]	@ (8003aa4 <vTaskStartScheduler+0xc4>)
 8003a56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a5a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a5c:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <vTaskStartScheduler+0xc8>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a62:	4b12      	ldr	r3, [pc, #72]	@ (8003aac <vTaskStartScheduler+0xcc>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a68:	f001 f8d2 	bl	8004c10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a6c:	e00f      	b.n	8003a8e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a74:	d10b      	bne.n	8003a8e <vTaskStartScheduler+0xae>
	__asm volatile
 8003a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7a:	f383 8811 	msr	BASEPRI, r3
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f3bf 8f4f 	dsb	sy
 8003a86:	60fb      	str	r3, [r7, #12]
}
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	e7fd      	b.n	8003a8a <vTaskStartScheduler+0xaa>
}
 8003a8e:	bf00      	nop
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	08006250 	.word	0x08006250
 8003a9c:	080040d1 	.word	0x080040d1
 8003aa0:	20000d10 	.word	0x20000d10
 8003aa4:	20000d0c 	.word	0x20000d0c
 8003aa8:	20000cf8 	.word	0x20000cf8
 8003aac:	20000cf0 	.word	0x20000cf0

08003ab0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <vTaskSuspendAll+0x18>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	4a03      	ldr	r2, [pc, #12]	@ (8003ac8 <vTaskSuspendAll+0x18>)
 8003abc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003abe:	bf00      	nop
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	20000d14 	.word	0x20000d14

08003acc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ada:	4b42      	ldr	r3, [pc, #264]	@ (8003be4 <xTaskResumeAll+0x118>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10b      	bne.n	8003afa <xTaskResumeAll+0x2e>
	__asm volatile
 8003ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae6:	f383 8811 	msr	BASEPRI, r3
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	603b      	str	r3, [r7, #0]
}
 8003af4:	bf00      	nop
 8003af6:	bf00      	nop
 8003af8:	e7fd      	b.n	8003af6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003afa:	f001 f92d 	bl	8004d58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003afe:	4b39      	ldr	r3, [pc, #228]	@ (8003be4 <xTaskResumeAll+0x118>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	4a37      	ldr	r2, [pc, #220]	@ (8003be4 <xTaskResumeAll+0x118>)
 8003b06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b08:	4b36      	ldr	r3, [pc, #216]	@ (8003be4 <xTaskResumeAll+0x118>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d162      	bne.n	8003bd6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b10:	4b35      	ldr	r3, [pc, #212]	@ (8003be8 <xTaskResumeAll+0x11c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d05e      	beq.n	8003bd6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b18:	e02f      	b.n	8003b7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b1a:	4b34      	ldr	r3, [pc, #208]	@ (8003bec <xTaskResumeAll+0x120>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3318      	adds	r3, #24
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe fff0 	bl	8002b0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	3304      	adds	r3, #4
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe ffeb 	bl	8002b0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf0 <xTaskResumeAll+0x124>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d903      	bls.n	8003b4a <xTaskResumeAll+0x7e>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	4a2a      	ldr	r2, [pc, #168]	@ (8003bf0 <xTaskResumeAll+0x124>)
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4a27      	ldr	r2, [pc, #156]	@ (8003bf4 <xTaskResumeAll+0x128>)
 8003b58:	441a      	add	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	4619      	mov	r1, r3
 8003b60:	4610      	mov	r0, r2
 8003b62:	f7fe ff76 	bl	8002a52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b6a:	4b23      	ldr	r3, [pc, #140]	@ (8003bf8 <xTaskResumeAll+0x12c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d302      	bcc.n	8003b7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003b74:	4b21      	ldr	r3, [pc, #132]	@ (8003bfc <xTaskResumeAll+0x130>)
 8003b76:	2201      	movs	r2, #1
 8003b78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8003bec <xTaskResumeAll+0x120>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1cb      	bne.n	8003b1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b88:	f000 fb58 	bl	800423c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8003c00 <xTaskResumeAll+0x134>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d010      	beq.n	8003bba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b98:	f000 f846 	bl	8003c28 <xTaskIncrementTick>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003ba2:	4b16      	ldr	r3, [pc, #88]	@ (8003bfc <xTaskResumeAll+0x130>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1f1      	bne.n	8003b98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003bb4:	4b12      	ldr	r3, [pc, #72]	@ (8003c00 <xTaskResumeAll+0x134>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003bba:	4b10      	ldr	r3, [pc, #64]	@ (8003bfc <xTaskResumeAll+0x130>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d009      	beq.n	8003bd6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c04 <xTaskResumeAll+0x138>)
 8003bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	f3bf 8f4f 	dsb	sy
 8003bd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bd6:	f001 f8f1 	bl	8004dbc <vPortExitCritical>

	return xAlreadyYielded;
 8003bda:	68bb      	ldr	r3, [r7, #8]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	20000d14 	.word	0x20000d14
 8003be8:	20000cec 	.word	0x20000cec
 8003bec:	20000cac 	.word	0x20000cac
 8003bf0:	20000cf4 	.word	0x20000cf4
 8003bf4:	2000081c 	.word	0x2000081c
 8003bf8:	20000818 	.word	0x20000818
 8003bfc:	20000d00 	.word	0x20000d00
 8003c00:	20000cfc 	.word	0x20000cfc
 8003c04:	e000ed04 	.word	0xe000ed04

08003c08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003c0e:	4b05      	ldr	r3, [pc, #20]	@ (8003c24 <xTaskGetTickCount+0x1c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003c14:	687b      	ldr	r3, [r7, #4]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	20000cf0 	.word	0x20000cf0

08003c28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c32:	4b4f      	ldr	r3, [pc, #316]	@ (8003d70 <xTaskIncrementTick+0x148>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f040 8090 	bne.w	8003d5c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8003d74 <xTaskIncrementTick+0x14c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3301      	adds	r3, #1
 8003c42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c44:	4a4b      	ldr	r2, [pc, #300]	@ (8003d74 <xTaskIncrementTick+0x14c>)
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d121      	bne.n	8003c94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c50:	4b49      	ldr	r3, [pc, #292]	@ (8003d78 <xTaskIncrementTick+0x150>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00b      	beq.n	8003c72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c5e:	f383 8811 	msr	BASEPRI, r3
 8003c62:	f3bf 8f6f 	isb	sy
 8003c66:	f3bf 8f4f 	dsb	sy
 8003c6a:	603b      	str	r3, [r7, #0]
}
 8003c6c:	bf00      	nop
 8003c6e:	bf00      	nop
 8003c70:	e7fd      	b.n	8003c6e <xTaskIncrementTick+0x46>
 8003c72:	4b41      	ldr	r3, [pc, #260]	@ (8003d78 <xTaskIncrementTick+0x150>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]
 8003c78:	4b40      	ldr	r3, [pc, #256]	@ (8003d7c <xTaskIncrementTick+0x154>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a3e      	ldr	r2, [pc, #248]	@ (8003d78 <xTaskIncrementTick+0x150>)
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	4a3e      	ldr	r2, [pc, #248]	@ (8003d7c <xTaskIncrementTick+0x154>)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b3e      	ldr	r3, [pc, #248]	@ (8003d80 <xTaskIncrementTick+0x158>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	4a3c      	ldr	r2, [pc, #240]	@ (8003d80 <xTaskIncrementTick+0x158>)
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	f000 fad4 	bl	800423c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c94:	4b3b      	ldr	r3, [pc, #236]	@ (8003d84 <xTaskIncrementTick+0x15c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d349      	bcc.n	8003d32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c9e:	4b36      	ldr	r3, [pc, #216]	@ (8003d78 <xTaskIncrementTick+0x150>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d104      	bne.n	8003cb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca8:	4b36      	ldr	r3, [pc, #216]	@ (8003d84 <xTaskIncrementTick+0x15c>)
 8003caa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003cae:	601a      	str	r2, [r3, #0]
					break;
 8003cb0:	e03f      	b.n	8003d32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cb2:	4b31      	ldr	r3, [pc, #196]	@ (8003d78 <xTaskIncrementTick+0x150>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d203      	bcs.n	8003cd2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cca:	4a2e      	ldr	r2, [pc, #184]	@ (8003d84 <xTaskIncrementTick+0x15c>)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cd0:	e02f      	b.n	8003d32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe ff18 	bl	8002b0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	3318      	adds	r3, #24
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fe ff0f 	bl	8002b0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf2:	4b25      	ldr	r3, [pc, #148]	@ (8003d88 <xTaskIncrementTick+0x160>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d903      	bls.n	8003d02 <xTaskIncrementTick+0xda>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfe:	4a22      	ldr	r2, [pc, #136]	@ (8003d88 <xTaskIncrementTick+0x160>)
 8003d00:	6013      	str	r3, [r2, #0]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d06:	4613      	mov	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8003d8c <xTaskIncrementTick+0x164>)
 8003d10:	441a      	add	r2, r3
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	3304      	adds	r3, #4
 8003d16:	4619      	mov	r1, r3
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f7fe fe9a 	bl	8002a52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d22:	4b1b      	ldr	r3, [pc, #108]	@ (8003d90 <xTaskIncrementTick+0x168>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d3b8      	bcc.n	8003c9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d30:	e7b5      	b.n	8003c9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d32:	4b17      	ldr	r3, [pc, #92]	@ (8003d90 <xTaskIncrementTick+0x168>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d38:	4914      	ldr	r1, [pc, #80]	@ (8003d8c <xTaskIncrementTick+0x164>)
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4413      	add	r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	440b      	add	r3, r1
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d901      	bls.n	8003d4e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d4e:	4b11      	ldr	r3, [pc, #68]	@ (8003d94 <xTaskIncrementTick+0x16c>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003d56:	2301      	movs	r3, #1
 8003d58:	617b      	str	r3, [r7, #20]
 8003d5a:	e004      	b.n	8003d66 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d98 <xTaskIncrementTick+0x170>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3301      	adds	r3, #1
 8003d62:	4a0d      	ldr	r2, [pc, #52]	@ (8003d98 <xTaskIncrementTick+0x170>)
 8003d64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d66:	697b      	ldr	r3, [r7, #20]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000d14 	.word	0x20000d14
 8003d74:	20000cf0 	.word	0x20000cf0
 8003d78:	20000ca4 	.word	0x20000ca4
 8003d7c:	20000ca8 	.word	0x20000ca8
 8003d80:	20000d04 	.word	0x20000d04
 8003d84:	20000d0c 	.word	0x20000d0c
 8003d88:	20000cf4 	.word	0x20000cf4
 8003d8c:	2000081c 	.word	0x2000081c
 8003d90:	20000818 	.word	0x20000818
 8003d94:	20000d00 	.word	0x20000d00
 8003d98:	20000cfc 	.word	0x20000cfc

08003d9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003da2:	4b28      	ldr	r3, [pc, #160]	@ (8003e44 <vTaskSwitchContext+0xa8>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003daa:	4b27      	ldr	r3, [pc, #156]	@ (8003e48 <vTaskSwitchContext+0xac>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003db0:	e042      	b.n	8003e38 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003db2:	4b25      	ldr	r3, [pc, #148]	@ (8003e48 <vTaskSwitchContext+0xac>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db8:	4b24      	ldr	r3, [pc, #144]	@ (8003e4c <vTaskSwitchContext+0xb0>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	e011      	b.n	8003de4 <vTaskSwitchContext+0x48>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10b      	bne.n	8003dde <vTaskSwitchContext+0x42>
	__asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	607b      	str	r3, [r7, #4]
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <vTaskSwitchContext+0x3e>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	491a      	ldr	r1, [pc, #104]	@ (8003e50 <vTaskSwitchContext+0xb4>)
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	4613      	mov	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0e3      	beq.n	8003dc0 <vTaskSwitchContext+0x24>
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	4413      	add	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4a13      	ldr	r2, [pc, #76]	@ (8003e50 <vTaskSwitchContext+0xb4>)
 8003e04:	4413      	add	r3, r2
 8003e06:	60bb      	str	r3, [r7, #8]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	605a      	str	r2, [r3, #4]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	3308      	adds	r3, #8
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d104      	bne.n	8003e28 <vTaskSwitchContext+0x8c>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	685a      	ldr	r2, [r3, #4]
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	4a09      	ldr	r2, [pc, #36]	@ (8003e54 <vTaskSwitchContext+0xb8>)
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	4a06      	ldr	r2, [pc, #24]	@ (8003e4c <vTaskSwitchContext+0xb0>)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6013      	str	r3, [r2, #0]
}
 8003e38:	bf00      	nop
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	20000d14 	.word	0x20000d14
 8003e48:	20000d00 	.word	0x20000d00
 8003e4c:	20000cf4 	.word	0x20000cf4
 8003e50:	2000081c 	.word	0x2000081c
 8003e54:	20000818 	.word	0x20000818

08003e58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10b      	bne.n	8003e80 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e6c:	f383 8811 	msr	BASEPRI, r3
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	60fb      	str	r3, [r7, #12]
}
 8003e7a:	bf00      	nop
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e80:	4b07      	ldr	r3, [pc, #28]	@ (8003ea0 <vTaskPlaceOnEventList+0x48>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	3318      	adds	r3, #24
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7fe fe06 	bl	8002a9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e8e:	2101      	movs	r1, #1
 8003e90:	6838      	ldr	r0, [r7, #0]
 8003e92:	f000 fa81 	bl	8004398 <prvAddCurrentTaskToDelayedList>
}
 8003e96:	bf00      	nop
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	20000818 	.word	0x20000818

08003ea4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10b      	bne.n	8003ece <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eba:	f383 8811 	msr	BASEPRI, r3
 8003ebe:	f3bf 8f6f 	isb	sy
 8003ec2:	f3bf 8f4f 	dsb	sy
 8003ec6:	617b      	str	r3, [r7, #20]
}
 8003ec8:	bf00      	nop
 8003eca:	bf00      	nop
 8003ecc:	e7fd      	b.n	8003eca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ece:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef8 <vTaskPlaceOnEventListRestricted+0x54>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	3318      	adds	r3, #24
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f7fe fdbb 	bl	8002a52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003ee2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ee6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	68b8      	ldr	r0, [r7, #8]
 8003eec:	f000 fa54 	bl	8004398 <prvAddCurrentTaskToDelayedList>
	}
 8003ef0:	bf00      	nop
 8003ef2:	3718      	adds	r7, #24
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	20000818 	.word	0x20000818

08003efc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10b      	bne.n	8003f2a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f16:	f383 8811 	msr	BASEPRI, r3
 8003f1a:	f3bf 8f6f 	isb	sy
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	60fb      	str	r3, [r7, #12]
}
 8003f24:	bf00      	nop
 8003f26:	bf00      	nop
 8003f28:	e7fd      	b.n	8003f26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	3318      	adds	r3, #24
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fe fdec 	bl	8002b0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f34:	4b1d      	ldr	r3, [pc, #116]	@ (8003fac <xTaskRemoveFromEventList+0xb0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d11d      	bne.n	8003f78 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7fe fde3 	bl	8002b0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f4a:	4b19      	ldr	r3, [pc, #100]	@ (8003fb0 <xTaskRemoveFromEventList+0xb4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d903      	bls.n	8003f5a <xTaskRemoveFromEventList+0x5e>
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	4a16      	ldr	r2, [pc, #88]	@ (8003fb0 <xTaskRemoveFromEventList+0xb4>)
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f5e:	4613      	mov	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	4a13      	ldr	r2, [pc, #76]	@ (8003fb4 <xTaskRemoveFromEventList+0xb8>)
 8003f68:	441a      	add	r2, r3
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4610      	mov	r0, r2
 8003f72:	f7fe fd6e 	bl	8002a52 <vListInsertEnd>
 8003f76:	e005      	b.n	8003f84 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	3318      	adds	r3, #24
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	480e      	ldr	r0, [pc, #56]	@ (8003fb8 <xTaskRemoveFromEventList+0xbc>)
 8003f80:	f7fe fd67 	bl	8002a52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f88:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <xTaskRemoveFromEventList+0xc0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d905      	bls.n	8003f9e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f92:	2301      	movs	r3, #1
 8003f94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f96:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc0 <xTaskRemoveFromEventList+0xc4>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	e001      	b.n	8003fa2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003fa2:	697b      	ldr	r3, [r7, #20]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	20000d14 	.word	0x20000d14
 8003fb0:	20000cf4 	.word	0x20000cf4
 8003fb4:	2000081c 	.word	0x2000081c
 8003fb8:	20000cac 	.word	0x20000cac
 8003fbc:	20000818 	.word	0x20000818
 8003fc0:	20000d00 	.word	0x20000d00

08003fc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fcc:	4b06      	ldr	r3, [pc, #24]	@ (8003fe8 <vTaskInternalSetTimeOutState+0x24>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fd4:	4b05      	ldr	r3, [pc, #20]	@ (8003fec <vTaskInternalSetTimeOutState+0x28>)
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	605a      	str	r2, [r3, #4]
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	20000d04 	.word	0x20000d04
 8003fec:	20000cf0 	.word	0x20000cf0

08003ff0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10b      	bne.n	8004018 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004004:	f383 8811 	msr	BASEPRI, r3
 8004008:	f3bf 8f6f 	isb	sy
 800400c:	f3bf 8f4f 	dsb	sy
 8004010:	613b      	str	r3, [r7, #16]
}
 8004012:	bf00      	nop
 8004014:	bf00      	nop
 8004016:	e7fd      	b.n	8004014 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10b      	bne.n	8004036 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800401e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004022:	f383 8811 	msr	BASEPRI, r3
 8004026:	f3bf 8f6f 	isb	sy
 800402a:	f3bf 8f4f 	dsb	sy
 800402e:	60fb      	str	r3, [r7, #12]
}
 8004030:	bf00      	nop
 8004032:	bf00      	nop
 8004034:	e7fd      	b.n	8004032 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004036:	f000 fe8f 	bl	8004d58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800403a:	4b1d      	ldr	r3, [pc, #116]	@ (80040b0 <xTaskCheckForTimeOut+0xc0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004052:	d102      	bne.n	800405a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004054:	2300      	movs	r3, #0
 8004056:	61fb      	str	r3, [r7, #28]
 8004058:	e023      	b.n	80040a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	4b15      	ldr	r3, [pc, #84]	@ (80040b4 <xTaskCheckForTimeOut+0xc4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d007      	beq.n	8004076 <xTaskCheckForTimeOut+0x86>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	429a      	cmp	r2, r3
 800406e:	d302      	bcc.n	8004076 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004070:	2301      	movs	r3, #1
 8004072:	61fb      	str	r3, [r7, #28]
 8004074:	e015      	b.n	80040a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	429a      	cmp	r2, r3
 800407e:	d20b      	bcs.n	8004098 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	1ad2      	subs	r2, r2, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f7ff ff99 	bl	8003fc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	e004      	b.n	80040a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800409e:	2301      	movs	r3, #1
 80040a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80040a2:	f000 fe8b 	bl	8004dbc <vPortExitCritical>

	return xReturn;
 80040a6:	69fb      	ldr	r3, [r7, #28]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3720      	adds	r7, #32
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000cf0 	.word	0x20000cf0
 80040b4:	20000d04 	.word	0x20000d04

080040b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040bc:	4b03      	ldr	r3, [pc, #12]	@ (80040cc <vTaskMissedYield+0x14>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	20000d00 	.word	0x20000d00

080040d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040d8:	f000 f852 	bl	8004180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040dc:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <prvIdleTask+0x28>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d9f9      	bls.n	80040d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040e4:	4b05      	ldr	r3, [pc, #20]	@ (80040fc <prvIdleTask+0x2c>)
 80040e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040f4:	e7f0      	b.n	80040d8 <prvIdleTask+0x8>
 80040f6:	bf00      	nop
 80040f8:	2000081c 	.word	0x2000081c
 80040fc:	e000ed04 	.word	0xe000ed04

08004100 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004106:	2300      	movs	r3, #0
 8004108:	607b      	str	r3, [r7, #4]
 800410a:	e00c      	b.n	8004126 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4a12      	ldr	r2, [pc, #72]	@ (8004160 <prvInitialiseTaskLists+0x60>)
 8004118:	4413      	add	r3, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe fc6c 	bl	80029f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3301      	adds	r3, #1
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b37      	cmp	r3, #55	@ 0x37
 800412a:	d9ef      	bls.n	800410c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800412c:	480d      	ldr	r0, [pc, #52]	@ (8004164 <prvInitialiseTaskLists+0x64>)
 800412e:	f7fe fc63 	bl	80029f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004132:	480d      	ldr	r0, [pc, #52]	@ (8004168 <prvInitialiseTaskLists+0x68>)
 8004134:	f7fe fc60 	bl	80029f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004138:	480c      	ldr	r0, [pc, #48]	@ (800416c <prvInitialiseTaskLists+0x6c>)
 800413a:	f7fe fc5d 	bl	80029f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800413e:	480c      	ldr	r0, [pc, #48]	@ (8004170 <prvInitialiseTaskLists+0x70>)
 8004140:	f7fe fc5a 	bl	80029f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004144:	480b      	ldr	r0, [pc, #44]	@ (8004174 <prvInitialiseTaskLists+0x74>)
 8004146:	f7fe fc57 	bl	80029f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800414a:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <prvInitialiseTaskLists+0x78>)
 800414c:	4a05      	ldr	r2, [pc, #20]	@ (8004164 <prvInitialiseTaskLists+0x64>)
 800414e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004150:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <prvInitialiseTaskLists+0x7c>)
 8004152:	4a05      	ldr	r2, [pc, #20]	@ (8004168 <prvInitialiseTaskLists+0x68>)
 8004154:	601a      	str	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	2000081c 	.word	0x2000081c
 8004164:	20000c7c 	.word	0x20000c7c
 8004168:	20000c90 	.word	0x20000c90
 800416c:	20000cac 	.word	0x20000cac
 8004170:	20000cc0 	.word	0x20000cc0
 8004174:	20000cd8 	.word	0x20000cd8
 8004178:	20000ca4 	.word	0x20000ca4
 800417c:	20000ca8 	.word	0x20000ca8

08004180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004186:	e019      	b.n	80041bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004188:	f000 fde6 	bl	8004d58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800418c:	4b10      	ldr	r3, [pc, #64]	@ (80041d0 <prvCheckTasksWaitingTermination+0x50>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	4618      	mov	r0, r3
 800419a:	f7fe fcb7 	bl	8002b0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	4a0b      	ldr	r2, [pc, #44]	@ (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041a8:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	4a0a      	ldr	r2, [pc, #40]	@ (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041b2:	f000 fe03 	bl	8004dbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f810 	bl	80041dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e1      	bne.n	8004188 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	20000cc0 	.word	0x20000cc0
 80041d4:	20000cec 	.word	0x20000cec
 80041d8:	20000cd4 	.word	0x20000cd4

080041dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d108      	bne.n	8004200 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 ffa0 	bl	8005138 <vPortFree>
				vPortFree( pxTCB );
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 ff9d 	bl	8005138 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041fe:	e019      	b.n	8004234 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004206:	2b01      	cmp	r3, #1
 8004208:	d103      	bne.n	8004212 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 ff94 	bl	8005138 <vPortFree>
	}
 8004210:	e010      	b.n	8004234 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004218:	2b02      	cmp	r3, #2
 800421a:	d00b      	beq.n	8004234 <prvDeleteTCB+0x58>
	__asm volatile
 800421c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004220:	f383 8811 	msr	BASEPRI, r3
 8004224:	f3bf 8f6f 	isb	sy
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	60fb      	str	r3, [r7, #12]
}
 800422e:	bf00      	nop
 8004230:	bf00      	nop
 8004232:	e7fd      	b.n	8004230 <prvDeleteTCB+0x54>
	}
 8004234:	bf00      	nop
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004242:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <prvResetNextTaskUnblockTime+0x38>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d104      	bne.n	8004256 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800424c:	4b0a      	ldr	r3, [pc, #40]	@ (8004278 <prvResetNextTaskUnblockTime+0x3c>)
 800424e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004252:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004254:	e008      	b.n	8004268 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004256:	4b07      	ldr	r3, [pc, #28]	@ (8004274 <prvResetNextTaskUnblockTime+0x38>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	4a04      	ldr	r2, [pc, #16]	@ (8004278 <prvResetNextTaskUnblockTime+0x3c>)
 8004266:	6013      	str	r3, [r2, #0]
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	20000ca4 	.word	0x20000ca4
 8004278:	20000d0c 	.word	0x20000d0c

0800427c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004282:	4b0b      	ldr	r3, [pc, #44]	@ (80042b0 <xTaskGetSchedulerState+0x34>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d102      	bne.n	8004290 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800428a:	2301      	movs	r3, #1
 800428c:	607b      	str	r3, [r7, #4]
 800428e:	e008      	b.n	80042a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004290:	4b08      	ldr	r3, [pc, #32]	@ (80042b4 <xTaskGetSchedulerState+0x38>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004298:	2302      	movs	r3, #2
 800429a:	607b      	str	r3, [r7, #4]
 800429c:	e001      	b.n	80042a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800429e:	2300      	movs	r3, #0
 80042a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042a2:	687b      	ldr	r3, [r7, #4]
	}
 80042a4:	4618      	mov	r0, r3
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	20000cf8 	.word	0x20000cf8
 80042b4:	20000d14 	.word	0x20000d14

080042b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d058      	beq.n	8004380 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042ce:	4b2f      	ldr	r3, [pc, #188]	@ (800438c <xTaskPriorityDisinherit+0xd4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d00b      	beq.n	80042f0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	60fb      	str	r3, [r7, #12]
}
 80042ea:	bf00      	nop
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10b      	bne.n	8004310 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	60bb      	str	r3, [r7, #8]
}
 800430a:	bf00      	nop
 800430c:	bf00      	nop
 800430e:	e7fd      	b.n	800430c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004314:	1e5a      	subs	r2, r3, #1
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004322:	429a      	cmp	r2, r3
 8004324:	d02c      	beq.n	8004380 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800432a:	2b00      	cmp	r3, #0
 800432c:	d128      	bne.n	8004380 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	3304      	adds	r3, #4
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe fbea 	bl	8002b0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004350:	4b0f      	ldr	r3, [pc, #60]	@ (8004390 <xTaskPriorityDisinherit+0xd8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	429a      	cmp	r2, r3
 8004356:	d903      	bls.n	8004360 <xTaskPriorityDisinherit+0xa8>
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435c:	4a0c      	ldr	r2, [pc, #48]	@ (8004390 <xTaskPriorityDisinherit+0xd8>)
 800435e:	6013      	str	r3, [r2, #0]
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004364:	4613      	mov	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4413      	add	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4a09      	ldr	r2, [pc, #36]	@ (8004394 <xTaskPriorityDisinherit+0xdc>)
 800436e:	441a      	add	r2, r3
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	3304      	adds	r3, #4
 8004374:	4619      	mov	r1, r3
 8004376:	4610      	mov	r0, r2
 8004378:	f7fe fb6b 	bl	8002a52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800437c:	2301      	movs	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004380:	697b      	ldr	r3, [r7, #20]
	}
 8004382:	4618      	mov	r0, r3
 8004384:	3718      	adds	r7, #24
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20000818 	.word	0x20000818
 8004390:	20000cf4 	.word	0x20000cf4
 8004394:	2000081c 	.word	0x2000081c

08004398 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80043a2:	4b21      	ldr	r3, [pc, #132]	@ (8004428 <prvAddCurrentTaskToDelayedList+0x90>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043a8:	4b20      	ldr	r3, [pc, #128]	@ (800442c <prvAddCurrentTaskToDelayedList+0x94>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	3304      	adds	r3, #4
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe fbac 	bl	8002b0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043ba:	d10a      	bne.n	80043d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d007      	beq.n	80043d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043c2:	4b1a      	ldr	r3, [pc, #104]	@ (800442c <prvAddCurrentTaskToDelayedList+0x94>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3304      	adds	r3, #4
 80043c8:	4619      	mov	r1, r3
 80043ca:	4819      	ldr	r0, [pc, #100]	@ (8004430 <prvAddCurrentTaskToDelayedList+0x98>)
 80043cc:	f7fe fb41 	bl	8002a52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043d0:	e026      	b.n	8004420 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4413      	add	r3, r2
 80043d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043da:	4b14      	ldr	r3, [pc, #80]	@ (800442c <prvAddCurrentTaskToDelayedList+0x94>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d209      	bcs.n	80043fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043ea:	4b12      	ldr	r3, [pc, #72]	@ (8004434 <prvAddCurrentTaskToDelayedList+0x9c>)
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	4b0f      	ldr	r3, [pc, #60]	@ (800442c <prvAddCurrentTaskToDelayedList+0x94>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3304      	adds	r3, #4
 80043f4:	4619      	mov	r1, r3
 80043f6:	4610      	mov	r0, r2
 80043f8:	f7fe fb4f 	bl	8002a9a <vListInsert>
}
 80043fc:	e010      	b.n	8004420 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004438 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	4b0a      	ldr	r3, [pc, #40]	@ (800442c <prvAddCurrentTaskToDelayedList+0x94>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3304      	adds	r3, #4
 8004408:	4619      	mov	r1, r3
 800440a:	4610      	mov	r0, r2
 800440c:	f7fe fb45 	bl	8002a9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004410:	4b0a      	ldr	r3, [pc, #40]	@ (800443c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	429a      	cmp	r2, r3
 8004418:	d202      	bcs.n	8004420 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800441a:	4a08      	ldr	r2, [pc, #32]	@ (800443c <prvAddCurrentTaskToDelayedList+0xa4>)
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	6013      	str	r3, [r2, #0]
}
 8004420:	bf00      	nop
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	20000cf0 	.word	0x20000cf0
 800442c:	20000818 	.word	0x20000818
 8004430:	20000cd8 	.word	0x20000cd8
 8004434:	20000ca8 	.word	0x20000ca8
 8004438:	20000ca4 	.word	0x20000ca4
 800443c:	20000d0c 	.word	0x20000d0c

08004440 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b08a      	sub	sp, #40	@ 0x28
 8004444:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004446:	2300      	movs	r3, #0
 8004448:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800444a:	f000 fb13 	bl	8004a74 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800444e:	4b1d      	ldr	r3, [pc, #116]	@ (80044c4 <xTimerCreateTimerTask+0x84>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d021      	beq.n	800449a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800445a:	2300      	movs	r3, #0
 800445c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800445e:	1d3a      	adds	r2, r7, #4
 8004460:	f107 0108 	add.w	r1, r7, #8
 8004464:	f107 030c 	add.w	r3, r7, #12
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe faab 	bl	80029c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	9202      	str	r2, [sp, #8]
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	2302      	movs	r3, #2
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2300      	movs	r3, #0
 800447e:	460a      	mov	r2, r1
 8004480:	4911      	ldr	r1, [pc, #68]	@ (80044c8 <xTimerCreateTimerTask+0x88>)
 8004482:	4812      	ldr	r0, [pc, #72]	@ (80044cc <xTimerCreateTimerTask+0x8c>)
 8004484:	f7ff f907 	bl	8003696 <xTaskCreateStatic>
 8004488:	4603      	mov	r3, r0
 800448a:	4a11      	ldr	r2, [pc, #68]	@ (80044d0 <xTimerCreateTimerTask+0x90>)
 800448c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800448e:	4b10      	ldr	r3, [pc, #64]	@ (80044d0 <xTimerCreateTimerTask+0x90>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004496:	2301      	movs	r3, #1
 8004498:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10b      	bne.n	80044b8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	613b      	str	r3, [r7, #16]
}
 80044b2:	bf00      	nop
 80044b4:	bf00      	nop
 80044b6:	e7fd      	b.n	80044b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80044b8:	697b      	ldr	r3, [r7, #20]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3718      	adds	r7, #24
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20000d48 	.word	0x20000d48
 80044c8:	08006258 	.word	0x08006258
 80044cc:	0800460d 	.word	0x0800460d
 80044d0:	20000d4c 	.word	0x20000d4c

080044d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08a      	sub	sp, #40	@ 0x28
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
 80044e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10b      	bne.n	8004504 <xTimerGenericCommand+0x30>
	__asm volatile
 80044ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f0:	f383 8811 	msr	BASEPRI, r3
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	623b      	str	r3, [r7, #32]
}
 80044fe:	bf00      	nop
 8004500:	bf00      	nop
 8004502:	e7fd      	b.n	8004500 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004504:	4b19      	ldr	r3, [pc, #100]	@ (800456c <xTimerGenericCommand+0x98>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d02a      	beq.n	8004562 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b05      	cmp	r3, #5
 800451c:	dc18      	bgt.n	8004550 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800451e:	f7ff fead 	bl	800427c <xTaskGetSchedulerState>
 8004522:	4603      	mov	r3, r0
 8004524:	2b02      	cmp	r3, #2
 8004526:	d109      	bne.n	800453c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004528:	4b10      	ldr	r3, [pc, #64]	@ (800456c <xTimerGenericCommand+0x98>)
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	f107 0110 	add.w	r1, r7, #16
 8004530:	2300      	movs	r3, #0
 8004532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004534:	f7fe fc22 	bl	8002d7c <xQueueGenericSend>
 8004538:	6278      	str	r0, [r7, #36]	@ 0x24
 800453a:	e012      	b.n	8004562 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800453c:	4b0b      	ldr	r3, [pc, #44]	@ (800456c <xTimerGenericCommand+0x98>)
 800453e:	6818      	ldr	r0, [r3, #0]
 8004540:	f107 0110 	add.w	r1, r7, #16
 8004544:	2300      	movs	r3, #0
 8004546:	2200      	movs	r2, #0
 8004548:	f7fe fc18 	bl	8002d7c <xQueueGenericSend>
 800454c:	6278      	str	r0, [r7, #36]	@ 0x24
 800454e:	e008      	b.n	8004562 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004550:	4b06      	ldr	r3, [pc, #24]	@ (800456c <xTimerGenericCommand+0x98>)
 8004552:	6818      	ldr	r0, [r3, #0]
 8004554:	f107 0110 	add.w	r1, r7, #16
 8004558:	2300      	movs	r3, #0
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	f7fe fd2c 	bl	8002fb8 <xQueueGenericSendFromISR>
 8004560:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004564:	4618      	mov	r0, r3
 8004566:	3728      	adds	r7, #40	@ 0x28
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000d48 	.word	0x20000d48

08004570 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af02      	add	r7, sp, #8
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800457a:	4b23      	ldr	r3, [pc, #140]	@ (8004608 <prvProcessExpiredTimer+0x98>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	3304      	adds	r3, #4
 8004588:	4618      	mov	r0, r3
 800458a:	f7fe fabf 	bl	8002b0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b00      	cmp	r3, #0
 800459a:	d023      	beq.n	80045e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	699a      	ldr	r2, [r3, #24]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	18d1      	adds	r1, r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	6978      	ldr	r0, [r7, #20]
 80045aa:	f000 f8d5 	bl	8004758 <prvInsertTimerInActiveList>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d020      	beq.n	80045f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045b4:	2300      	movs	r3, #0
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	2300      	movs	r3, #0
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	2100      	movs	r1, #0
 80045be:	6978      	ldr	r0, [r7, #20]
 80045c0:	f7ff ff88 	bl	80044d4 <xTimerGenericCommand>
 80045c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d114      	bne.n	80045f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80045cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d0:	f383 8811 	msr	BASEPRI, r3
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	60fb      	str	r3, [r7, #12]
}
 80045de:	bf00      	nop
 80045e0:	bf00      	nop
 80045e2:	e7fd      	b.n	80045e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045ea:	f023 0301 	bic.w	r3, r3, #1
 80045ee:	b2da      	uxtb	r2, r3
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	6978      	ldr	r0, [r7, #20]
 80045fc:	4798      	blx	r3
}
 80045fe:	bf00      	nop
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	20000d40 	.word	0x20000d40

0800460c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004614:	f107 0308 	add.w	r3, r7, #8
 8004618:	4618      	mov	r0, r3
 800461a:	f000 f859 	bl	80046d0 <prvGetNextExpireTime>
 800461e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	4619      	mov	r1, r3
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f805 	bl	8004634 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800462a:	f000 f8d7 	bl	80047dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800462e:	bf00      	nop
 8004630:	e7f0      	b.n	8004614 <prvTimerTask+0x8>
	...

08004634 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800463e:	f7ff fa37 	bl	8003ab0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004642:	f107 0308 	add.w	r3, r7, #8
 8004646:	4618      	mov	r0, r3
 8004648:	f000 f866 	bl	8004718 <prvSampleTimeNow>
 800464c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d130      	bne.n	80046b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10a      	bne.n	8004670 <prvProcessTimerOrBlockTask+0x3c>
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	429a      	cmp	r2, r3
 8004660:	d806      	bhi.n	8004670 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004662:	f7ff fa33 	bl	8003acc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004666:	68f9      	ldr	r1, [r7, #12]
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7ff ff81 	bl	8004570 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800466e:	e024      	b.n	80046ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004676:	4b13      	ldr	r3, [pc, #76]	@ (80046c4 <prvProcessTimerOrBlockTask+0x90>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <prvProcessTimerOrBlockTask+0x50>
 8004680:	2301      	movs	r3, #1
 8004682:	e000      	b.n	8004686 <prvProcessTimerOrBlockTask+0x52>
 8004684:	2300      	movs	r3, #0
 8004686:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004688:	4b0f      	ldr	r3, [pc, #60]	@ (80046c8 <prvProcessTimerOrBlockTask+0x94>)
 800468a:	6818      	ldr	r0, [r3, #0]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	4619      	mov	r1, r3
 8004696:	f7fe ff6f 	bl	8003578 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800469a:	f7ff fa17 	bl	8003acc <xTaskResumeAll>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10a      	bne.n	80046ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80046a4:	4b09      	ldr	r3, [pc, #36]	@ (80046cc <prvProcessTimerOrBlockTask+0x98>)
 80046a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	f3bf 8f6f 	isb	sy
}
 80046b4:	e001      	b.n	80046ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80046b6:	f7ff fa09 	bl	8003acc <xTaskResumeAll>
}
 80046ba:	bf00      	nop
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000d44 	.word	0x20000d44
 80046c8:	20000d48 	.word	0x20000d48
 80046cc:	e000ed04 	.word	0xe000ed04

080046d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80046d0:	b480      	push	{r7}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004714 <prvGetNextExpireTime+0x44>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <prvGetNextExpireTime+0x16>
 80046e2:	2201      	movs	r2, #1
 80046e4:	e000      	b.n	80046e8 <prvGetNextExpireTime+0x18>
 80046e6:	2200      	movs	r2, #0
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d105      	bne.n	8004700 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046f4:	4b07      	ldr	r3, [pc, #28]	@ (8004714 <prvGetNextExpireTime+0x44>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	e001      	b.n	8004704 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004704:	68fb      	ldr	r3, [r7, #12]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	20000d40 	.word	0x20000d40

08004718 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004720:	f7ff fa72 	bl	8003c08 <xTaskGetTickCount>
 8004724:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004726:	4b0b      	ldr	r3, [pc, #44]	@ (8004754 <prvSampleTimeNow+0x3c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	429a      	cmp	r2, r3
 800472e:	d205      	bcs.n	800473c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004730:	f000 f93a 	bl	80049a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	e002      	b.n	8004742 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004742:	4a04      	ldr	r2, [pc, #16]	@ (8004754 <prvSampleTimeNow+0x3c>)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004748:	68fb      	ldr	r3, [r7, #12]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20000d50 	.word	0x20000d50

08004758 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	429a      	cmp	r2, r3
 800477c:	d812      	bhi.n	80047a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	1ad2      	subs	r2, r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	429a      	cmp	r2, r3
 800478a:	d302      	bcc.n	8004792 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800478c:	2301      	movs	r3, #1
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e01b      	b.n	80047ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004792:	4b10      	ldr	r3, [pc, #64]	@ (80047d4 <prvInsertTimerInActiveList+0x7c>)
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	3304      	adds	r3, #4
 800479a:	4619      	mov	r1, r3
 800479c:	4610      	mov	r0, r2
 800479e:	f7fe f97c 	bl	8002a9a <vListInsert>
 80047a2:	e012      	b.n	80047ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d206      	bcs.n	80047ba <prvInsertTimerInActiveList+0x62>
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d302      	bcc.n	80047ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80047b4:	2301      	movs	r3, #1
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	e007      	b.n	80047ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047ba:	4b07      	ldr	r3, [pc, #28]	@ (80047d8 <prvInsertTimerInActiveList+0x80>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3304      	adds	r3, #4
 80047c2:	4619      	mov	r1, r3
 80047c4:	4610      	mov	r0, r2
 80047c6:	f7fe f968 	bl	8002a9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80047ca:	697b      	ldr	r3, [r7, #20]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3718      	adds	r7, #24
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	20000d44 	.word	0x20000d44
 80047d8:	20000d40 	.word	0x20000d40

080047dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b08e      	sub	sp, #56	@ 0x38
 80047e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80047e2:	e0ce      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	da19      	bge.n	800481e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80047ea:	1d3b      	adds	r3, r7, #4
 80047ec:	3304      	adds	r3, #4
 80047ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80047f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <prvProcessReceivedCommands+0x32>
	__asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	61fb      	str	r3, [r7, #28]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800480e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004814:	6850      	ldr	r0, [r2, #4]
 8004816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004818:	6892      	ldr	r2, [r2, #8]
 800481a:	4611      	mov	r1, r2
 800481c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	f2c0 80ae 	blt.w	8004982 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d004      	beq.n	800483c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004834:	3304      	adds	r3, #4
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe f968 	bl	8002b0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800483c:	463b      	mov	r3, r7
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff ff6a 	bl	8004718 <prvSampleTimeNow>
 8004844:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b09      	cmp	r3, #9
 800484a:	f200 8097 	bhi.w	800497c <prvProcessReceivedCommands+0x1a0>
 800484e:	a201      	add	r2, pc, #4	@ (adr r2, 8004854 <prvProcessReceivedCommands+0x78>)
 8004850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004854:	0800487d 	.word	0x0800487d
 8004858:	0800487d 	.word	0x0800487d
 800485c:	0800487d 	.word	0x0800487d
 8004860:	080048f3 	.word	0x080048f3
 8004864:	08004907 	.word	0x08004907
 8004868:	08004953 	.word	0x08004953
 800486c:	0800487d 	.word	0x0800487d
 8004870:	0800487d 	.word	0x0800487d
 8004874:	080048f3 	.word	0x080048f3
 8004878:	08004907 	.word	0x08004907
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004882:	f043 0301 	orr.w	r3, r3, #1
 8004886:	b2da      	uxtb	r2, r3
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	18d1      	adds	r1, r2, r3
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800489a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800489c:	f7ff ff5c 	bl	8004758 <prvInsertTimerInActiveList>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d06c      	beq.n	8004980 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048b4:	f003 0304 	and.w	r3, r3, #4
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d061      	beq.n	8004980 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	441a      	add	r2, r3
 80048c4:	2300      	movs	r3, #0
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	2300      	movs	r3, #0
 80048ca:	2100      	movs	r1, #0
 80048cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048ce:	f7ff fe01 	bl	80044d4 <xTimerGenericCommand>
 80048d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80048d4:	6a3b      	ldr	r3, [r7, #32]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d152      	bne.n	8004980 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80048da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048de:	f383 8811 	msr	BASEPRI, r3
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	f3bf 8f4f 	dsb	sy
 80048ea:	61bb      	str	r3, [r7, #24]
}
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
 80048f0:	e7fd      	b.n	80048ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048f8:	f023 0301 	bic.w	r3, r3, #1
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004900:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004904:	e03d      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004908:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800490c:	f043 0301 	orr.w	r3, r3, #1
 8004910:	b2da      	uxtb	r2, r3
 8004912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004914:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800491e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	617b      	str	r3, [r7, #20]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004940:	699a      	ldr	r2, [r3, #24]
 8004942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004944:	18d1      	adds	r1, r2, r3
 8004946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800494c:	f7ff ff04 	bl	8004758 <prvInsertTimerInActiveList>
					break;
 8004950:	e017      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d103      	bne.n	8004968 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004960:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004962:	f000 fbe9 	bl	8005138 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004966:	e00c      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800496e:	f023 0301 	bic.w	r3, r3, #1
 8004972:	b2da      	uxtb	r2, r3
 8004974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004976:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800497a:	e002      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800497c:	bf00      	nop
 800497e:	e000      	b.n	8004982 <prvProcessReceivedCommands+0x1a6>
					break;
 8004980:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004982:	4b08      	ldr	r3, [pc, #32]	@ (80049a4 <prvProcessReceivedCommands+0x1c8>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	1d39      	adds	r1, r7, #4
 8004988:	2200      	movs	r2, #0
 800498a:	4618      	mov	r0, r3
 800498c:	f7fe fbca 	bl	8003124 <xQueueReceive>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	f47f af26 	bne.w	80047e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	3730      	adds	r7, #48	@ 0x30
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000d48 	.word	0x20000d48

080049a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049ae:	e049      	b.n	8004a44 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049b0:	4b2e      	ldr	r3, [pc, #184]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ba:	4b2c      	ldr	r3, [pc, #176]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7fe f89f 	bl	8002b0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80049dc:	f003 0304 	and.w	r3, r3, #4
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d02f      	beq.n	8004a44 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	693a      	ldr	r2, [r7, #16]
 80049ea:	4413      	add	r3, r2
 80049ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d90e      	bls.n	8004a14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a02:	4b1a      	ldr	r3, [pc, #104]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f7fe f844 	bl	8002a9a <vListInsert>
 8004a12:	e017      	b.n	8004a44 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a14:	2300      	movs	r3, #0
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	2300      	movs	r3, #0
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f7ff fd58 	bl	80044d4 <xTimerGenericCommand>
 8004a24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10b      	bne.n	8004a44 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a30:	f383 8811 	msr	BASEPRI, r3
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	603b      	str	r3, [r7, #0]
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a44:	4b09      	ldr	r3, [pc, #36]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1b0      	bne.n	80049b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a4e:	4b07      	ldr	r3, [pc, #28]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a54:	4b06      	ldr	r3, [pc, #24]	@ (8004a70 <prvSwitchTimerLists+0xc8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a04      	ldr	r2, [pc, #16]	@ (8004a6c <prvSwitchTimerLists+0xc4>)
 8004a5a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a5c:	4a04      	ldr	r2, [pc, #16]	@ (8004a70 <prvSwitchTimerLists+0xc8>)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	6013      	str	r3, [r2, #0]
}
 8004a62:	bf00      	nop
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000d40 	.word	0x20000d40
 8004a70:	20000d44 	.word	0x20000d44

08004a74 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a7a:	f000 f96d 	bl	8004d58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a7e:	4b15      	ldr	r3, [pc, #84]	@ (8004ad4 <prvCheckForValidListAndQueue+0x60>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d120      	bne.n	8004ac8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a86:	4814      	ldr	r0, [pc, #80]	@ (8004ad8 <prvCheckForValidListAndQueue+0x64>)
 8004a88:	f7fd ffb6 	bl	80029f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a8c:	4813      	ldr	r0, [pc, #76]	@ (8004adc <prvCheckForValidListAndQueue+0x68>)
 8004a8e:	f7fd ffb3 	bl	80029f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a92:	4b13      	ldr	r3, [pc, #76]	@ (8004ae0 <prvCheckForValidListAndQueue+0x6c>)
 8004a94:	4a10      	ldr	r2, [pc, #64]	@ (8004ad8 <prvCheckForValidListAndQueue+0x64>)
 8004a96:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a98:	4b12      	ldr	r3, [pc, #72]	@ (8004ae4 <prvCheckForValidListAndQueue+0x70>)
 8004a9a:	4a10      	ldr	r2, [pc, #64]	@ (8004adc <prvCheckForValidListAndQueue+0x68>)
 8004a9c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	4b11      	ldr	r3, [pc, #68]	@ (8004ae8 <prvCheckForValidListAndQueue+0x74>)
 8004aa4:	4a11      	ldr	r2, [pc, #68]	@ (8004aec <prvCheckForValidListAndQueue+0x78>)
 8004aa6:	2110      	movs	r1, #16
 8004aa8:	200a      	movs	r0, #10
 8004aaa:	f7fe f8c3 	bl	8002c34 <xQueueGenericCreateStatic>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <prvCheckForValidListAndQueue+0x60>)
 8004ab2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ab4:	4b07      	ldr	r3, [pc, #28]	@ (8004ad4 <prvCheckForValidListAndQueue+0x60>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004abc:	4b05      	ldr	r3, [pc, #20]	@ (8004ad4 <prvCheckForValidListAndQueue+0x60>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	490b      	ldr	r1, [pc, #44]	@ (8004af0 <prvCheckForValidListAndQueue+0x7c>)
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fe fd2e 	bl	8003524 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ac8:	f000 f978 	bl	8004dbc <vPortExitCritical>
}
 8004acc:	bf00      	nop
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	20000d48 	.word	0x20000d48
 8004ad8:	20000d18 	.word	0x20000d18
 8004adc:	20000d2c 	.word	0x20000d2c
 8004ae0:	20000d40 	.word	0x20000d40
 8004ae4:	20000d44 	.word	0x20000d44
 8004ae8:	20000df4 	.word	0x20000df4
 8004aec:	20000d54 	.word	0x20000d54
 8004af0:	08006260 	.word	0x08006260

08004af4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	3b04      	subs	r3, #4
 8004b04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	3b04      	subs	r3, #4
 8004b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	f023 0201 	bic.w	r2, r3, #1
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3b04      	subs	r3, #4
 8004b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b24:	4a0c      	ldr	r2, [pc, #48]	@ (8004b58 <pxPortInitialiseStack+0x64>)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	3b14      	subs	r3, #20
 8004b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	3b04      	subs	r3, #4
 8004b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f06f 0202 	mvn.w	r2, #2
 8004b42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	3b20      	subs	r3, #32
 8004b48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	08004b5d 	.word	0x08004b5d

08004b5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b62:	2300      	movs	r3, #0
 8004b64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b66:	4b13      	ldr	r3, [pc, #76]	@ (8004bb4 <prvTaskExitError+0x58>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b6e:	d00b      	beq.n	8004b88 <prvTaskExitError+0x2c>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	60fb      	str	r3, [r7, #12]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <prvTaskExitError+0x28>
	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	60bb      	str	r3, [r7, #8]
}
 8004b9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b9c:	bf00      	nop
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0fc      	beq.n	8004b9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	2000000c 	.word	0x2000000c
	...

08004bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004bc0:	4b07      	ldr	r3, [pc, #28]	@ (8004be0 <pxCurrentTCBConst2>)
 8004bc2:	6819      	ldr	r1, [r3, #0]
 8004bc4:	6808      	ldr	r0, [r1, #0]
 8004bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bca:	f380 8809 	msr	PSP, r0
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f04f 0000 	mov.w	r0, #0
 8004bd6:	f380 8811 	msr	BASEPRI, r0
 8004bda:	4770      	bx	lr
 8004bdc:	f3af 8000 	nop.w

08004be0 <pxCurrentTCBConst2>:
 8004be0:	20000818 	.word	0x20000818
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop

08004be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004be8:	4808      	ldr	r0, [pc, #32]	@ (8004c0c <prvPortStartFirstTask+0x24>)
 8004bea:	6800      	ldr	r0, [r0, #0]
 8004bec:	6800      	ldr	r0, [r0, #0]
 8004bee:	f380 8808 	msr	MSP, r0
 8004bf2:	f04f 0000 	mov.w	r0, #0
 8004bf6:	f380 8814 	msr	CONTROL, r0
 8004bfa:	b662      	cpsie	i
 8004bfc:	b661      	cpsie	f
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	f3bf 8f6f 	isb	sy
 8004c06:	df00      	svc	0
 8004c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c0a:	bf00      	nop
 8004c0c:	e000ed08 	.word	0xe000ed08

08004c10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c16:	4b47      	ldr	r3, [pc, #284]	@ (8004d34 <xPortStartScheduler+0x124>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a47      	ldr	r2, [pc, #284]	@ (8004d38 <xPortStartScheduler+0x128>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d10b      	bne.n	8004c38 <xPortStartScheduler+0x28>
	__asm volatile
 8004c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c24:	f383 8811 	msr	BASEPRI, r3
 8004c28:	f3bf 8f6f 	isb	sy
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	60fb      	str	r3, [r7, #12]
}
 8004c32:	bf00      	nop
 8004c34:	bf00      	nop
 8004c36:	e7fd      	b.n	8004c34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c38:	4b3e      	ldr	r3, [pc, #248]	@ (8004d34 <xPortStartScheduler+0x124>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a3f      	ldr	r2, [pc, #252]	@ (8004d3c <xPortStartScheduler+0x12c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d10b      	bne.n	8004c5a <xPortStartScheduler+0x4a>
	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	613b      	str	r3, [r7, #16]
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	e7fd      	b.n	8004c56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c5a:	4b39      	ldr	r3, [pc, #228]	@ (8004d40 <xPortStartScheduler+0x130>)
 8004c5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	22ff      	movs	r2, #255	@ 0xff
 8004c6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004c7c:	b2da      	uxtb	r2, r3
 8004c7e:	4b31      	ldr	r3, [pc, #196]	@ (8004d44 <xPortStartScheduler+0x134>)
 8004c80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c82:	4b31      	ldr	r3, [pc, #196]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004c84:	2207      	movs	r2, #7
 8004c86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c88:	e009      	b.n	8004c9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	4a2d      	ldr	r2, [pc, #180]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004c92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b80      	cmp	r3, #128	@ 0x80
 8004ca8:	d0ef      	beq.n	8004c8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004caa:	4b27      	ldr	r3, [pc, #156]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f1c3 0307 	rsb	r3, r3, #7
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d00b      	beq.n	8004cce <xPortStartScheduler+0xbe>
	__asm volatile
 8004cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	60bb      	str	r3, [r7, #8]
}
 8004cc8:	bf00      	nop
 8004cca:	bf00      	nop
 8004ccc:	e7fd      	b.n	8004cca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004cce:	4b1e      	ldr	r3, [pc, #120]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	021b      	lsls	r3, r3, #8
 8004cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004cd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ce0:	4a19      	ldr	r2, [pc, #100]	@ (8004d48 <xPortStartScheduler+0x138>)
 8004ce2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004cec:	4b17      	ldr	r3, [pc, #92]	@ (8004d4c <xPortStartScheduler+0x13c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a16      	ldr	r2, [pc, #88]	@ (8004d4c <xPortStartScheduler+0x13c>)
 8004cf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cf8:	4b14      	ldr	r3, [pc, #80]	@ (8004d4c <xPortStartScheduler+0x13c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a13      	ldr	r2, [pc, #76]	@ (8004d4c <xPortStartScheduler+0x13c>)
 8004cfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004d02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d04:	f000 f8da 	bl	8004ebc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d08:	4b11      	ldr	r3, [pc, #68]	@ (8004d50 <xPortStartScheduler+0x140>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d0e:	f000 f8f9 	bl	8004f04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d12:	4b10      	ldr	r3, [pc, #64]	@ (8004d54 <xPortStartScheduler+0x144>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a0f      	ldr	r2, [pc, #60]	@ (8004d54 <xPortStartScheduler+0x144>)
 8004d18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004d1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d1e:	f7ff ff63 	bl	8004be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d22:	f7ff f83b 	bl	8003d9c <vTaskSwitchContext>
	prvTaskExitError();
 8004d26:	f7ff ff19 	bl	8004b5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	e000ed00 	.word	0xe000ed00
 8004d38:	410fc271 	.word	0x410fc271
 8004d3c:	410fc270 	.word	0x410fc270
 8004d40:	e000e400 	.word	0xe000e400
 8004d44:	20000e48 	.word	0x20000e48
 8004d48:	20000e4c 	.word	0x20000e4c
 8004d4c:	e000ed20 	.word	0xe000ed20
 8004d50:	2000000c 	.word	0x2000000c
 8004d54:	e000ef34 	.word	0xe000ef34

08004d58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	607b      	str	r3, [r7, #4]
}
 8004d70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d72:	4b10      	ldr	r3, [pc, #64]	@ (8004db4 <vPortEnterCritical+0x5c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3301      	adds	r3, #1
 8004d78:	4a0e      	ldr	r2, [pc, #56]	@ (8004db4 <vPortEnterCritical+0x5c>)
 8004d7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004db4 <vPortEnterCritical+0x5c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d110      	bne.n	8004da6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d84:	4b0c      	ldr	r3, [pc, #48]	@ (8004db8 <vPortEnterCritical+0x60>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00b      	beq.n	8004da6 <vPortEnterCritical+0x4e>
	__asm volatile
 8004d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d92:	f383 8811 	msr	BASEPRI, r3
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	603b      	str	r3, [r7, #0]
}
 8004da0:	bf00      	nop
 8004da2:	bf00      	nop
 8004da4:	e7fd      	b.n	8004da2 <vPortEnterCritical+0x4a>
	}
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	2000000c 	.word	0x2000000c
 8004db8:	e000ed04 	.word	0xe000ed04

08004dbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004dc2:	4b12      	ldr	r3, [pc, #72]	@ (8004e0c <vPortExitCritical+0x50>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10b      	bne.n	8004de2 <vPortExitCritical+0x26>
	__asm volatile
 8004dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dce:	f383 8811 	msr	BASEPRI, r3
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	f3bf 8f4f 	dsb	sy
 8004dda:	607b      	str	r3, [r7, #4]
}
 8004ddc:	bf00      	nop
 8004dde:	bf00      	nop
 8004de0:	e7fd      	b.n	8004dde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004de2:	4b0a      	ldr	r3, [pc, #40]	@ (8004e0c <vPortExitCritical+0x50>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	4a08      	ldr	r2, [pc, #32]	@ (8004e0c <vPortExitCritical+0x50>)
 8004dea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004dec:	4b07      	ldr	r3, [pc, #28]	@ (8004e0c <vPortExitCritical+0x50>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d105      	bne.n	8004e00 <vPortExitCritical+0x44>
 8004df4:	2300      	movs	r3, #0
 8004df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	f383 8811 	msr	BASEPRI, r3
}
 8004dfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	2000000c 	.word	0x2000000c

08004e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e10:	f3ef 8009 	mrs	r0, PSP
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	4b15      	ldr	r3, [pc, #84]	@ (8004e70 <pxCurrentTCBConst>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	f01e 0f10 	tst.w	lr, #16
 8004e20:	bf08      	it	eq
 8004e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e2a:	6010      	str	r0, [r2, #0]
 8004e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004e30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004e34:	f380 8811 	msr	BASEPRI, r0
 8004e38:	f3bf 8f4f 	dsb	sy
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f7fe ffac 	bl	8003d9c <vTaskSwitchContext>
 8004e44:	f04f 0000 	mov.w	r0, #0
 8004e48:	f380 8811 	msr	BASEPRI, r0
 8004e4c:	bc09      	pop	{r0, r3}
 8004e4e:	6819      	ldr	r1, [r3, #0]
 8004e50:	6808      	ldr	r0, [r1, #0]
 8004e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e56:	f01e 0f10 	tst.w	lr, #16
 8004e5a:	bf08      	it	eq
 8004e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e60:	f380 8809 	msr	PSP, r0
 8004e64:	f3bf 8f6f 	isb	sy
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	f3af 8000 	nop.w

08004e70 <pxCurrentTCBConst>:
 8004e70:	20000818 	.word	0x20000818
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e74:	bf00      	nop
 8004e76:	bf00      	nop

08004e78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	607b      	str	r3, [r7, #4]
}
 8004e90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e92:	f7fe fec9 	bl	8003c28 <xTaskIncrementTick>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e9c:	4b06      	ldr	r3, [pc, #24]	@ (8004eb8 <xPortSysTickHandler+0x40>)
 8004e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	f383 8811 	msr	BASEPRI, r3
}
 8004eae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004eb0:	bf00      	nop
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	e000ed04 	.word	0xe000ed04

08004ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef0 <vPortSetupTimerInterrupt+0x34>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef4 <vPortSetupTimerInterrupt+0x38>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef8 <vPortSetupTimerInterrupt+0x3c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8004efc <vPortSetupTimerInterrupt+0x40>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	099b      	lsrs	r3, r3, #6
 8004ed8:	4a09      	ldr	r2, [pc, #36]	@ (8004f00 <vPortSetupTimerInterrupt+0x44>)
 8004eda:	3b01      	subs	r3, #1
 8004edc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004ede:	4b04      	ldr	r3, [pc, #16]	@ (8004ef0 <vPortSetupTimerInterrupt+0x34>)
 8004ee0:	2207      	movs	r2, #7
 8004ee2:	601a      	str	r2, [r3, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	e000e010 	.word	0xe000e010
 8004ef4:	e000e018 	.word	0xe000e018
 8004ef8:	20000000 	.word	0x20000000
 8004efc:	10624dd3 	.word	0x10624dd3
 8004f00:	e000e014 	.word	0xe000e014

08004f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004f14 <vPortEnableVFP+0x10>
 8004f08:	6801      	ldr	r1, [r0, #0]
 8004f0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004f0e:	6001      	str	r1, [r0, #0]
 8004f10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f12:	bf00      	nop
 8004f14:	e000ed88 	.word	0xe000ed88

08004f18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f1e:	f3ef 8305 	mrs	r3, IPSR
 8004f22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b0f      	cmp	r3, #15
 8004f28:	d915      	bls.n	8004f56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f2a:	4a18      	ldr	r2, [pc, #96]	@ (8004f8c <vPortValidateInterruptPriority+0x74>)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4413      	add	r3, r2
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f34:	4b16      	ldr	r3, [pc, #88]	@ (8004f90 <vPortValidateInterruptPriority+0x78>)
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	7afa      	ldrb	r2, [r7, #11]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d20b      	bcs.n	8004f56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	607b      	str	r3, [r7, #4]
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f56:	4b0f      	ldr	r3, [pc, #60]	@ (8004f94 <vPortValidateInterruptPriority+0x7c>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004f98 <vPortValidateInterruptPriority+0x80>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d90b      	bls.n	8004f7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	603b      	str	r3, [r7, #0]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <vPortValidateInterruptPriority+0x62>
	}
 8004f7e:	bf00      	nop
 8004f80:	3714      	adds	r7, #20
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	e000e3f0 	.word	0xe000e3f0
 8004f90:	20000e48 	.word	0x20000e48
 8004f94:	e000ed0c 	.word	0xe000ed0c
 8004f98:	20000e4c 	.word	0x20000e4c

08004f9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08a      	sub	sp, #40	@ 0x28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004fa8:	f7fe fd82 	bl	8003ab0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004fac:	4b5c      	ldr	r3, [pc, #368]	@ (8005120 <pvPortMalloc+0x184>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d101      	bne.n	8004fb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004fb4:	f000 f924 	bl	8005200 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8005124 <pvPortMalloc+0x188>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f040 8095 	bne.w	80050f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d01e      	beq.n	800500a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004fcc:	2208      	movs	r2, #8
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d015      	beq.n	800500a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f023 0307 	bic.w	r3, r3, #7
 8004fe4:	3308      	adds	r3, #8
 8004fe6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f003 0307 	and.w	r3, r3, #7
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <pvPortMalloc+0x6e>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	617b      	str	r3, [r7, #20]
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	e7fd      	b.n	8005006 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d06f      	beq.n	80050f0 <pvPortMalloc+0x154>
 8005010:	4b45      	ldr	r3, [pc, #276]	@ (8005128 <pvPortMalloc+0x18c>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	429a      	cmp	r2, r3
 8005018:	d86a      	bhi.n	80050f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800501a:	4b44      	ldr	r3, [pc, #272]	@ (800512c <pvPortMalloc+0x190>)
 800501c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800501e:	4b43      	ldr	r3, [pc, #268]	@ (800512c <pvPortMalloc+0x190>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005024:	e004      	b.n	8005030 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005028:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800502a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	429a      	cmp	r2, r3
 8005038:	d903      	bls.n	8005042 <pvPortMalloc+0xa6>
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f1      	bne.n	8005026 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005042:	4b37      	ldr	r3, [pc, #220]	@ (8005120 <pvPortMalloc+0x184>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005048:	429a      	cmp	r2, r3
 800504a:	d051      	beq.n	80050f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800504c:	6a3b      	ldr	r3, [r7, #32]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2208      	movs	r2, #8
 8005052:	4413      	add	r3, r2
 8005054:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	6a3b      	ldr	r3, [r7, #32]
 800505c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	1ad2      	subs	r2, r2, r3
 8005066:	2308      	movs	r3, #8
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	429a      	cmp	r2, r3
 800506c:	d920      	bls.n	80050b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800506e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4413      	add	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00b      	beq.n	8005098 <pvPortMalloc+0xfc>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	613b      	str	r3, [r7, #16]
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	1ad2      	subs	r2, r2, r3
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80050a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80050aa:	69b8      	ldr	r0, [r7, #24]
 80050ac:	f000 f90a 	bl	80052c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80050b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005128 <pvPortMalloc+0x18c>)
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005128 <pvPortMalloc+0x18c>)
 80050bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80050be:	4b1a      	ldr	r3, [pc, #104]	@ (8005128 <pvPortMalloc+0x18c>)
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005130 <pvPortMalloc+0x194>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d203      	bcs.n	80050d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80050ca:	4b17      	ldr	r3, [pc, #92]	@ (8005128 <pvPortMalloc+0x18c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a18      	ldr	r2, [pc, #96]	@ (8005130 <pvPortMalloc+0x194>)
 80050d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	4b13      	ldr	r3, [pc, #76]	@ (8005124 <pvPortMalloc+0x188>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	431a      	orrs	r2, r3
 80050dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80050e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80050e6:	4b13      	ldr	r3, [pc, #76]	@ (8005134 <pvPortMalloc+0x198>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3301      	adds	r3, #1
 80050ec:	4a11      	ldr	r2, [pc, #68]	@ (8005134 <pvPortMalloc+0x198>)
 80050ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80050f0:	f7fe fcec 	bl	8003acc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00b      	beq.n	8005116 <pvPortMalloc+0x17a>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	60fb      	str	r3, [r7, #12]
}
 8005110:	bf00      	nop
 8005112:	bf00      	nop
 8005114:	e7fd      	b.n	8005112 <pvPortMalloc+0x176>
	return pvReturn;
 8005116:	69fb      	ldr	r3, [r7, #28]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3728      	adds	r7, #40	@ 0x28
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	20004a58 	.word	0x20004a58
 8005124:	20004a6c 	.word	0x20004a6c
 8005128:	20004a5c 	.word	0x20004a5c
 800512c:	20004a50 	.word	0x20004a50
 8005130:	20004a60 	.word	0x20004a60
 8005134:	20004a64 	.word	0x20004a64

08005138 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d04f      	beq.n	80051ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800514a:	2308      	movs	r3, #8
 800514c:	425b      	negs	r3, r3
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	4413      	add	r3, r2
 8005152:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	4b25      	ldr	r3, [pc, #148]	@ (80051f4 <vPortFree+0xbc>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4013      	ands	r3, r2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10b      	bne.n	800517e <vPortFree+0x46>
	__asm volatile
 8005166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	60fb      	str	r3, [r7, #12]
}
 8005178:	bf00      	nop
 800517a:	bf00      	nop
 800517c:	e7fd      	b.n	800517a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00b      	beq.n	800519e <vPortFree+0x66>
	__asm volatile
 8005186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	60bb      	str	r3, [r7, #8]
}
 8005198:	bf00      	nop
 800519a:	bf00      	nop
 800519c:	e7fd      	b.n	800519a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	4b14      	ldr	r3, [pc, #80]	@ (80051f4 <vPortFree+0xbc>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4013      	ands	r3, r2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d01e      	beq.n	80051ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d11a      	bne.n	80051ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	4b0e      	ldr	r3, [pc, #56]	@ (80051f4 <vPortFree+0xbc>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	43db      	mvns	r3, r3
 80051be:	401a      	ands	r2, r3
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80051c4:	f7fe fc74 	bl	8003ab0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4b0a      	ldr	r3, [pc, #40]	@ (80051f8 <vPortFree+0xc0>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4413      	add	r3, r2
 80051d2:	4a09      	ldr	r2, [pc, #36]	@ (80051f8 <vPortFree+0xc0>)
 80051d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80051d6:	6938      	ldr	r0, [r7, #16]
 80051d8:	f000 f874 	bl	80052c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80051dc:	4b07      	ldr	r3, [pc, #28]	@ (80051fc <vPortFree+0xc4>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	3301      	adds	r3, #1
 80051e2:	4a06      	ldr	r2, [pc, #24]	@ (80051fc <vPortFree+0xc4>)
 80051e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80051e6:	f7fe fc71 	bl	8003acc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80051ea:	bf00      	nop
 80051ec:	3718      	adds	r7, #24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20004a6c 	.word	0x20004a6c
 80051f8:	20004a5c 	.word	0x20004a5c
 80051fc:	20004a68 	.word	0x20004a68

08005200 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005206:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800520a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800520c:	4b27      	ldr	r3, [pc, #156]	@ (80052ac <prvHeapInit+0xac>)
 800520e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00c      	beq.n	8005234 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	3307      	adds	r3, #7
 800521e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0307 	bic.w	r3, r3, #7
 8005226:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	4a1f      	ldr	r2, [pc, #124]	@ (80052ac <prvHeapInit+0xac>)
 8005230:	4413      	add	r3, r2
 8005232:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005238:	4a1d      	ldr	r2, [pc, #116]	@ (80052b0 <prvHeapInit+0xb0>)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800523e:	4b1c      	ldr	r3, [pc, #112]	@ (80052b0 <prvHeapInit+0xb0>)
 8005240:	2200      	movs	r2, #0
 8005242:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	4413      	add	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800524c:	2208      	movs	r2, #8
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1a9b      	subs	r3, r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f023 0307 	bic.w	r3, r3, #7
 800525a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4a15      	ldr	r2, [pc, #84]	@ (80052b4 <prvHeapInit+0xb4>)
 8005260:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005262:	4b14      	ldr	r3, [pc, #80]	@ (80052b4 <prvHeapInit+0xb4>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2200      	movs	r2, #0
 8005268:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800526a:	4b12      	ldr	r3, [pc, #72]	@ (80052b4 <prvHeapInit+0xb4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	1ad2      	subs	r2, r2, r3
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005280:	4b0c      	ldr	r3, [pc, #48]	@ (80052b4 <prvHeapInit+0xb4>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	4a0a      	ldr	r2, [pc, #40]	@ (80052b8 <prvHeapInit+0xb8>)
 800528e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4a09      	ldr	r2, [pc, #36]	@ (80052bc <prvHeapInit+0xbc>)
 8005296:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005298:	4b09      	ldr	r3, [pc, #36]	@ (80052c0 <prvHeapInit+0xc0>)
 800529a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800529e:	601a      	str	r2, [r3, #0]
}
 80052a0:	bf00      	nop
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	20000e50 	.word	0x20000e50
 80052b0:	20004a50 	.word	0x20004a50
 80052b4:	20004a58 	.word	0x20004a58
 80052b8:	20004a60 	.word	0x20004a60
 80052bc:	20004a5c 	.word	0x20004a5c
 80052c0:	20004a6c 	.word	0x20004a6c

080052c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052cc:	4b28      	ldr	r3, [pc, #160]	@ (8005370 <prvInsertBlockIntoFreeList+0xac>)
 80052ce:	60fb      	str	r3, [r7, #12]
 80052d0:	e002      	b.n	80052d8 <prvInsertBlockIntoFreeList+0x14>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	60fb      	str	r3, [r7, #12]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d8f7      	bhi.n	80052d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	4413      	add	r3, r2
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d108      	bne.n	8005306 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	685a      	ldr	r2, [r3, #4]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	441a      	add	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	441a      	add	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d118      	bne.n	800534c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	4b15      	ldr	r3, [pc, #84]	@ (8005374 <prvInsertBlockIntoFreeList+0xb0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	429a      	cmp	r2, r3
 8005324:	d00d      	beq.n	8005342 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	441a      	add	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	601a      	str	r2, [r3, #0]
 8005340:	e008      	b.n	8005354 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005342:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <prvInsertBlockIntoFreeList+0xb0>)
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	e003      	b.n	8005354 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	429a      	cmp	r2, r3
 800535a:	d002      	beq.n	8005362 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005362:	bf00      	nop
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	20004a50 	.word	0x20004a50
 8005374:	20004a58 	.word	0x20004a58

08005378 <std>:
 8005378:	2300      	movs	r3, #0
 800537a:	b510      	push	{r4, lr}
 800537c:	4604      	mov	r4, r0
 800537e:	e9c0 3300 	strd	r3, r3, [r0]
 8005382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005386:	6083      	str	r3, [r0, #8]
 8005388:	8181      	strh	r1, [r0, #12]
 800538a:	6643      	str	r3, [r0, #100]	@ 0x64
 800538c:	81c2      	strh	r2, [r0, #14]
 800538e:	6183      	str	r3, [r0, #24]
 8005390:	4619      	mov	r1, r3
 8005392:	2208      	movs	r2, #8
 8005394:	305c      	adds	r0, #92	@ 0x5c
 8005396:	f000 f8c3 	bl	8005520 <memset>
 800539a:	4b0d      	ldr	r3, [pc, #52]	@ (80053d0 <std+0x58>)
 800539c:	6263      	str	r3, [r4, #36]	@ 0x24
 800539e:	4b0d      	ldr	r3, [pc, #52]	@ (80053d4 <std+0x5c>)
 80053a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053a2:	4b0d      	ldr	r3, [pc, #52]	@ (80053d8 <std+0x60>)
 80053a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <std+0x64>)
 80053a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80053aa:	4b0d      	ldr	r3, [pc, #52]	@ (80053e0 <std+0x68>)
 80053ac:	6224      	str	r4, [r4, #32]
 80053ae:	429c      	cmp	r4, r3
 80053b0:	d006      	beq.n	80053c0 <std+0x48>
 80053b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053b6:	4294      	cmp	r4, r2
 80053b8:	d002      	beq.n	80053c0 <std+0x48>
 80053ba:	33d0      	adds	r3, #208	@ 0xd0
 80053bc:	429c      	cmp	r4, r3
 80053be:	d105      	bne.n	80053cc <std+0x54>
 80053c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053c8:	f000 b8dc 	b.w	8005584 <__retarget_lock_init_recursive>
 80053cc:	bd10      	pop	{r4, pc}
 80053ce:	bf00      	nop
 80053d0:	08005df5 	.word	0x08005df5
 80053d4:	08005e17 	.word	0x08005e17
 80053d8:	08005e4f 	.word	0x08005e4f
 80053dc:	08005e73 	.word	0x08005e73
 80053e0:	20004a70 	.word	0x20004a70

080053e4 <stdio_exit_handler>:
 80053e4:	4a02      	ldr	r2, [pc, #8]	@ (80053f0 <stdio_exit_handler+0xc>)
 80053e6:	4903      	ldr	r1, [pc, #12]	@ (80053f4 <stdio_exit_handler+0x10>)
 80053e8:	4803      	ldr	r0, [pc, #12]	@ (80053f8 <stdio_exit_handler+0x14>)
 80053ea:	f000 b869 	b.w	80054c0 <_fwalk_sglue>
 80053ee:	bf00      	nop
 80053f0:	20000010 	.word	0x20000010
 80053f4:	08005d8d 	.word	0x08005d8d
 80053f8:	20000020 	.word	0x20000020

080053fc <cleanup_stdio>:
 80053fc:	6841      	ldr	r1, [r0, #4]
 80053fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <cleanup_stdio+0x34>)
 8005400:	4299      	cmp	r1, r3
 8005402:	b510      	push	{r4, lr}
 8005404:	4604      	mov	r4, r0
 8005406:	d001      	beq.n	800540c <cleanup_stdio+0x10>
 8005408:	f000 fcc0 	bl	8005d8c <_fflush_r>
 800540c:	68a1      	ldr	r1, [r4, #8]
 800540e:	4b09      	ldr	r3, [pc, #36]	@ (8005434 <cleanup_stdio+0x38>)
 8005410:	4299      	cmp	r1, r3
 8005412:	d002      	beq.n	800541a <cleanup_stdio+0x1e>
 8005414:	4620      	mov	r0, r4
 8005416:	f000 fcb9 	bl	8005d8c <_fflush_r>
 800541a:	68e1      	ldr	r1, [r4, #12]
 800541c:	4b06      	ldr	r3, [pc, #24]	@ (8005438 <cleanup_stdio+0x3c>)
 800541e:	4299      	cmp	r1, r3
 8005420:	d004      	beq.n	800542c <cleanup_stdio+0x30>
 8005422:	4620      	mov	r0, r4
 8005424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005428:	f000 bcb0 	b.w	8005d8c <_fflush_r>
 800542c:	bd10      	pop	{r4, pc}
 800542e:	bf00      	nop
 8005430:	20004a70 	.word	0x20004a70
 8005434:	20004ad8 	.word	0x20004ad8
 8005438:	20004b40 	.word	0x20004b40

0800543c <global_stdio_init.part.0>:
 800543c:	b510      	push	{r4, lr}
 800543e:	4b0b      	ldr	r3, [pc, #44]	@ (800546c <global_stdio_init.part.0+0x30>)
 8005440:	4c0b      	ldr	r4, [pc, #44]	@ (8005470 <global_stdio_init.part.0+0x34>)
 8005442:	4a0c      	ldr	r2, [pc, #48]	@ (8005474 <global_stdio_init.part.0+0x38>)
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	4620      	mov	r0, r4
 8005448:	2200      	movs	r2, #0
 800544a:	2104      	movs	r1, #4
 800544c:	f7ff ff94 	bl	8005378 <std>
 8005450:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005454:	2201      	movs	r2, #1
 8005456:	2109      	movs	r1, #9
 8005458:	f7ff ff8e 	bl	8005378 <std>
 800545c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005460:	2202      	movs	r2, #2
 8005462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005466:	2112      	movs	r1, #18
 8005468:	f7ff bf86 	b.w	8005378 <std>
 800546c:	20004ba8 	.word	0x20004ba8
 8005470:	20004a70 	.word	0x20004a70
 8005474:	080053e5 	.word	0x080053e5

08005478 <__sfp_lock_acquire>:
 8005478:	4801      	ldr	r0, [pc, #4]	@ (8005480 <__sfp_lock_acquire+0x8>)
 800547a:	f000 b884 	b.w	8005586 <__retarget_lock_acquire_recursive>
 800547e:	bf00      	nop
 8005480:	20004bad 	.word	0x20004bad

08005484 <__sfp_lock_release>:
 8005484:	4801      	ldr	r0, [pc, #4]	@ (800548c <__sfp_lock_release+0x8>)
 8005486:	f000 b87f 	b.w	8005588 <__retarget_lock_release_recursive>
 800548a:	bf00      	nop
 800548c:	20004bad 	.word	0x20004bad

08005490 <__sinit>:
 8005490:	b510      	push	{r4, lr}
 8005492:	4604      	mov	r4, r0
 8005494:	f7ff fff0 	bl	8005478 <__sfp_lock_acquire>
 8005498:	6a23      	ldr	r3, [r4, #32]
 800549a:	b11b      	cbz	r3, 80054a4 <__sinit+0x14>
 800549c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a0:	f7ff bff0 	b.w	8005484 <__sfp_lock_release>
 80054a4:	4b04      	ldr	r3, [pc, #16]	@ (80054b8 <__sinit+0x28>)
 80054a6:	6223      	str	r3, [r4, #32]
 80054a8:	4b04      	ldr	r3, [pc, #16]	@ (80054bc <__sinit+0x2c>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1f5      	bne.n	800549c <__sinit+0xc>
 80054b0:	f7ff ffc4 	bl	800543c <global_stdio_init.part.0>
 80054b4:	e7f2      	b.n	800549c <__sinit+0xc>
 80054b6:	bf00      	nop
 80054b8:	080053fd 	.word	0x080053fd
 80054bc:	20004ba8 	.word	0x20004ba8

080054c0 <_fwalk_sglue>:
 80054c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054c4:	4607      	mov	r7, r0
 80054c6:	4688      	mov	r8, r1
 80054c8:	4614      	mov	r4, r2
 80054ca:	2600      	movs	r6, #0
 80054cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054d0:	f1b9 0901 	subs.w	r9, r9, #1
 80054d4:	d505      	bpl.n	80054e2 <_fwalk_sglue+0x22>
 80054d6:	6824      	ldr	r4, [r4, #0]
 80054d8:	2c00      	cmp	r4, #0
 80054da:	d1f7      	bne.n	80054cc <_fwalk_sglue+0xc>
 80054dc:	4630      	mov	r0, r6
 80054de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054e2:	89ab      	ldrh	r3, [r5, #12]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d907      	bls.n	80054f8 <_fwalk_sglue+0x38>
 80054e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054ec:	3301      	adds	r3, #1
 80054ee:	d003      	beq.n	80054f8 <_fwalk_sglue+0x38>
 80054f0:	4629      	mov	r1, r5
 80054f2:	4638      	mov	r0, r7
 80054f4:	47c0      	blx	r8
 80054f6:	4306      	orrs	r6, r0
 80054f8:	3568      	adds	r5, #104	@ 0x68
 80054fa:	e7e9      	b.n	80054d0 <_fwalk_sglue+0x10>

080054fc <iprintf>:
 80054fc:	b40f      	push	{r0, r1, r2, r3}
 80054fe:	b507      	push	{r0, r1, r2, lr}
 8005500:	4906      	ldr	r1, [pc, #24]	@ (800551c <iprintf+0x20>)
 8005502:	ab04      	add	r3, sp, #16
 8005504:	6808      	ldr	r0, [r1, #0]
 8005506:	f853 2b04 	ldr.w	r2, [r3], #4
 800550a:	6881      	ldr	r1, [r0, #8]
 800550c:	9301      	str	r3, [sp, #4]
 800550e:	f000 f873 	bl	80055f8 <_vfiprintf_r>
 8005512:	b003      	add	sp, #12
 8005514:	f85d eb04 	ldr.w	lr, [sp], #4
 8005518:	b004      	add	sp, #16
 800551a:	4770      	bx	lr
 800551c:	2000001c 	.word	0x2000001c

08005520 <memset>:
 8005520:	4402      	add	r2, r0
 8005522:	4603      	mov	r3, r0
 8005524:	4293      	cmp	r3, r2
 8005526:	d100      	bne.n	800552a <memset+0xa>
 8005528:	4770      	bx	lr
 800552a:	f803 1b01 	strb.w	r1, [r3], #1
 800552e:	e7f9      	b.n	8005524 <memset+0x4>

08005530 <__errno>:
 8005530:	4b01      	ldr	r3, [pc, #4]	@ (8005538 <__errno+0x8>)
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	2000001c 	.word	0x2000001c

0800553c <__libc_init_array>:
 800553c:	b570      	push	{r4, r5, r6, lr}
 800553e:	4d0d      	ldr	r5, [pc, #52]	@ (8005574 <__libc_init_array+0x38>)
 8005540:	4c0d      	ldr	r4, [pc, #52]	@ (8005578 <__libc_init_array+0x3c>)
 8005542:	1b64      	subs	r4, r4, r5
 8005544:	10a4      	asrs	r4, r4, #2
 8005546:	2600      	movs	r6, #0
 8005548:	42a6      	cmp	r6, r4
 800554a:	d109      	bne.n	8005560 <__libc_init_array+0x24>
 800554c:	4d0b      	ldr	r5, [pc, #44]	@ (800557c <__libc_init_array+0x40>)
 800554e:	4c0c      	ldr	r4, [pc, #48]	@ (8005580 <__libc_init_array+0x44>)
 8005550:	f000 fe4c 	bl	80061ec <_init>
 8005554:	1b64      	subs	r4, r4, r5
 8005556:	10a4      	asrs	r4, r4, #2
 8005558:	2600      	movs	r6, #0
 800555a:	42a6      	cmp	r6, r4
 800555c:	d105      	bne.n	800556a <__libc_init_array+0x2e>
 800555e:	bd70      	pop	{r4, r5, r6, pc}
 8005560:	f855 3b04 	ldr.w	r3, [r5], #4
 8005564:	4798      	blx	r3
 8005566:	3601      	adds	r6, #1
 8005568:	e7ee      	b.n	8005548 <__libc_init_array+0xc>
 800556a:	f855 3b04 	ldr.w	r3, [r5], #4
 800556e:	4798      	blx	r3
 8005570:	3601      	adds	r6, #1
 8005572:	e7f2      	b.n	800555a <__libc_init_array+0x1e>
 8005574:	080062bc 	.word	0x080062bc
 8005578:	080062bc 	.word	0x080062bc
 800557c:	080062bc 	.word	0x080062bc
 8005580:	080062c0 	.word	0x080062c0

08005584 <__retarget_lock_init_recursive>:
 8005584:	4770      	bx	lr

08005586 <__retarget_lock_acquire_recursive>:
 8005586:	4770      	bx	lr

08005588 <__retarget_lock_release_recursive>:
 8005588:	4770      	bx	lr

0800558a <memcpy>:
 800558a:	440a      	add	r2, r1
 800558c:	4291      	cmp	r1, r2
 800558e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005592:	d100      	bne.n	8005596 <memcpy+0xc>
 8005594:	4770      	bx	lr
 8005596:	b510      	push	{r4, lr}
 8005598:	f811 4b01 	ldrb.w	r4, [r1], #1
 800559c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055a0:	4291      	cmp	r1, r2
 80055a2:	d1f9      	bne.n	8005598 <memcpy+0xe>
 80055a4:	bd10      	pop	{r4, pc}

080055a6 <__sfputc_r>:
 80055a6:	6893      	ldr	r3, [r2, #8]
 80055a8:	3b01      	subs	r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	b410      	push	{r4}
 80055ae:	6093      	str	r3, [r2, #8]
 80055b0:	da08      	bge.n	80055c4 <__sfputc_r+0x1e>
 80055b2:	6994      	ldr	r4, [r2, #24]
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	db01      	blt.n	80055bc <__sfputc_r+0x16>
 80055b8:	290a      	cmp	r1, #10
 80055ba:	d103      	bne.n	80055c4 <__sfputc_r+0x1e>
 80055bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055c0:	f000 bc5b 	b.w	8005e7a <__swbuf_r>
 80055c4:	6813      	ldr	r3, [r2, #0]
 80055c6:	1c58      	adds	r0, r3, #1
 80055c8:	6010      	str	r0, [r2, #0]
 80055ca:	7019      	strb	r1, [r3, #0]
 80055cc:	4608      	mov	r0, r1
 80055ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <__sfputs_r>:
 80055d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d6:	4606      	mov	r6, r0
 80055d8:	460f      	mov	r7, r1
 80055da:	4614      	mov	r4, r2
 80055dc:	18d5      	adds	r5, r2, r3
 80055de:	42ac      	cmp	r4, r5
 80055e0:	d101      	bne.n	80055e6 <__sfputs_r+0x12>
 80055e2:	2000      	movs	r0, #0
 80055e4:	e007      	b.n	80055f6 <__sfputs_r+0x22>
 80055e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055ea:	463a      	mov	r2, r7
 80055ec:	4630      	mov	r0, r6
 80055ee:	f7ff ffda 	bl	80055a6 <__sfputc_r>
 80055f2:	1c43      	adds	r3, r0, #1
 80055f4:	d1f3      	bne.n	80055de <__sfputs_r+0xa>
 80055f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080055f8 <_vfiprintf_r>:
 80055f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055fc:	460d      	mov	r5, r1
 80055fe:	b09d      	sub	sp, #116	@ 0x74
 8005600:	4614      	mov	r4, r2
 8005602:	4698      	mov	r8, r3
 8005604:	4606      	mov	r6, r0
 8005606:	b118      	cbz	r0, 8005610 <_vfiprintf_r+0x18>
 8005608:	6a03      	ldr	r3, [r0, #32]
 800560a:	b90b      	cbnz	r3, 8005610 <_vfiprintf_r+0x18>
 800560c:	f7ff ff40 	bl	8005490 <__sinit>
 8005610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005612:	07d9      	lsls	r1, r3, #31
 8005614:	d405      	bmi.n	8005622 <_vfiprintf_r+0x2a>
 8005616:	89ab      	ldrh	r3, [r5, #12]
 8005618:	059a      	lsls	r2, r3, #22
 800561a:	d402      	bmi.n	8005622 <_vfiprintf_r+0x2a>
 800561c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800561e:	f7ff ffb2 	bl	8005586 <__retarget_lock_acquire_recursive>
 8005622:	89ab      	ldrh	r3, [r5, #12]
 8005624:	071b      	lsls	r3, r3, #28
 8005626:	d501      	bpl.n	800562c <_vfiprintf_r+0x34>
 8005628:	692b      	ldr	r3, [r5, #16]
 800562a:	b99b      	cbnz	r3, 8005654 <_vfiprintf_r+0x5c>
 800562c:	4629      	mov	r1, r5
 800562e:	4630      	mov	r0, r6
 8005630:	f000 fc62 	bl	8005ef8 <__swsetup_r>
 8005634:	b170      	cbz	r0, 8005654 <_vfiprintf_r+0x5c>
 8005636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005638:	07dc      	lsls	r4, r3, #31
 800563a:	d504      	bpl.n	8005646 <_vfiprintf_r+0x4e>
 800563c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005640:	b01d      	add	sp, #116	@ 0x74
 8005642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005646:	89ab      	ldrh	r3, [r5, #12]
 8005648:	0598      	lsls	r0, r3, #22
 800564a:	d4f7      	bmi.n	800563c <_vfiprintf_r+0x44>
 800564c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800564e:	f7ff ff9b 	bl	8005588 <__retarget_lock_release_recursive>
 8005652:	e7f3      	b.n	800563c <_vfiprintf_r+0x44>
 8005654:	2300      	movs	r3, #0
 8005656:	9309      	str	r3, [sp, #36]	@ 0x24
 8005658:	2320      	movs	r3, #32
 800565a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800565e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005662:	2330      	movs	r3, #48	@ 0x30
 8005664:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005814 <_vfiprintf_r+0x21c>
 8005668:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800566c:	f04f 0901 	mov.w	r9, #1
 8005670:	4623      	mov	r3, r4
 8005672:	469a      	mov	sl, r3
 8005674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005678:	b10a      	cbz	r2, 800567e <_vfiprintf_r+0x86>
 800567a:	2a25      	cmp	r2, #37	@ 0x25
 800567c:	d1f9      	bne.n	8005672 <_vfiprintf_r+0x7a>
 800567e:	ebba 0b04 	subs.w	fp, sl, r4
 8005682:	d00b      	beq.n	800569c <_vfiprintf_r+0xa4>
 8005684:	465b      	mov	r3, fp
 8005686:	4622      	mov	r2, r4
 8005688:	4629      	mov	r1, r5
 800568a:	4630      	mov	r0, r6
 800568c:	f7ff ffa2 	bl	80055d4 <__sfputs_r>
 8005690:	3001      	adds	r0, #1
 8005692:	f000 80a7 	beq.w	80057e4 <_vfiprintf_r+0x1ec>
 8005696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005698:	445a      	add	r2, fp
 800569a:	9209      	str	r2, [sp, #36]	@ 0x24
 800569c:	f89a 3000 	ldrb.w	r3, [sl]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 809f 	beq.w	80057e4 <_vfiprintf_r+0x1ec>
 80056a6:	2300      	movs	r3, #0
 80056a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056b0:	f10a 0a01 	add.w	sl, sl, #1
 80056b4:	9304      	str	r3, [sp, #16]
 80056b6:	9307      	str	r3, [sp, #28]
 80056b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80056be:	4654      	mov	r4, sl
 80056c0:	2205      	movs	r2, #5
 80056c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056c6:	4853      	ldr	r0, [pc, #332]	@ (8005814 <_vfiprintf_r+0x21c>)
 80056c8:	f7fa fda2 	bl	8000210 <memchr>
 80056cc:	9a04      	ldr	r2, [sp, #16]
 80056ce:	b9d8      	cbnz	r0, 8005708 <_vfiprintf_r+0x110>
 80056d0:	06d1      	lsls	r1, r2, #27
 80056d2:	bf44      	itt	mi
 80056d4:	2320      	movmi	r3, #32
 80056d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056da:	0713      	lsls	r3, r2, #28
 80056dc:	bf44      	itt	mi
 80056de:	232b      	movmi	r3, #43	@ 0x2b
 80056e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056e4:	f89a 3000 	ldrb.w	r3, [sl]
 80056e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80056ea:	d015      	beq.n	8005718 <_vfiprintf_r+0x120>
 80056ec:	9a07      	ldr	r2, [sp, #28]
 80056ee:	4654      	mov	r4, sl
 80056f0:	2000      	movs	r0, #0
 80056f2:	f04f 0c0a 	mov.w	ip, #10
 80056f6:	4621      	mov	r1, r4
 80056f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056fc:	3b30      	subs	r3, #48	@ 0x30
 80056fe:	2b09      	cmp	r3, #9
 8005700:	d94b      	bls.n	800579a <_vfiprintf_r+0x1a2>
 8005702:	b1b0      	cbz	r0, 8005732 <_vfiprintf_r+0x13a>
 8005704:	9207      	str	r2, [sp, #28]
 8005706:	e014      	b.n	8005732 <_vfiprintf_r+0x13a>
 8005708:	eba0 0308 	sub.w	r3, r0, r8
 800570c:	fa09 f303 	lsl.w	r3, r9, r3
 8005710:	4313      	orrs	r3, r2
 8005712:	9304      	str	r3, [sp, #16]
 8005714:	46a2      	mov	sl, r4
 8005716:	e7d2      	b.n	80056be <_vfiprintf_r+0xc6>
 8005718:	9b03      	ldr	r3, [sp, #12]
 800571a:	1d19      	adds	r1, r3, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	9103      	str	r1, [sp, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	bfbb      	ittet	lt
 8005724:	425b      	neglt	r3, r3
 8005726:	f042 0202 	orrlt.w	r2, r2, #2
 800572a:	9307      	strge	r3, [sp, #28]
 800572c:	9307      	strlt	r3, [sp, #28]
 800572e:	bfb8      	it	lt
 8005730:	9204      	strlt	r2, [sp, #16]
 8005732:	7823      	ldrb	r3, [r4, #0]
 8005734:	2b2e      	cmp	r3, #46	@ 0x2e
 8005736:	d10a      	bne.n	800574e <_vfiprintf_r+0x156>
 8005738:	7863      	ldrb	r3, [r4, #1]
 800573a:	2b2a      	cmp	r3, #42	@ 0x2a
 800573c:	d132      	bne.n	80057a4 <_vfiprintf_r+0x1ac>
 800573e:	9b03      	ldr	r3, [sp, #12]
 8005740:	1d1a      	adds	r2, r3, #4
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	9203      	str	r2, [sp, #12]
 8005746:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800574a:	3402      	adds	r4, #2
 800574c:	9305      	str	r3, [sp, #20]
 800574e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005824 <_vfiprintf_r+0x22c>
 8005752:	7821      	ldrb	r1, [r4, #0]
 8005754:	2203      	movs	r2, #3
 8005756:	4650      	mov	r0, sl
 8005758:	f7fa fd5a 	bl	8000210 <memchr>
 800575c:	b138      	cbz	r0, 800576e <_vfiprintf_r+0x176>
 800575e:	9b04      	ldr	r3, [sp, #16]
 8005760:	eba0 000a 	sub.w	r0, r0, sl
 8005764:	2240      	movs	r2, #64	@ 0x40
 8005766:	4082      	lsls	r2, r0
 8005768:	4313      	orrs	r3, r2
 800576a:	3401      	adds	r4, #1
 800576c:	9304      	str	r3, [sp, #16]
 800576e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005772:	4829      	ldr	r0, [pc, #164]	@ (8005818 <_vfiprintf_r+0x220>)
 8005774:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005778:	2206      	movs	r2, #6
 800577a:	f7fa fd49 	bl	8000210 <memchr>
 800577e:	2800      	cmp	r0, #0
 8005780:	d03f      	beq.n	8005802 <_vfiprintf_r+0x20a>
 8005782:	4b26      	ldr	r3, [pc, #152]	@ (800581c <_vfiprintf_r+0x224>)
 8005784:	bb1b      	cbnz	r3, 80057ce <_vfiprintf_r+0x1d6>
 8005786:	9b03      	ldr	r3, [sp, #12]
 8005788:	3307      	adds	r3, #7
 800578a:	f023 0307 	bic.w	r3, r3, #7
 800578e:	3308      	adds	r3, #8
 8005790:	9303      	str	r3, [sp, #12]
 8005792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005794:	443b      	add	r3, r7
 8005796:	9309      	str	r3, [sp, #36]	@ 0x24
 8005798:	e76a      	b.n	8005670 <_vfiprintf_r+0x78>
 800579a:	fb0c 3202 	mla	r2, ip, r2, r3
 800579e:	460c      	mov	r4, r1
 80057a0:	2001      	movs	r0, #1
 80057a2:	e7a8      	b.n	80056f6 <_vfiprintf_r+0xfe>
 80057a4:	2300      	movs	r3, #0
 80057a6:	3401      	adds	r4, #1
 80057a8:	9305      	str	r3, [sp, #20]
 80057aa:	4619      	mov	r1, r3
 80057ac:	f04f 0c0a 	mov.w	ip, #10
 80057b0:	4620      	mov	r0, r4
 80057b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057b6:	3a30      	subs	r2, #48	@ 0x30
 80057b8:	2a09      	cmp	r2, #9
 80057ba:	d903      	bls.n	80057c4 <_vfiprintf_r+0x1cc>
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d0c6      	beq.n	800574e <_vfiprintf_r+0x156>
 80057c0:	9105      	str	r1, [sp, #20]
 80057c2:	e7c4      	b.n	800574e <_vfiprintf_r+0x156>
 80057c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80057c8:	4604      	mov	r4, r0
 80057ca:	2301      	movs	r3, #1
 80057cc:	e7f0      	b.n	80057b0 <_vfiprintf_r+0x1b8>
 80057ce:	ab03      	add	r3, sp, #12
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	462a      	mov	r2, r5
 80057d4:	4b12      	ldr	r3, [pc, #72]	@ (8005820 <_vfiprintf_r+0x228>)
 80057d6:	a904      	add	r1, sp, #16
 80057d8:	4630      	mov	r0, r6
 80057da:	f3af 8000 	nop.w
 80057de:	4607      	mov	r7, r0
 80057e0:	1c78      	adds	r0, r7, #1
 80057e2:	d1d6      	bne.n	8005792 <_vfiprintf_r+0x19a>
 80057e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057e6:	07d9      	lsls	r1, r3, #31
 80057e8:	d405      	bmi.n	80057f6 <_vfiprintf_r+0x1fe>
 80057ea:	89ab      	ldrh	r3, [r5, #12]
 80057ec:	059a      	lsls	r2, r3, #22
 80057ee:	d402      	bmi.n	80057f6 <_vfiprintf_r+0x1fe>
 80057f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057f2:	f7ff fec9 	bl	8005588 <__retarget_lock_release_recursive>
 80057f6:	89ab      	ldrh	r3, [r5, #12]
 80057f8:	065b      	lsls	r3, r3, #25
 80057fa:	f53f af1f 	bmi.w	800563c <_vfiprintf_r+0x44>
 80057fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005800:	e71e      	b.n	8005640 <_vfiprintf_r+0x48>
 8005802:	ab03      	add	r3, sp, #12
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	462a      	mov	r2, r5
 8005808:	4b05      	ldr	r3, [pc, #20]	@ (8005820 <_vfiprintf_r+0x228>)
 800580a:	a904      	add	r1, sp, #16
 800580c:	4630      	mov	r0, r6
 800580e:	f000 f91b 	bl	8005a48 <_printf_i>
 8005812:	e7e4      	b.n	80057de <_vfiprintf_r+0x1e6>
 8005814:	08006280 	.word	0x08006280
 8005818:	0800628a 	.word	0x0800628a
 800581c:	00000000 	.word	0x00000000
 8005820:	080055d5 	.word	0x080055d5
 8005824:	08006286 	.word	0x08006286

08005828 <sbrk_aligned>:
 8005828:	b570      	push	{r4, r5, r6, lr}
 800582a:	4e0f      	ldr	r6, [pc, #60]	@ (8005868 <sbrk_aligned+0x40>)
 800582c:	460c      	mov	r4, r1
 800582e:	6831      	ldr	r1, [r6, #0]
 8005830:	4605      	mov	r5, r0
 8005832:	b911      	cbnz	r1, 800583a <sbrk_aligned+0x12>
 8005834:	f000 fc4c 	bl	80060d0 <_sbrk_r>
 8005838:	6030      	str	r0, [r6, #0]
 800583a:	4621      	mov	r1, r4
 800583c:	4628      	mov	r0, r5
 800583e:	f000 fc47 	bl	80060d0 <_sbrk_r>
 8005842:	1c43      	adds	r3, r0, #1
 8005844:	d103      	bne.n	800584e <sbrk_aligned+0x26>
 8005846:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800584a:	4620      	mov	r0, r4
 800584c:	bd70      	pop	{r4, r5, r6, pc}
 800584e:	1cc4      	adds	r4, r0, #3
 8005850:	f024 0403 	bic.w	r4, r4, #3
 8005854:	42a0      	cmp	r0, r4
 8005856:	d0f8      	beq.n	800584a <sbrk_aligned+0x22>
 8005858:	1a21      	subs	r1, r4, r0
 800585a:	4628      	mov	r0, r5
 800585c:	f000 fc38 	bl	80060d0 <_sbrk_r>
 8005860:	3001      	adds	r0, #1
 8005862:	d1f2      	bne.n	800584a <sbrk_aligned+0x22>
 8005864:	e7ef      	b.n	8005846 <sbrk_aligned+0x1e>
 8005866:	bf00      	nop
 8005868:	20004bb0 	.word	0x20004bb0

0800586c <_malloc_r>:
 800586c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005870:	1ccd      	adds	r5, r1, #3
 8005872:	f025 0503 	bic.w	r5, r5, #3
 8005876:	3508      	adds	r5, #8
 8005878:	2d0c      	cmp	r5, #12
 800587a:	bf38      	it	cc
 800587c:	250c      	movcc	r5, #12
 800587e:	2d00      	cmp	r5, #0
 8005880:	4606      	mov	r6, r0
 8005882:	db01      	blt.n	8005888 <_malloc_r+0x1c>
 8005884:	42a9      	cmp	r1, r5
 8005886:	d904      	bls.n	8005892 <_malloc_r+0x26>
 8005888:	230c      	movs	r3, #12
 800588a:	6033      	str	r3, [r6, #0]
 800588c:	2000      	movs	r0, #0
 800588e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005968 <_malloc_r+0xfc>
 8005896:	f000 faa1 	bl	8005ddc <__malloc_lock>
 800589a:	f8d8 3000 	ldr.w	r3, [r8]
 800589e:	461c      	mov	r4, r3
 80058a0:	bb44      	cbnz	r4, 80058f4 <_malloc_r+0x88>
 80058a2:	4629      	mov	r1, r5
 80058a4:	4630      	mov	r0, r6
 80058a6:	f7ff ffbf 	bl	8005828 <sbrk_aligned>
 80058aa:	1c43      	adds	r3, r0, #1
 80058ac:	4604      	mov	r4, r0
 80058ae:	d158      	bne.n	8005962 <_malloc_r+0xf6>
 80058b0:	f8d8 4000 	ldr.w	r4, [r8]
 80058b4:	4627      	mov	r7, r4
 80058b6:	2f00      	cmp	r7, #0
 80058b8:	d143      	bne.n	8005942 <_malloc_r+0xd6>
 80058ba:	2c00      	cmp	r4, #0
 80058bc:	d04b      	beq.n	8005956 <_malloc_r+0xea>
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	4639      	mov	r1, r7
 80058c2:	4630      	mov	r0, r6
 80058c4:	eb04 0903 	add.w	r9, r4, r3
 80058c8:	f000 fc02 	bl	80060d0 <_sbrk_r>
 80058cc:	4581      	cmp	r9, r0
 80058ce:	d142      	bne.n	8005956 <_malloc_r+0xea>
 80058d0:	6821      	ldr	r1, [r4, #0]
 80058d2:	1a6d      	subs	r5, r5, r1
 80058d4:	4629      	mov	r1, r5
 80058d6:	4630      	mov	r0, r6
 80058d8:	f7ff ffa6 	bl	8005828 <sbrk_aligned>
 80058dc:	3001      	adds	r0, #1
 80058de:	d03a      	beq.n	8005956 <_malloc_r+0xea>
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	442b      	add	r3, r5
 80058e4:	6023      	str	r3, [r4, #0]
 80058e6:	f8d8 3000 	ldr.w	r3, [r8]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	bb62      	cbnz	r2, 8005948 <_malloc_r+0xdc>
 80058ee:	f8c8 7000 	str.w	r7, [r8]
 80058f2:	e00f      	b.n	8005914 <_malloc_r+0xa8>
 80058f4:	6822      	ldr	r2, [r4, #0]
 80058f6:	1b52      	subs	r2, r2, r5
 80058f8:	d420      	bmi.n	800593c <_malloc_r+0xd0>
 80058fa:	2a0b      	cmp	r2, #11
 80058fc:	d917      	bls.n	800592e <_malloc_r+0xc2>
 80058fe:	1961      	adds	r1, r4, r5
 8005900:	42a3      	cmp	r3, r4
 8005902:	6025      	str	r5, [r4, #0]
 8005904:	bf18      	it	ne
 8005906:	6059      	strne	r1, [r3, #4]
 8005908:	6863      	ldr	r3, [r4, #4]
 800590a:	bf08      	it	eq
 800590c:	f8c8 1000 	streq.w	r1, [r8]
 8005910:	5162      	str	r2, [r4, r5]
 8005912:	604b      	str	r3, [r1, #4]
 8005914:	4630      	mov	r0, r6
 8005916:	f000 fa67 	bl	8005de8 <__malloc_unlock>
 800591a:	f104 000b 	add.w	r0, r4, #11
 800591e:	1d23      	adds	r3, r4, #4
 8005920:	f020 0007 	bic.w	r0, r0, #7
 8005924:	1ac2      	subs	r2, r0, r3
 8005926:	bf1c      	itt	ne
 8005928:	1a1b      	subne	r3, r3, r0
 800592a:	50a3      	strne	r3, [r4, r2]
 800592c:	e7af      	b.n	800588e <_malloc_r+0x22>
 800592e:	6862      	ldr	r2, [r4, #4]
 8005930:	42a3      	cmp	r3, r4
 8005932:	bf0c      	ite	eq
 8005934:	f8c8 2000 	streq.w	r2, [r8]
 8005938:	605a      	strne	r2, [r3, #4]
 800593a:	e7eb      	b.n	8005914 <_malloc_r+0xa8>
 800593c:	4623      	mov	r3, r4
 800593e:	6864      	ldr	r4, [r4, #4]
 8005940:	e7ae      	b.n	80058a0 <_malloc_r+0x34>
 8005942:	463c      	mov	r4, r7
 8005944:	687f      	ldr	r7, [r7, #4]
 8005946:	e7b6      	b.n	80058b6 <_malloc_r+0x4a>
 8005948:	461a      	mov	r2, r3
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	42a3      	cmp	r3, r4
 800594e:	d1fb      	bne.n	8005948 <_malloc_r+0xdc>
 8005950:	2300      	movs	r3, #0
 8005952:	6053      	str	r3, [r2, #4]
 8005954:	e7de      	b.n	8005914 <_malloc_r+0xa8>
 8005956:	230c      	movs	r3, #12
 8005958:	6033      	str	r3, [r6, #0]
 800595a:	4630      	mov	r0, r6
 800595c:	f000 fa44 	bl	8005de8 <__malloc_unlock>
 8005960:	e794      	b.n	800588c <_malloc_r+0x20>
 8005962:	6005      	str	r5, [r0, #0]
 8005964:	e7d6      	b.n	8005914 <_malloc_r+0xa8>
 8005966:	bf00      	nop
 8005968:	20004bb4 	.word	0x20004bb4

0800596c <_printf_common>:
 800596c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005970:	4616      	mov	r6, r2
 8005972:	4698      	mov	r8, r3
 8005974:	688a      	ldr	r2, [r1, #8]
 8005976:	690b      	ldr	r3, [r1, #16]
 8005978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800597c:	4293      	cmp	r3, r2
 800597e:	bfb8      	it	lt
 8005980:	4613      	movlt	r3, r2
 8005982:	6033      	str	r3, [r6, #0]
 8005984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005988:	4607      	mov	r7, r0
 800598a:	460c      	mov	r4, r1
 800598c:	b10a      	cbz	r2, 8005992 <_printf_common+0x26>
 800598e:	3301      	adds	r3, #1
 8005990:	6033      	str	r3, [r6, #0]
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	0699      	lsls	r1, r3, #26
 8005996:	bf42      	ittt	mi
 8005998:	6833      	ldrmi	r3, [r6, #0]
 800599a:	3302      	addmi	r3, #2
 800599c:	6033      	strmi	r3, [r6, #0]
 800599e:	6825      	ldr	r5, [r4, #0]
 80059a0:	f015 0506 	ands.w	r5, r5, #6
 80059a4:	d106      	bne.n	80059b4 <_printf_common+0x48>
 80059a6:	f104 0a19 	add.w	sl, r4, #25
 80059aa:	68e3      	ldr	r3, [r4, #12]
 80059ac:	6832      	ldr	r2, [r6, #0]
 80059ae:	1a9b      	subs	r3, r3, r2
 80059b0:	42ab      	cmp	r3, r5
 80059b2:	dc26      	bgt.n	8005a02 <_printf_common+0x96>
 80059b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059b8:	6822      	ldr	r2, [r4, #0]
 80059ba:	3b00      	subs	r3, #0
 80059bc:	bf18      	it	ne
 80059be:	2301      	movne	r3, #1
 80059c0:	0692      	lsls	r2, r2, #26
 80059c2:	d42b      	bmi.n	8005a1c <_printf_common+0xb0>
 80059c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059c8:	4641      	mov	r1, r8
 80059ca:	4638      	mov	r0, r7
 80059cc:	47c8      	blx	r9
 80059ce:	3001      	adds	r0, #1
 80059d0:	d01e      	beq.n	8005a10 <_printf_common+0xa4>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	6922      	ldr	r2, [r4, #16]
 80059d6:	f003 0306 	and.w	r3, r3, #6
 80059da:	2b04      	cmp	r3, #4
 80059dc:	bf02      	ittt	eq
 80059de:	68e5      	ldreq	r5, [r4, #12]
 80059e0:	6833      	ldreq	r3, [r6, #0]
 80059e2:	1aed      	subeq	r5, r5, r3
 80059e4:	68a3      	ldr	r3, [r4, #8]
 80059e6:	bf0c      	ite	eq
 80059e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059ec:	2500      	movne	r5, #0
 80059ee:	4293      	cmp	r3, r2
 80059f0:	bfc4      	itt	gt
 80059f2:	1a9b      	subgt	r3, r3, r2
 80059f4:	18ed      	addgt	r5, r5, r3
 80059f6:	2600      	movs	r6, #0
 80059f8:	341a      	adds	r4, #26
 80059fa:	42b5      	cmp	r5, r6
 80059fc:	d11a      	bne.n	8005a34 <_printf_common+0xc8>
 80059fe:	2000      	movs	r0, #0
 8005a00:	e008      	b.n	8005a14 <_printf_common+0xa8>
 8005a02:	2301      	movs	r3, #1
 8005a04:	4652      	mov	r2, sl
 8005a06:	4641      	mov	r1, r8
 8005a08:	4638      	mov	r0, r7
 8005a0a:	47c8      	blx	r9
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	d103      	bne.n	8005a18 <_printf_common+0xac>
 8005a10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a18:	3501      	adds	r5, #1
 8005a1a:	e7c6      	b.n	80059aa <_printf_common+0x3e>
 8005a1c:	18e1      	adds	r1, r4, r3
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	2030      	movs	r0, #48	@ 0x30
 8005a22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a26:	4422      	add	r2, r4
 8005a28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a30:	3302      	adds	r3, #2
 8005a32:	e7c7      	b.n	80059c4 <_printf_common+0x58>
 8005a34:	2301      	movs	r3, #1
 8005a36:	4622      	mov	r2, r4
 8005a38:	4641      	mov	r1, r8
 8005a3a:	4638      	mov	r0, r7
 8005a3c:	47c8      	blx	r9
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d0e6      	beq.n	8005a10 <_printf_common+0xa4>
 8005a42:	3601      	adds	r6, #1
 8005a44:	e7d9      	b.n	80059fa <_printf_common+0x8e>
	...

08005a48 <_printf_i>:
 8005a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	7e0f      	ldrb	r7, [r1, #24]
 8005a4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a50:	2f78      	cmp	r7, #120	@ 0x78
 8005a52:	4691      	mov	r9, r2
 8005a54:	4680      	mov	r8, r0
 8005a56:	460c      	mov	r4, r1
 8005a58:	469a      	mov	sl, r3
 8005a5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a5e:	d807      	bhi.n	8005a70 <_printf_i+0x28>
 8005a60:	2f62      	cmp	r7, #98	@ 0x62
 8005a62:	d80a      	bhi.n	8005a7a <_printf_i+0x32>
 8005a64:	2f00      	cmp	r7, #0
 8005a66:	f000 80d1 	beq.w	8005c0c <_printf_i+0x1c4>
 8005a6a:	2f58      	cmp	r7, #88	@ 0x58
 8005a6c:	f000 80b8 	beq.w	8005be0 <_printf_i+0x198>
 8005a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a78:	e03a      	b.n	8005af0 <_printf_i+0xa8>
 8005a7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a7e:	2b15      	cmp	r3, #21
 8005a80:	d8f6      	bhi.n	8005a70 <_printf_i+0x28>
 8005a82:	a101      	add	r1, pc, #4	@ (adr r1, 8005a88 <_printf_i+0x40>)
 8005a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a88:	08005ae1 	.word	0x08005ae1
 8005a8c:	08005af5 	.word	0x08005af5
 8005a90:	08005a71 	.word	0x08005a71
 8005a94:	08005a71 	.word	0x08005a71
 8005a98:	08005a71 	.word	0x08005a71
 8005a9c:	08005a71 	.word	0x08005a71
 8005aa0:	08005af5 	.word	0x08005af5
 8005aa4:	08005a71 	.word	0x08005a71
 8005aa8:	08005a71 	.word	0x08005a71
 8005aac:	08005a71 	.word	0x08005a71
 8005ab0:	08005a71 	.word	0x08005a71
 8005ab4:	08005bf3 	.word	0x08005bf3
 8005ab8:	08005b1f 	.word	0x08005b1f
 8005abc:	08005bad 	.word	0x08005bad
 8005ac0:	08005a71 	.word	0x08005a71
 8005ac4:	08005a71 	.word	0x08005a71
 8005ac8:	08005c15 	.word	0x08005c15
 8005acc:	08005a71 	.word	0x08005a71
 8005ad0:	08005b1f 	.word	0x08005b1f
 8005ad4:	08005a71 	.word	0x08005a71
 8005ad8:	08005a71 	.word	0x08005a71
 8005adc:	08005bb5 	.word	0x08005bb5
 8005ae0:	6833      	ldr	r3, [r6, #0]
 8005ae2:	1d1a      	adds	r2, r3, #4
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6032      	str	r2, [r6, #0]
 8005ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005af0:	2301      	movs	r3, #1
 8005af2:	e09c      	b.n	8005c2e <_printf_i+0x1e6>
 8005af4:	6833      	ldr	r3, [r6, #0]
 8005af6:	6820      	ldr	r0, [r4, #0]
 8005af8:	1d19      	adds	r1, r3, #4
 8005afa:	6031      	str	r1, [r6, #0]
 8005afc:	0606      	lsls	r6, r0, #24
 8005afe:	d501      	bpl.n	8005b04 <_printf_i+0xbc>
 8005b00:	681d      	ldr	r5, [r3, #0]
 8005b02:	e003      	b.n	8005b0c <_printf_i+0xc4>
 8005b04:	0645      	lsls	r5, r0, #25
 8005b06:	d5fb      	bpl.n	8005b00 <_printf_i+0xb8>
 8005b08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b0c:	2d00      	cmp	r5, #0
 8005b0e:	da03      	bge.n	8005b18 <_printf_i+0xd0>
 8005b10:	232d      	movs	r3, #45	@ 0x2d
 8005b12:	426d      	negs	r5, r5
 8005b14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b18:	4858      	ldr	r0, [pc, #352]	@ (8005c7c <_printf_i+0x234>)
 8005b1a:	230a      	movs	r3, #10
 8005b1c:	e011      	b.n	8005b42 <_printf_i+0xfa>
 8005b1e:	6821      	ldr	r1, [r4, #0]
 8005b20:	6833      	ldr	r3, [r6, #0]
 8005b22:	0608      	lsls	r0, r1, #24
 8005b24:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b28:	d402      	bmi.n	8005b30 <_printf_i+0xe8>
 8005b2a:	0649      	lsls	r1, r1, #25
 8005b2c:	bf48      	it	mi
 8005b2e:	b2ad      	uxthmi	r5, r5
 8005b30:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b32:	4852      	ldr	r0, [pc, #328]	@ (8005c7c <_printf_i+0x234>)
 8005b34:	6033      	str	r3, [r6, #0]
 8005b36:	bf14      	ite	ne
 8005b38:	230a      	movne	r3, #10
 8005b3a:	2308      	moveq	r3, #8
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b42:	6866      	ldr	r6, [r4, #4]
 8005b44:	60a6      	str	r6, [r4, #8]
 8005b46:	2e00      	cmp	r6, #0
 8005b48:	db05      	blt.n	8005b56 <_printf_i+0x10e>
 8005b4a:	6821      	ldr	r1, [r4, #0]
 8005b4c:	432e      	orrs	r6, r5
 8005b4e:	f021 0104 	bic.w	r1, r1, #4
 8005b52:	6021      	str	r1, [r4, #0]
 8005b54:	d04b      	beq.n	8005bee <_printf_i+0x1a6>
 8005b56:	4616      	mov	r6, r2
 8005b58:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b5c:	fb03 5711 	mls	r7, r3, r1, r5
 8005b60:	5dc7      	ldrb	r7, [r0, r7]
 8005b62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b66:	462f      	mov	r7, r5
 8005b68:	42bb      	cmp	r3, r7
 8005b6a:	460d      	mov	r5, r1
 8005b6c:	d9f4      	bls.n	8005b58 <_printf_i+0x110>
 8005b6e:	2b08      	cmp	r3, #8
 8005b70:	d10b      	bne.n	8005b8a <_printf_i+0x142>
 8005b72:	6823      	ldr	r3, [r4, #0]
 8005b74:	07df      	lsls	r7, r3, #31
 8005b76:	d508      	bpl.n	8005b8a <_printf_i+0x142>
 8005b78:	6923      	ldr	r3, [r4, #16]
 8005b7a:	6861      	ldr	r1, [r4, #4]
 8005b7c:	4299      	cmp	r1, r3
 8005b7e:	bfde      	ittt	le
 8005b80:	2330      	movle	r3, #48	@ 0x30
 8005b82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b86:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005b8a:	1b92      	subs	r2, r2, r6
 8005b8c:	6122      	str	r2, [r4, #16]
 8005b8e:	f8cd a000 	str.w	sl, [sp]
 8005b92:	464b      	mov	r3, r9
 8005b94:	aa03      	add	r2, sp, #12
 8005b96:	4621      	mov	r1, r4
 8005b98:	4640      	mov	r0, r8
 8005b9a:	f7ff fee7 	bl	800596c <_printf_common>
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	d14a      	bne.n	8005c38 <_printf_i+0x1f0>
 8005ba2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ba6:	b004      	add	sp, #16
 8005ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	f043 0320 	orr.w	r3, r3, #32
 8005bb2:	6023      	str	r3, [r4, #0]
 8005bb4:	4832      	ldr	r0, [pc, #200]	@ (8005c80 <_printf_i+0x238>)
 8005bb6:	2778      	movs	r7, #120	@ 0x78
 8005bb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	6831      	ldr	r1, [r6, #0]
 8005bc0:	061f      	lsls	r7, r3, #24
 8005bc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bc6:	d402      	bmi.n	8005bce <_printf_i+0x186>
 8005bc8:	065f      	lsls	r7, r3, #25
 8005bca:	bf48      	it	mi
 8005bcc:	b2ad      	uxthmi	r5, r5
 8005bce:	6031      	str	r1, [r6, #0]
 8005bd0:	07d9      	lsls	r1, r3, #31
 8005bd2:	bf44      	itt	mi
 8005bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8005bd8:	6023      	strmi	r3, [r4, #0]
 8005bda:	b11d      	cbz	r5, 8005be4 <_printf_i+0x19c>
 8005bdc:	2310      	movs	r3, #16
 8005bde:	e7ad      	b.n	8005b3c <_printf_i+0xf4>
 8005be0:	4826      	ldr	r0, [pc, #152]	@ (8005c7c <_printf_i+0x234>)
 8005be2:	e7e9      	b.n	8005bb8 <_printf_i+0x170>
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	f023 0320 	bic.w	r3, r3, #32
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	e7f6      	b.n	8005bdc <_printf_i+0x194>
 8005bee:	4616      	mov	r6, r2
 8005bf0:	e7bd      	b.n	8005b6e <_printf_i+0x126>
 8005bf2:	6833      	ldr	r3, [r6, #0]
 8005bf4:	6825      	ldr	r5, [r4, #0]
 8005bf6:	6961      	ldr	r1, [r4, #20]
 8005bf8:	1d18      	adds	r0, r3, #4
 8005bfa:	6030      	str	r0, [r6, #0]
 8005bfc:	062e      	lsls	r6, r5, #24
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	d501      	bpl.n	8005c06 <_printf_i+0x1be>
 8005c02:	6019      	str	r1, [r3, #0]
 8005c04:	e002      	b.n	8005c0c <_printf_i+0x1c4>
 8005c06:	0668      	lsls	r0, r5, #25
 8005c08:	d5fb      	bpl.n	8005c02 <_printf_i+0x1ba>
 8005c0a:	8019      	strh	r1, [r3, #0]
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	6123      	str	r3, [r4, #16]
 8005c10:	4616      	mov	r6, r2
 8005c12:	e7bc      	b.n	8005b8e <_printf_i+0x146>
 8005c14:	6833      	ldr	r3, [r6, #0]
 8005c16:	1d1a      	adds	r2, r3, #4
 8005c18:	6032      	str	r2, [r6, #0]
 8005c1a:	681e      	ldr	r6, [r3, #0]
 8005c1c:	6862      	ldr	r2, [r4, #4]
 8005c1e:	2100      	movs	r1, #0
 8005c20:	4630      	mov	r0, r6
 8005c22:	f7fa faf5 	bl	8000210 <memchr>
 8005c26:	b108      	cbz	r0, 8005c2c <_printf_i+0x1e4>
 8005c28:	1b80      	subs	r0, r0, r6
 8005c2a:	6060      	str	r0, [r4, #4]
 8005c2c:	6863      	ldr	r3, [r4, #4]
 8005c2e:	6123      	str	r3, [r4, #16]
 8005c30:	2300      	movs	r3, #0
 8005c32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c36:	e7aa      	b.n	8005b8e <_printf_i+0x146>
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	4632      	mov	r2, r6
 8005c3c:	4649      	mov	r1, r9
 8005c3e:	4640      	mov	r0, r8
 8005c40:	47d0      	blx	sl
 8005c42:	3001      	adds	r0, #1
 8005c44:	d0ad      	beq.n	8005ba2 <_printf_i+0x15a>
 8005c46:	6823      	ldr	r3, [r4, #0]
 8005c48:	079b      	lsls	r3, r3, #30
 8005c4a:	d413      	bmi.n	8005c74 <_printf_i+0x22c>
 8005c4c:	68e0      	ldr	r0, [r4, #12]
 8005c4e:	9b03      	ldr	r3, [sp, #12]
 8005c50:	4298      	cmp	r0, r3
 8005c52:	bfb8      	it	lt
 8005c54:	4618      	movlt	r0, r3
 8005c56:	e7a6      	b.n	8005ba6 <_printf_i+0x15e>
 8005c58:	2301      	movs	r3, #1
 8005c5a:	4632      	mov	r2, r6
 8005c5c:	4649      	mov	r1, r9
 8005c5e:	4640      	mov	r0, r8
 8005c60:	47d0      	blx	sl
 8005c62:	3001      	adds	r0, #1
 8005c64:	d09d      	beq.n	8005ba2 <_printf_i+0x15a>
 8005c66:	3501      	adds	r5, #1
 8005c68:	68e3      	ldr	r3, [r4, #12]
 8005c6a:	9903      	ldr	r1, [sp, #12]
 8005c6c:	1a5b      	subs	r3, r3, r1
 8005c6e:	42ab      	cmp	r3, r5
 8005c70:	dcf2      	bgt.n	8005c58 <_printf_i+0x210>
 8005c72:	e7eb      	b.n	8005c4c <_printf_i+0x204>
 8005c74:	2500      	movs	r5, #0
 8005c76:	f104 0619 	add.w	r6, r4, #25
 8005c7a:	e7f5      	b.n	8005c68 <_printf_i+0x220>
 8005c7c:	08006291 	.word	0x08006291
 8005c80:	080062a2 	.word	0x080062a2

08005c84 <__sflush_r>:
 8005c84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8c:	0716      	lsls	r6, r2, #28
 8005c8e:	4605      	mov	r5, r0
 8005c90:	460c      	mov	r4, r1
 8005c92:	d454      	bmi.n	8005d3e <__sflush_r+0xba>
 8005c94:	684b      	ldr	r3, [r1, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	dc02      	bgt.n	8005ca0 <__sflush_r+0x1c>
 8005c9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dd48      	ble.n	8005d32 <__sflush_r+0xae>
 8005ca0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ca2:	2e00      	cmp	r6, #0
 8005ca4:	d045      	beq.n	8005d32 <__sflush_r+0xae>
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005cac:	682f      	ldr	r7, [r5, #0]
 8005cae:	6a21      	ldr	r1, [r4, #32]
 8005cb0:	602b      	str	r3, [r5, #0]
 8005cb2:	d030      	beq.n	8005d16 <__sflush_r+0x92>
 8005cb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cb6:	89a3      	ldrh	r3, [r4, #12]
 8005cb8:	0759      	lsls	r1, r3, #29
 8005cba:	d505      	bpl.n	8005cc8 <__sflush_r+0x44>
 8005cbc:	6863      	ldr	r3, [r4, #4]
 8005cbe:	1ad2      	subs	r2, r2, r3
 8005cc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cc2:	b10b      	cbz	r3, 8005cc8 <__sflush_r+0x44>
 8005cc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cc6:	1ad2      	subs	r2, r2, r3
 8005cc8:	2300      	movs	r3, #0
 8005cca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ccc:	6a21      	ldr	r1, [r4, #32]
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b0      	blx	r6
 8005cd2:	1c43      	adds	r3, r0, #1
 8005cd4:	89a3      	ldrh	r3, [r4, #12]
 8005cd6:	d106      	bne.n	8005ce6 <__sflush_r+0x62>
 8005cd8:	6829      	ldr	r1, [r5, #0]
 8005cda:	291d      	cmp	r1, #29
 8005cdc:	d82b      	bhi.n	8005d36 <__sflush_r+0xb2>
 8005cde:	4a2a      	ldr	r2, [pc, #168]	@ (8005d88 <__sflush_r+0x104>)
 8005ce0:	40ca      	lsrs	r2, r1
 8005ce2:	07d6      	lsls	r6, r2, #31
 8005ce4:	d527      	bpl.n	8005d36 <__sflush_r+0xb2>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	6062      	str	r2, [r4, #4]
 8005cea:	04d9      	lsls	r1, r3, #19
 8005cec:	6922      	ldr	r2, [r4, #16]
 8005cee:	6022      	str	r2, [r4, #0]
 8005cf0:	d504      	bpl.n	8005cfc <__sflush_r+0x78>
 8005cf2:	1c42      	adds	r2, r0, #1
 8005cf4:	d101      	bne.n	8005cfa <__sflush_r+0x76>
 8005cf6:	682b      	ldr	r3, [r5, #0]
 8005cf8:	b903      	cbnz	r3, 8005cfc <__sflush_r+0x78>
 8005cfa:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cfe:	602f      	str	r7, [r5, #0]
 8005d00:	b1b9      	cbz	r1, 8005d32 <__sflush_r+0xae>
 8005d02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d06:	4299      	cmp	r1, r3
 8005d08:	d002      	beq.n	8005d10 <__sflush_r+0x8c>
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	f000 fa24 	bl	8006158 <_free_r>
 8005d10:	2300      	movs	r3, #0
 8005d12:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d14:	e00d      	b.n	8005d32 <__sflush_r+0xae>
 8005d16:	2301      	movs	r3, #1
 8005d18:	4628      	mov	r0, r5
 8005d1a:	47b0      	blx	r6
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	1c50      	adds	r0, r2, #1
 8005d20:	d1c9      	bne.n	8005cb6 <__sflush_r+0x32>
 8005d22:	682b      	ldr	r3, [r5, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0c6      	beq.n	8005cb6 <__sflush_r+0x32>
 8005d28:	2b1d      	cmp	r3, #29
 8005d2a:	d001      	beq.n	8005d30 <__sflush_r+0xac>
 8005d2c:	2b16      	cmp	r3, #22
 8005d2e:	d11e      	bne.n	8005d6e <__sflush_r+0xea>
 8005d30:	602f      	str	r7, [r5, #0]
 8005d32:	2000      	movs	r0, #0
 8005d34:	e022      	b.n	8005d7c <__sflush_r+0xf8>
 8005d36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d3a:	b21b      	sxth	r3, r3
 8005d3c:	e01b      	b.n	8005d76 <__sflush_r+0xf2>
 8005d3e:	690f      	ldr	r7, [r1, #16]
 8005d40:	2f00      	cmp	r7, #0
 8005d42:	d0f6      	beq.n	8005d32 <__sflush_r+0xae>
 8005d44:	0793      	lsls	r3, r2, #30
 8005d46:	680e      	ldr	r6, [r1, #0]
 8005d48:	bf08      	it	eq
 8005d4a:	694b      	ldreq	r3, [r1, #20]
 8005d4c:	600f      	str	r7, [r1, #0]
 8005d4e:	bf18      	it	ne
 8005d50:	2300      	movne	r3, #0
 8005d52:	eba6 0807 	sub.w	r8, r6, r7
 8005d56:	608b      	str	r3, [r1, #8]
 8005d58:	f1b8 0f00 	cmp.w	r8, #0
 8005d5c:	dde9      	ble.n	8005d32 <__sflush_r+0xae>
 8005d5e:	6a21      	ldr	r1, [r4, #32]
 8005d60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d62:	4643      	mov	r3, r8
 8005d64:	463a      	mov	r2, r7
 8005d66:	4628      	mov	r0, r5
 8005d68:	47b0      	blx	r6
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	dc08      	bgt.n	8005d80 <__sflush_r+0xfc>
 8005d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d76:	81a3      	strh	r3, [r4, #12]
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d80:	4407      	add	r7, r0
 8005d82:	eba8 0800 	sub.w	r8, r8, r0
 8005d86:	e7e7      	b.n	8005d58 <__sflush_r+0xd4>
 8005d88:	20400001 	.word	0x20400001

08005d8c <_fflush_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	690b      	ldr	r3, [r1, #16]
 8005d90:	4605      	mov	r5, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	b913      	cbnz	r3, 8005d9c <_fflush_r+0x10>
 8005d96:	2500      	movs	r5, #0
 8005d98:	4628      	mov	r0, r5
 8005d9a:	bd38      	pop	{r3, r4, r5, pc}
 8005d9c:	b118      	cbz	r0, 8005da6 <_fflush_r+0x1a>
 8005d9e:	6a03      	ldr	r3, [r0, #32]
 8005da0:	b90b      	cbnz	r3, 8005da6 <_fflush_r+0x1a>
 8005da2:	f7ff fb75 	bl	8005490 <__sinit>
 8005da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0f3      	beq.n	8005d96 <_fflush_r+0xa>
 8005dae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005db0:	07d0      	lsls	r0, r2, #31
 8005db2:	d404      	bmi.n	8005dbe <_fflush_r+0x32>
 8005db4:	0599      	lsls	r1, r3, #22
 8005db6:	d402      	bmi.n	8005dbe <_fflush_r+0x32>
 8005db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dba:	f7ff fbe4 	bl	8005586 <__retarget_lock_acquire_recursive>
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	4621      	mov	r1, r4
 8005dc2:	f7ff ff5f 	bl	8005c84 <__sflush_r>
 8005dc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dc8:	07da      	lsls	r2, r3, #31
 8005dca:	4605      	mov	r5, r0
 8005dcc:	d4e4      	bmi.n	8005d98 <_fflush_r+0xc>
 8005dce:	89a3      	ldrh	r3, [r4, #12]
 8005dd0:	059b      	lsls	r3, r3, #22
 8005dd2:	d4e1      	bmi.n	8005d98 <_fflush_r+0xc>
 8005dd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dd6:	f7ff fbd7 	bl	8005588 <__retarget_lock_release_recursive>
 8005dda:	e7dd      	b.n	8005d98 <_fflush_r+0xc>

08005ddc <__malloc_lock>:
 8005ddc:	4801      	ldr	r0, [pc, #4]	@ (8005de4 <__malloc_lock+0x8>)
 8005dde:	f7ff bbd2 	b.w	8005586 <__retarget_lock_acquire_recursive>
 8005de2:	bf00      	nop
 8005de4:	20004bac 	.word	0x20004bac

08005de8 <__malloc_unlock>:
 8005de8:	4801      	ldr	r0, [pc, #4]	@ (8005df0 <__malloc_unlock+0x8>)
 8005dea:	f7ff bbcd 	b.w	8005588 <__retarget_lock_release_recursive>
 8005dee:	bf00      	nop
 8005df0:	20004bac 	.word	0x20004bac

08005df4 <__sread>:
 8005df4:	b510      	push	{r4, lr}
 8005df6:	460c      	mov	r4, r1
 8005df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dfc:	f000 f956 	bl	80060ac <_read_r>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	bfab      	itete	ge
 8005e04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e06:	89a3      	ldrhlt	r3, [r4, #12]
 8005e08:	181b      	addge	r3, r3, r0
 8005e0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e0e:	bfac      	ite	ge
 8005e10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e12:	81a3      	strhlt	r3, [r4, #12]
 8005e14:	bd10      	pop	{r4, pc}

08005e16 <__swrite>:
 8005e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e1a:	461f      	mov	r7, r3
 8005e1c:	898b      	ldrh	r3, [r1, #12]
 8005e1e:	05db      	lsls	r3, r3, #23
 8005e20:	4605      	mov	r5, r0
 8005e22:	460c      	mov	r4, r1
 8005e24:	4616      	mov	r6, r2
 8005e26:	d505      	bpl.n	8005e34 <__swrite+0x1e>
 8005e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f000 f92a 	bl	8006088 <_lseek_r>
 8005e34:	89a3      	ldrh	r3, [r4, #12]
 8005e36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e3e:	81a3      	strh	r3, [r4, #12]
 8005e40:	4632      	mov	r2, r6
 8005e42:	463b      	mov	r3, r7
 8005e44:	4628      	mov	r0, r5
 8005e46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e4a:	f000 b951 	b.w	80060f0 <_write_r>

08005e4e <__sseek>:
 8005e4e:	b510      	push	{r4, lr}
 8005e50:	460c      	mov	r4, r1
 8005e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e56:	f000 f917 	bl	8006088 <_lseek_r>
 8005e5a:	1c43      	adds	r3, r0, #1
 8005e5c:	89a3      	ldrh	r3, [r4, #12]
 8005e5e:	bf15      	itete	ne
 8005e60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e6a:	81a3      	strheq	r3, [r4, #12]
 8005e6c:	bf18      	it	ne
 8005e6e:	81a3      	strhne	r3, [r4, #12]
 8005e70:	bd10      	pop	{r4, pc}

08005e72 <__sclose>:
 8005e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e76:	f000 b94d 	b.w	8006114 <_close_r>

08005e7a <__swbuf_r>:
 8005e7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7c:	460e      	mov	r6, r1
 8005e7e:	4614      	mov	r4, r2
 8005e80:	4605      	mov	r5, r0
 8005e82:	b118      	cbz	r0, 8005e8c <__swbuf_r+0x12>
 8005e84:	6a03      	ldr	r3, [r0, #32]
 8005e86:	b90b      	cbnz	r3, 8005e8c <__swbuf_r+0x12>
 8005e88:	f7ff fb02 	bl	8005490 <__sinit>
 8005e8c:	69a3      	ldr	r3, [r4, #24]
 8005e8e:	60a3      	str	r3, [r4, #8]
 8005e90:	89a3      	ldrh	r3, [r4, #12]
 8005e92:	071a      	lsls	r2, r3, #28
 8005e94:	d501      	bpl.n	8005e9a <__swbuf_r+0x20>
 8005e96:	6923      	ldr	r3, [r4, #16]
 8005e98:	b943      	cbnz	r3, 8005eac <__swbuf_r+0x32>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f000 f82b 	bl	8005ef8 <__swsetup_r>
 8005ea2:	b118      	cbz	r0, 8005eac <__swbuf_r+0x32>
 8005ea4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005ea8:	4638      	mov	r0, r7
 8005eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eac:	6823      	ldr	r3, [r4, #0]
 8005eae:	6922      	ldr	r2, [r4, #16]
 8005eb0:	1a98      	subs	r0, r3, r2
 8005eb2:	6963      	ldr	r3, [r4, #20]
 8005eb4:	b2f6      	uxtb	r6, r6
 8005eb6:	4283      	cmp	r3, r0
 8005eb8:	4637      	mov	r7, r6
 8005eba:	dc05      	bgt.n	8005ec8 <__swbuf_r+0x4e>
 8005ebc:	4621      	mov	r1, r4
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f7ff ff64 	bl	8005d8c <_fflush_r>
 8005ec4:	2800      	cmp	r0, #0
 8005ec6:	d1ed      	bne.n	8005ea4 <__swbuf_r+0x2a>
 8005ec8:	68a3      	ldr	r3, [r4, #8]
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	60a3      	str	r3, [r4, #8]
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	6022      	str	r2, [r4, #0]
 8005ed4:	701e      	strb	r6, [r3, #0]
 8005ed6:	6962      	ldr	r2, [r4, #20]
 8005ed8:	1c43      	adds	r3, r0, #1
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d004      	beq.n	8005ee8 <__swbuf_r+0x6e>
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	07db      	lsls	r3, r3, #31
 8005ee2:	d5e1      	bpl.n	8005ea8 <__swbuf_r+0x2e>
 8005ee4:	2e0a      	cmp	r6, #10
 8005ee6:	d1df      	bne.n	8005ea8 <__swbuf_r+0x2e>
 8005ee8:	4621      	mov	r1, r4
 8005eea:	4628      	mov	r0, r5
 8005eec:	f7ff ff4e 	bl	8005d8c <_fflush_r>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d0d9      	beq.n	8005ea8 <__swbuf_r+0x2e>
 8005ef4:	e7d6      	b.n	8005ea4 <__swbuf_r+0x2a>
	...

08005ef8 <__swsetup_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4b29      	ldr	r3, [pc, #164]	@ (8005fa0 <__swsetup_r+0xa8>)
 8005efc:	4605      	mov	r5, r0
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	460c      	mov	r4, r1
 8005f02:	b118      	cbz	r0, 8005f0c <__swsetup_r+0x14>
 8005f04:	6a03      	ldr	r3, [r0, #32]
 8005f06:	b90b      	cbnz	r3, 8005f0c <__swsetup_r+0x14>
 8005f08:	f7ff fac2 	bl	8005490 <__sinit>
 8005f0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f10:	0719      	lsls	r1, r3, #28
 8005f12:	d422      	bmi.n	8005f5a <__swsetup_r+0x62>
 8005f14:	06da      	lsls	r2, r3, #27
 8005f16:	d407      	bmi.n	8005f28 <__swsetup_r+0x30>
 8005f18:	2209      	movs	r2, #9
 8005f1a:	602a      	str	r2, [r5, #0]
 8005f1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f20:	81a3      	strh	r3, [r4, #12]
 8005f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f26:	e033      	b.n	8005f90 <__swsetup_r+0x98>
 8005f28:	0758      	lsls	r0, r3, #29
 8005f2a:	d512      	bpl.n	8005f52 <__swsetup_r+0x5a>
 8005f2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f2e:	b141      	cbz	r1, 8005f42 <__swsetup_r+0x4a>
 8005f30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f34:	4299      	cmp	r1, r3
 8005f36:	d002      	beq.n	8005f3e <__swsetup_r+0x46>
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f000 f90d 	bl	8006158 <_free_r>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f48:	81a3      	strh	r3, [r4, #12]
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	6063      	str	r3, [r4, #4]
 8005f4e:	6923      	ldr	r3, [r4, #16]
 8005f50:	6023      	str	r3, [r4, #0]
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	f043 0308 	orr.w	r3, r3, #8
 8005f58:	81a3      	strh	r3, [r4, #12]
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	b94b      	cbnz	r3, 8005f72 <__swsetup_r+0x7a>
 8005f5e:	89a3      	ldrh	r3, [r4, #12]
 8005f60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f68:	d003      	beq.n	8005f72 <__swsetup_r+0x7a>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	f000 f83f 	bl	8005ff0 <__smakebuf_r>
 8005f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f76:	f013 0201 	ands.w	r2, r3, #1
 8005f7a:	d00a      	beq.n	8005f92 <__swsetup_r+0x9a>
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60a2      	str	r2, [r4, #8]
 8005f80:	6962      	ldr	r2, [r4, #20]
 8005f82:	4252      	negs	r2, r2
 8005f84:	61a2      	str	r2, [r4, #24]
 8005f86:	6922      	ldr	r2, [r4, #16]
 8005f88:	b942      	cbnz	r2, 8005f9c <__swsetup_r+0xa4>
 8005f8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f8e:	d1c5      	bne.n	8005f1c <__swsetup_r+0x24>
 8005f90:	bd38      	pop	{r3, r4, r5, pc}
 8005f92:	0799      	lsls	r1, r3, #30
 8005f94:	bf58      	it	pl
 8005f96:	6962      	ldrpl	r2, [r4, #20]
 8005f98:	60a2      	str	r2, [r4, #8]
 8005f9a:	e7f4      	b.n	8005f86 <__swsetup_r+0x8e>
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	e7f7      	b.n	8005f90 <__swsetup_r+0x98>
 8005fa0:	2000001c 	.word	0x2000001c

08005fa4 <__swhatbuf_r>:
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fac:	2900      	cmp	r1, #0
 8005fae:	b096      	sub	sp, #88	@ 0x58
 8005fb0:	4615      	mov	r5, r2
 8005fb2:	461e      	mov	r6, r3
 8005fb4:	da0d      	bge.n	8005fd2 <__swhatbuf_r+0x2e>
 8005fb6:	89a3      	ldrh	r3, [r4, #12]
 8005fb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fbc:	f04f 0100 	mov.w	r1, #0
 8005fc0:	bf14      	ite	ne
 8005fc2:	2340      	movne	r3, #64	@ 0x40
 8005fc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fc8:	2000      	movs	r0, #0
 8005fca:	6031      	str	r1, [r6, #0]
 8005fcc:	602b      	str	r3, [r5, #0]
 8005fce:	b016      	add	sp, #88	@ 0x58
 8005fd0:	bd70      	pop	{r4, r5, r6, pc}
 8005fd2:	466a      	mov	r2, sp
 8005fd4:	f000 f8ae 	bl	8006134 <_fstat_r>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	dbec      	blt.n	8005fb6 <__swhatbuf_r+0x12>
 8005fdc:	9901      	ldr	r1, [sp, #4]
 8005fde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fe2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fe6:	4259      	negs	r1, r3
 8005fe8:	4159      	adcs	r1, r3
 8005fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fee:	e7eb      	b.n	8005fc8 <__swhatbuf_r+0x24>

08005ff0 <__smakebuf_r>:
 8005ff0:	898b      	ldrh	r3, [r1, #12]
 8005ff2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ff4:	079d      	lsls	r5, r3, #30
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	d507      	bpl.n	800600c <__smakebuf_r+0x1c>
 8005ffc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	6123      	str	r3, [r4, #16]
 8006004:	2301      	movs	r3, #1
 8006006:	6163      	str	r3, [r4, #20]
 8006008:	b003      	add	sp, #12
 800600a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800600c:	ab01      	add	r3, sp, #4
 800600e:	466a      	mov	r2, sp
 8006010:	f7ff ffc8 	bl	8005fa4 <__swhatbuf_r>
 8006014:	9f00      	ldr	r7, [sp, #0]
 8006016:	4605      	mov	r5, r0
 8006018:	4639      	mov	r1, r7
 800601a:	4630      	mov	r0, r6
 800601c:	f7ff fc26 	bl	800586c <_malloc_r>
 8006020:	b948      	cbnz	r0, 8006036 <__smakebuf_r+0x46>
 8006022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006026:	059a      	lsls	r2, r3, #22
 8006028:	d4ee      	bmi.n	8006008 <__smakebuf_r+0x18>
 800602a:	f023 0303 	bic.w	r3, r3, #3
 800602e:	f043 0302 	orr.w	r3, r3, #2
 8006032:	81a3      	strh	r3, [r4, #12]
 8006034:	e7e2      	b.n	8005ffc <__smakebuf_r+0xc>
 8006036:	89a3      	ldrh	r3, [r4, #12]
 8006038:	6020      	str	r0, [r4, #0]
 800603a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	9b01      	ldr	r3, [sp, #4]
 8006042:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006046:	b15b      	cbz	r3, 8006060 <__smakebuf_r+0x70>
 8006048:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800604c:	4630      	mov	r0, r6
 800604e:	f000 f80b 	bl	8006068 <_isatty_r>
 8006052:	b128      	cbz	r0, 8006060 <__smakebuf_r+0x70>
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	f023 0303 	bic.w	r3, r3, #3
 800605a:	f043 0301 	orr.w	r3, r3, #1
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	431d      	orrs	r5, r3
 8006064:	81a5      	strh	r5, [r4, #12]
 8006066:	e7cf      	b.n	8006008 <__smakebuf_r+0x18>

08006068 <_isatty_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d06      	ldr	r5, [pc, #24]	@ (8006084 <_isatty_r+0x1c>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	f7fa fda5 	bl	8000bc2 <_isatty>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_isatty_r+0x1a>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_isatty_r+0x1a>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	20004bb8 	.word	0x20004bb8

08006088 <_lseek_r>:
 8006088:	b538      	push	{r3, r4, r5, lr}
 800608a:	4d07      	ldr	r5, [pc, #28]	@ (80060a8 <_lseek_r+0x20>)
 800608c:	4604      	mov	r4, r0
 800608e:	4608      	mov	r0, r1
 8006090:	4611      	mov	r1, r2
 8006092:	2200      	movs	r2, #0
 8006094:	602a      	str	r2, [r5, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	f7fa fd9e 	bl	8000bd8 <_lseek>
 800609c:	1c43      	adds	r3, r0, #1
 800609e:	d102      	bne.n	80060a6 <_lseek_r+0x1e>
 80060a0:	682b      	ldr	r3, [r5, #0]
 80060a2:	b103      	cbz	r3, 80060a6 <_lseek_r+0x1e>
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	bd38      	pop	{r3, r4, r5, pc}
 80060a8:	20004bb8 	.word	0x20004bb8

080060ac <_read_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4d07      	ldr	r5, [pc, #28]	@ (80060cc <_read_r+0x20>)
 80060b0:	4604      	mov	r4, r0
 80060b2:	4608      	mov	r0, r1
 80060b4:	4611      	mov	r1, r2
 80060b6:	2200      	movs	r2, #0
 80060b8:	602a      	str	r2, [r5, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	f7fa fd2c 	bl	8000b18 <_read>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d102      	bne.n	80060ca <_read_r+0x1e>
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	b103      	cbz	r3, 80060ca <_read_r+0x1e>
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	20004bb8 	.word	0x20004bb8

080060d0 <_sbrk_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4d06      	ldr	r5, [pc, #24]	@ (80060ec <_sbrk_r+0x1c>)
 80060d4:	2300      	movs	r3, #0
 80060d6:	4604      	mov	r4, r0
 80060d8:	4608      	mov	r0, r1
 80060da:	602b      	str	r3, [r5, #0]
 80060dc:	f7fa fd8a 	bl	8000bf4 <_sbrk>
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	d102      	bne.n	80060ea <_sbrk_r+0x1a>
 80060e4:	682b      	ldr	r3, [r5, #0]
 80060e6:	b103      	cbz	r3, 80060ea <_sbrk_r+0x1a>
 80060e8:	6023      	str	r3, [r4, #0]
 80060ea:	bd38      	pop	{r3, r4, r5, pc}
 80060ec:	20004bb8 	.word	0x20004bb8

080060f0 <_write_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	4d07      	ldr	r5, [pc, #28]	@ (8006110 <_write_r+0x20>)
 80060f4:	4604      	mov	r4, r0
 80060f6:	4608      	mov	r0, r1
 80060f8:	4611      	mov	r1, r2
 80060fa:	2200      	movs	r2, #0
 80060fc:	602a      	str	r2, [r5, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	f7fa fd27 	bl	8000b52 <_write>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d102      	bne.n	800610e <_write_r+0x1e>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	b103      	cbz	r3, 800610e <_write_r+0x1e>
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	bd38      	pop	{r3, r4, r5, pc}
 8006110:	20004bb8 	.word	0x20004bb8

08006114 <_close_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	4d06      	ldr	r5, [pc, #24]	@ (8006130 <_close_r+0x1c>)
 8006118:	2300      	movs	r3, #0
 800611a:	4604      	mov	r4, r0
 800611c:	4608      	mov	r0, r1
 800611e:	602b      	str	r3, [r5, #0]
 8006120:	f7fa fd33 	bl	8000b8a <_close>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	d102      	bne.n	800612e <_close_r+0x1a>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	b103      	cbz	r3, 800612e <_close_r+0x1a>
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	bd38      	pop	{r3, r4, r5, pc}
 8006130:	20004bb8 	.word	0x20004bb8

08006134 <_fstat_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	4d07      	ldr	r5, [pc, #28]	@ (8006154 <_fstat_r+0x20>)
 8006138:	2300      	movs	r3, #0
 800613a:	4604      	mov	r4, r0
 800613c:	4608      	mov	r0, r1
 800613e:	4611      	mov	r1, r2
 8006140:	602b      	str	r3, [r5, #0]
 8006142:	f7fa fd2e 	bl	8000ba2 <_fstat>
 8006146:	1c43      	adds	r3, r0, #1
 8006148:	d102      	bne.n	8006150 <_fstat_r+0x1c>
 800614a:	682b      	ldr	r3, [r5, #0]
 800614c:	b103      	cbz	r3, 8006150 <_fstat_r+0x1c>
 800614e:	6023      	str	r3, [r4, #0]
 8006150:	bd38      	pop	{r3, r4, r5, pc}
 8006152:	bf00      	nop
 8006154:	20004bb8 	.word	0x20004bb8

08006158 <_free_r>:
 8006158:	b538      	push	{r3, r4, r5, lr}
 800615a:	4605      	mov	r5, r0
 800615c:	2900      	cmp	r1, #0
 800615e:	d041      	beq.n	80061e4 <_free_r+0x8c>
 8006160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006164:	1f0c      	subs	r4, r1, #4
 8006166:	2b00      	cmp	r3, #0
 8006168:	bfb8      	it	lt
 800616a:	18e4      	addlt	r4, r4, r3
 800616c:	f7ff fe36 	bl	8005ddc <__malloc_lock>
 8006170:	4a1d      	ldr	r2, [pc, #116]	@ (80061e8 <_free_r+0x90>)
 8006172:	6813      	ldr	r3, [r2, #0]
 8006174:	b933      	cbnz	r3, 8006184 <_free_r+0x2c>
 8006176:	6063      	str	r3, [r4, #4]
 8006178:	6014      	str	r4, [r2, #0]
 800617a:	4628      	mov	r0, r5
 800617c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006180:	f7ff be32 	b.w	8005de8 <__malloc_unlock>
 8006184:	42a3      	cmp	r3, r4
 8006186:	d908      	bls.n	800619a <_free_r+0x42>
 8006188:	6820      	ldr	r0, [r4, #0]
 800618a:	1821      	adds	r1, r4, r0
 800618c:	428b      	cmp	r3, r1
 800618e:	bf01      	itttt	eq
 8006190:	6819      	ldreq	r1, [r3, #0]
 8006192:	685b      	ldreq	r3, [r3, #4]
 8006194:	1809      	addeq	r1, r1, r0
 8006196:	6021      	streq	r1, [r4, #0]
 8006198:	e7ed      	b.n	8006176 <_free_r+0x1e>
 800619a:	461a      	mov	r2, r3
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	b10b      	cbz	r3, 80061a4 <_free_r+0x4c>
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	d9fa      	bls.n	800619a <_free_r+0x42>
 80061a4:	6811      	ldr	r1, [r2, #0]
 80061a6:	1850      	adds	r0, r2, r1
 80061a8:	42a0      	cmp	r0, r4
 80061aa:	d10b      	bne.n	80061c4 <_free_r+0x6c>
 80061ac:	6820      	ldr	r0, [r4, #0]
 80061ae:	4401      	add	r1, r0
 80061b0:	1850      	adds	r0, r2, r1
 80061b2:	4283      	cmp	r3, r0
 80061b4:	6011      	str	r1, [r2, #0]
 80061b6:	d1e0      	bne.n	800617a <_free_r+0x22>
 80061b8:	6818      	ldr	r0, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	6053      	str	r3, [r2, #4]
 80061be:	4408      	add	r0, r1
 80061c0:	6010      	str	r0, [r2, #0]
 80061c2:	e7da      	b.n	800617a <_free_r+0x22>
 80061c4:	d902      	bls.n	80061cc <_free_r+0x74>
 80061c6:	230c      	movs	r3, #12
 80061c8:	602b      	str	r3, [r5, #0]
 80061ca:	e7d6      	b.n	800617a <_free_r+0x22>
 80061cc:	6820      	ldr	r0, [r4, #0]
 80061ce:	1821      	adds	r1, r4, r0
 80061d0:	428b      	cmp	r3, r1
 80061d2:	bf04      	itt	eq
 80061d4:	6819      	ldreq	r1, [r3, #0]
 80061d6:	685b      	ldreq	r3, [r3, #4]
 80061d8:	6063      	str	r3, [r4, #4]
 80061da:	bf04      	itt	eq
 80061dc:	1809      	addeq	r1, r1, r0
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	6054      	str	r4, [r2, #4]
 80061e2:	e7ca      	b.n	800617a <_free_r+0x22>
 80061e4:	bd38      	pop	{r3, r4, r5, pc}
 80061e6:	bf00      	nop
 80061e8:	20004bb4 	.word	0x20004bb4

080061ec <_init>:
 80061ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ee:	bf00      	nop
 80061f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f2:	bc08      	pop	{r3}
 80061f4:	469e      	mov	lr, r3
 80061f6:	4770      	bx	lr

080061f8 <_fini>:
 80061f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fa:	bf00      	nop
 80061fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061fe:	bc08      	pop	{r3}
 8006200:	469e      	mov	lr, r3
 8006202:	4770      	bx	lr
