
ATMega32_Preipherals_Interfacing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b84  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00002b84  00002c18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000409  00800068  00800068  00002c20  2**0
                  ALLOC
  3 .stab         00004a70  00000000  00000000  00002c20  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001ffd  00000000  00000000  00007690  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000968d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000097cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000993d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000b586  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000c471  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000d220  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000d380  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000d60d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000dddb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 1e 09 	jmp	0x123c	; 0x123c <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 d8 07 	jmp	0xfb0	; 0xfb0 <__vector_10>
      2c:	0c 94 05 08 	jmp	0x100a	; 0x100a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	14 e0       	ldi	r17, 0x04	; 4
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a1 37       	cpi	r26, 0x71	; 113
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e4 e8       	ldi	r30, 0x84	; 132
      78:	fb e2       	ldi	r31, 0x2B	; 43
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <main>
      8a:	0c 94 c0 15 	jmp	0x2b80	; 0x2b80 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 44 15 	jmp	0x2a88	; 0x2a88 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 60 15 	jmp	0x2ac0	; 0x2ac0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 44 15 	jmp	0x2a88	; 0x2a88 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 60 15 	jmp	0x2ac0	; 0x2ac0 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 54 15 	jmp	0x2aa8	; 0x2aa8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 70 15 	jmp	0x2ae0	; 0x2ae0 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Scheduler_creatTask>:
static u8 CurrentTaskNo = 0;

SCHEDULER_Task_t Tasks[SCHEDULER_MAX_NO_OF_TASK];

void Scheduler_creatTask(u32 PeriodicityLoc,void(*TaskPtrLoc)(void))
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <Scheduler_creatTask+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <Scheduler_creatTask+0x8>
     b4e:	00 d0       	rcall	.+0      	; 0xb50 <Scheduler_creatTask+0xa>
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62
     b54:	69 83       	std	Y+1, r22	; 0x01
     b56:	7a 83       	std	Y+2, r23	; 0x02
     b58:	8b 83       	std	Y+3, r24	; 0x03
     b5a:	9c 83       	std	Y+4, r25	; 0x04
     b5c:	5e 83       	std	Y+6, r21	; 0x06
     b5e:	4d 83       	std	Y+5, r20	; 0x05


	if(CurrentTaskNo < SCHEDULER_MAX_NO_OF_TASK)
     b60:	80 91 68 00 	lds	r24, 0x0068
     b64:	83 30       	cpi	r24, 0x03	; 3
     b66:	68 f5       	brcc	.+90     	; 0xbc2 <Scheduler_creatTask+0x7c>
	{
		Tasks[CurrentTaskNo].periodicity = PeriodicityLoc;
     b68:	80 91 68 00 	lds	r24, 0x0068
     b6c:	28 2f       	mov	r18, r24
     b6e:	30 e0       	ldi	r19, 0x00	; 0
     b70:	c9 01       	movw	r24, r18
     b72:	88 0f       	add	r24, r24
     b74:	99 1f       	adc	r25, r25
     b76:	82 0f       	add	r24, r18
     b78:	93 1f       	adc	r25, r19
     b7a:	88 0f       	add	r24, r24
     b7c:	99 1f       	adc	r25, r25
     b7e:	fc 01       	movw	r30, r24
     b80:	e1 5a       	subi	r30, 0xA1	; 161
     b82:	fb 4f       	sbci	r31, 0xFB	; 251
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	9a 81       	ldd	r25, Y+2	; 0x02
     b88:	ab 81       	ldd	r26, Y+3	; 0x03
     b8a:	bc 81       	ldd	r27, Y+4	; 0x04
     b8c:	80 83       	st	Z, r24
     b8e:	91 83       	std	Z+1, r25	; 0x01
     b90:	a2 83       	std	Z+2, r26	; 0x02
     b92:	b3 83       	std	Z+3, r27	; 0x03
		Tasks[CurrentTaskNo].TaskPtr = TaskPtrLoc;
     b94:	80 91 68 00 	lds	r24, 0x0068
     b98:	28 2f       	mov	r18, r24
     b9a:	30 e0       	ldi	r19, 0x00	; 0
     b9c:	c9 01       	movw	r24, r18
     b9e:	88 0f       	add	r24, r24
     ba0:	99 1f       	adc	r25, r25
     ba2:	82 0f       	add	r24, r18
     ba4:	93 1f       	adc	r25, r19
     ba6:	88 0f       	add	r24, r24
     ba8:	99 1f       	adc	r25, r25
     baa:	fc 01       	movw	r30, r24
     bac:	ed 59       	subi	r30, 0x9D	; 157
     bae:	fb 4f       	sbci	r31, 0xFB	; 251
     bb0:	8d 81       	ldd	r24, Y+5	; 0x05
     bb2:	9e 81       	ldd	r25, Y+6	; 0x06
     bb4:	91 83       	std	Z+1, r25	; 0x01
     bb6:	80 83       	st	Z, r24
		CurrentTaskNo++;
     bb8:	80 91 68 00 	lds	r24, 0x0068
     bbc:	8f 5f       	subi	r24, 0xFF	; 255
     bbe:	80 93 68 00 	sts	0x0068, r24
	}
}
     bc2:	26 96       	adiw	r28, 0x06	; 6
     bc4:	0f b6       	in	r0, 0x3f	; 63
     bc6:	f8 94       	cli
     bc8:	de bf       	out	0x3e, r29	; 62
     bca:	0f be       	out	0x3f, r0	; 63
     bcc:	cd bf       	out	0x3d, r28	; 61
     bce:	cf 91       	pop	r28
     bd0:	df 91       	pop	r29
     bd2:	08 95       	ret

00000bd4 <Scheduler_start>:



void Scheduler_start(void)
{
     bd4:	ef 92       	push	r14
     bd6:	ff 92       	push	r15
     bd8:	0f 93       	push	r16
     bda:	1f 93       	push	r17
     bdc:	df 93       	push	r29
     bde:	cf 93       	push	r28
     be0:	0f 92       	push	r0
     be2:	cd b7       	in	r28, 0x3d	; 61
     be4:	de b7       	in	r29, 0x3e	; 62
	static u8 SchedulerCounter = 0;
	u8 i;
	for(i=0;i<CurrentTaskNo;i++)
     be6:	19 82       	std	Y+1, r1	; 0x01
     be8:	35 c0       	rjmp	.+106    	; 0xc54 <Scheduler_start+0x80>
	{
		if(SchedulerCounter % Tasks[i].periodicity == 0)
     bea:	80 91 69 00 	lds	r24, 0x0069
     bee:	e8 2e       	mov	r14, r24
     bf0:	ff 24       	eor	r15, r15
     bf2:	00 e0       	ldi	r16, 0x00	; 0
     bf4:	10 e0       	ldi	r17, 0x00	; 0
     bf6:	89 81       	ldd	r24, Y+1	; 0x01
     bf8:	28 2f       	mov	r18, r24
     bfa:	30 e0       	ldi	r19, 0x00	; 0
     bfc:	c9 01       	movw	r24, r18
     bfe:	88 0f       	add	r24, r24
     c00:	99 1f       	adc	r25, r25
     c02:	82 0f       	add	r24, r18
     c04:	93 1f       	adc	r25, r19
     c06:	88 0f       	add	r24, r24
     c08:	99 1f       	adc	r25, r25
     c0a:	fc 01       	movw	r30, r24
     c0c:	e1 5a       	subi	r30, 0xA1	; 161
     c0e:	fb 4f       	sbci	r31, 0xFB	; 251
     c10:	20 81       	ld	r18, Z
     c12:	31 81       	ldd	r19, Z+1	; 0x01
     c14:	42 81       	ldd	r20, Z+2	; 0x02
     c16:	53 81       	ldd	r21, Z+3	; 0x03
     c18:	c8 01       	movw	r24, r16
     c1a:	b7 01       	movw	r22, r14
     c1c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <__udivmodsi4>
     c20:	dc 01       	movw	r26, r24
     c22:	cb 01       	movw	r24, r22
     c24:	00 97       	sbiw	r24, 0x00	; 0
     c26:	a1 05       	cpc	r26, r1
     c28:	b1 05       	cpc	r27, r1
     c2a:	89 f4       	brne	.+34     	; 0xc4e <Scheduler_start+0x7a>
		{
			Tasks[i].TaskPtr();
     c2c:	89 81       	ldd	r24, Y+1	; 0x01
     c2e:	28 2f       	mov	r18, r24
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	c9 01       	movw	r24, r18
     c34:	88 0f       	add	r24, r24
     c36:	99 1f       	adc	r25, r25
     c38:	82 0f       	add	r24, r18
     c3a:	93 1f       	adc	r25, r19
     c3c:	88 0f       	add	r24, r24
     c3e:	99 1f       	adc	r25, r25
     c40:	fc 01       	movw	r30, r24
     c42:	ed 59       	subi	r30, 0x9D	; 157
     c44:	fb 4f       	sbci	r31, 0xFB	; 251
     c46:	01 90       	ld	r0, Z+
     c48:	f0 81       	ld	r31, Z
     c4a:	e0 2d       	mov	r30, r0
     c4c:	09 95       	icall

void Scheduler_start(void)
{
	static u8 SchedulerCounter = 0;
	u8 i;
	for(i=0;i<CurrentTaskNo;i++)
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	8f 5f       	subi	r24, 0xFF	; 255
     c52:	89 83       	std	Y+1, r24	; 0x01
     c54:	90 91 68 00 	lds	r25, 0x0068
     c58:	89 81       	ldd	r24, Y+1	; 0x01
     c5a:	89 17       	cp	r24, r25
     c5c:	30 f2       	brcs	.-116    	; 0xbea <Scheduler_start+0x16>
		if(SchedulerCounter % Tasks[i].periodicity == 0)
		{
			Tasks[i].TaskPtr();
		}
	}
	SchedulerCounter++;
     c5e:	80 91 69 00 	lds	r24, 0x0069
     c62:	8f 5f       	subi	r24, 0xFF	; 255
     c64:	80 93 69 00 	sts	0x0069, r24

}
     c68:	0f 90       	pop	r0
     c6a:	cf 91       	pop	r28
     c6c:	df 91       	pop	r29
     c6e:	1f 91       	pop	r17
     c70:	0f 91       	pop	r16
     c72:	ff 90       	pop	r15
     c74:	ef 90       	pop	r14
     c76:	08 95       	ret

00000c78 <UART_init>:

static u8 RecievedMessage[UART_MSG_BUFFER_SIZE] ={0} ;
static u16 MsgLength =0 ;

void  UART_init(void)
{
     c78:	df 93       	push	r29
     c7a:	cf 93       	push	r28
     c7c:	cd b7       	in	r28, 0x3d	; 61
     c7e:	de b7       	in	r29, 0x3e	; 62
	/*set URSEL to one to access UCSRC register*/
	//SET_BIT(UCSRC,URSEL);

	/*configure parity mode*/
	UCSRC &= UART_PARITY_MODE_CLEAR_MSK;
     c80:	a0 e4       	ldi	r26, 0x40	; 64
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	e0 e4       	ldi	r30, 0x40	; 64
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	8f 7c       	andi	r24, 0xCF	; 207
     c8c:	8c 93       	st	X, r24
	UCSRC |= UART_PARITY_MODE_MASK;
     c8e:	a0 e4       	ldi	r26, 0x40	; 64
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	e0 e4       	ldi	r30, 0x40	; 64
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	8c 93       	st	X, r24

	/*configure stop bit*/
	UCSRC &= UART_STOP_BIT_CLEAR;
     c9a:	a0 e4       	ldi	r26, 0x40	; 64
     c9c:	b0 e0       	ldi	r27, 0x00	; 0
     c9e:	e0 e4       	ldi	r30, 0x40	; 64
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	80 81       	ld	r24, Z
     ca4:	87 7f       	andi	r24, 0xF7	; 247
     ca6:	8c 93       	st	X, r24
	UCSRC |= UART_STOP_BIT_MASK;
     ca8:	a0 e4       	ldi	r26, 0x40	; 64
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	e0 e4       	ldi	r30, 0x40	; 64
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	8c 93       	st	X, r24
	/*set baud rate to 9600 baud/s*/
	UBRRL = 51;
     cb4:	e9 e2       	ldi	r30, 0x29	; 41
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	83 e3       	ldi	r24, 0x33	; 51
     cba:	80 83       	st	Z, r24
	/*set data length*/

	UCSRC |= 1<<URSEL	|	1<<UCSZ0	|	1<<UCSZ1	;
     cbc:	a0 e4       	ldi	r26, 0x40	; 64
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	e0 e4       	ldi	r30, 0x40	; 64
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	86 68       	ori	r24, 0x86	; 134
     cc8:	8c 93       	st	X, r24
	/*
	UCSRC &= UART_DATA_LENGTH_CLR_MSK;
	UCSRC |= UART_DATA_LENGTH;
	*/
	/*enable receive*/
	SET_BIT(UCSRB,RXEN);
     cca:	aa e2       	ldi	r26, 0x2A	; 42
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	ea e2       	ldi	r30, 0x2A	; 42
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	80 61       	ori	r24, 0x10	; 16
     cd6:	8c 93       	st	X, r24
	/*enable transmit*/
	SET_BIT(UCSRB,TXEN);
     cd8:	aa e2       	ldi	r26, 0x2A	; 42
     cda:	b0 e0       	ldi	r27, 0x00	; 0
     cdc:	ea e2       	ldi	r30, 0x2A	; 42
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	88 60       	ori	r24, 0x08	; 8
     ce4:	8c 93       	st	X, r24
}
     ce6:	cf 91       	pop	r28
     ce8:	df 91       	pop	r29
     cea:	08 95       	ret

00000cec <UART_sendByte>:

void UART_sendByte(u8 DataToSendCpy)
{
     cec:	df 93       	push	r29
     cee:	cf 93       	push	r28
     cf0:	0f 92       	push	r0
     cf2:	cd b7       	in	r28, 0x3d	; 61
     cf4:	de b7       	in	r29, 0x3e	; 62
     cf6:	89 83       	std	Y+1, r24	; 0x01
	/*wait until UDR is ready*/
	while(GET_BIT(UCSRA,UDRE) == 0);
     cf8:	eb e2       	ldi	r30, 0x2B	; 43
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	88 2f       	mov	r24, r24
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	80 72       	andi	r24, 0x20	; 32
     d04:	90 70       	andi	r25, 0x00	; 0
     d06:	95 95       	asr	r25
     d08:	87 95       	ror	r24
     d0a:	95 95       	asr	r25
     d0c:	87 95       	ror	r24
     d0e:	95 95       	asr	r25
     d10:	87 95       	ror	r24
     d12:	95 95       	asr	r25
     d14:	87 95       	ror	r24
     d16:	95 95       	asr	r25
     d18:	87 95       	ror	r24
     d1a:	00 97       	sbiw	r24, 0x00	; 0
     d1c:	69 f3       	breq	.-38     	; 0xcf8 <UART_sendByte+0xc>
	/*write data to be transmitted in UDR*/
	UDR = DataToSendCpy;
     d1e:	ec e2       	ldi	r30, 0x2C	; 44
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	80 83       	st	Z, r24
	/*clear flag*/
	SET_BIT(UCSRA,TXC);
     d26:	ab e2       	ldi	r26, 0x2B	; 43
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	eb e2       	ldi	r30, 0x2B	; 43
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	80 64       	ori	r24, 0x40	; 64
     d32:	8c 93       	st	X, r24
}
     d34:	0f 90       	pop	r0
     d36:	cf 91       	pop	r28
     d38:	df 91       	pop	r29
     d3a:	08 95       	ret

00000d3c <UART_getMessage>:

void UART_getMessage(u8* MsgPtr,u16* LengthPtr)
{
     d3c:	df 93       	push	r29
     d3e:	cf 93       	push	r28
     d40:	00 d0       	rcall	.+0      	; 0xd42 <UART_getMessage+0x6>
     d42:	00 d0       	rcall	.+0      	; 0xd44 <UART_getMessage+0x8>
     d44:	0f 92       	push	r0
     d46:	cd b7       	in	r28, 0x3d	; 61
     d48:	de b7       	in	r29, 0x3e	; 62
     d4a:	9b 83       	std	Y+3, r25	; 0x03
     d4c:	8a 83       	std	Y+2, r24	; 0x02
     d4e:	7d 83       	std	Y+5, r23	; 0x05
     d50:	6c 83       	std	Y+4, r22	; 0x04
	u8 i;
	for(i=0;i<MsgLength;i++)
     d52:	19 82       	std	Y+1, r1	; 0x01
     d54:	13 c0       	rjmp	.+38     	; 0xd7c <UART_getMessage+0x40>
	{
		MsgPtr[i]= RecievedMessage[i];
     d56:	89 81       	ldd	r24, Y+1	; 0x01
     d58:	28 2f       	mov	r18, r24
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	9b 81       	ldd	r25, Y+3	; 0x03
     d60:	dc 01       	movw	r26, r24
     d62:	a2 0f       	add	r26, r18
     d64:	b3 1f       	adc	r27, r19
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	88 2f       	mov	r24, r24
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	fc 01       	movw	r30, r24
     d6e:	e6 59       	subi	r30, 0x96	; 150
     d70:	ff 4f       	sbci	r31, 0xFF	; 255
     d72:	80 81       	ld	r24, Z
     d74:	8c 93       	st	X, r24
}

void UART_getMessage(u8* MsgPtr,u16* LengthPtr)
{
	u8 i;
	for(i=0;i<MsgLength;i++)
     d76:	89 81       	ldd	r24, Y+1	; 0x01
     d78:	8f 5f       	subi	r24, 0xFF	; 255
     d7a:	89 83       	std	Y+1, r24	; 0x01
     d7c:	89 81       	ldd	r24, Y+1	; 0x01
     d7e:	28 2f       	mov	r18, r24
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	80 91 52 04 	lds	r24, 0x0452
     d86:	90 91 53 04 	lds	r25, 0x0453
     d8a:	28 17       	cp	r18, r24
     d8c:	39 07       	cpc	r19, r25
     d8e:	18 f3       	brcs	.-58     	; 0xd56 <UART_getMessage+0x1a>
	{
		MsgPtr[i]= RecievedMessage[i];
	}
	*LengthPtr = MsgLength;
     d90:	80 91 52 04 	lds	r24, 0x0452
     d94:	90 91 53 04 	lds	r25, 0x0453
     d98:	ec 81       	ldd	r30, Y+4	; 0x04
     d9a:	fd 81       	ldd	r31, Y+5	; 0x05
     d9c:	91 83       	std	Z+1, r25	; 0x01
     d9e:	80 83       	st	Z, r24
	MsgLength =0 ;
     da0:	10 92 53 04 	sts	0x0453, r1
     da4:	10 92 52 04 	sts	0x0452, r1

}
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	0f 90       	pop	r0
     db0:	0f 90       	pop	r0
     db2:	cf 91       	pop	r28
     db4:	df 91       	pop	r29
     db6:	08 95       	ret

00000db8 <UART_enRxInterrupt>:


void UART_enRxInterrupt(void)
{
     db8:	df 93       	push	r29
     dba:	cf 93       	push	r28
     dbc:	cd b7       	in	r28, 0x3d	; 61
     dbe:	de b7       	in	r29, 0x3e	; 62
	/*enable receive complete interrupt*/
	SET_BIT(UCSRB,RXCIE);
     dc0:	aa e2       	ldi	r26, 0x2A	; 42
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	ea e2       	ldi	r30, 0x2A	; 42
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	80 68       	ori	r24, 0x80	; 128
     dcc:	8c 93       	st	X, r24

}
     dce:	cf 91       	pop	r28
     dd0:	df 91       	pop	r29
     dd2:	08 95       	ret

00000dd4 <UART_enTxInterrupt>:

void UART_enTxInterrupt(void)
{
     dd4:	df 93       	push	r29
     dd6:	cf 93       	push	r28
     dd8:	cd b7       	in	r28, 0x3d	; 61
     dda:	de b7       	in	r29, 0x3e	; 62
	/*enable transmit complete interrupt*/
	SET_BIT(UCSRB,TXCIE);
     ddc:	aa e2       	ldi	r26, 0x2A	; 42
     dde:	b0 e0       	ldi	r27, 0x00	; 0
     de0:	ea e2       	ldi	r30, 0x2A	; 42
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	80 64       	ori	r24, 0x40	; 64
     de8:	8c 93       	st	X, r24

}
     dea:	cf 91       	pop	r28
     dec:	df 91       	pop	r29
     dee:	08 95       	ret

00000df0 <UART_enRegReadyInterrupt>:
void UART_enRegReadyInterrupt(void)
{
     df0:	df 93       	push	r29
     df2:	cf 93       	push	r28
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
	/*enable interrupt of UDR empty */
	SET_BIT(UCSRB,UDRIE);
     df8:	aa e2       	ldi	r26, 0x2A	; 42
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	ea e2       	ldi	r30, 0x2A	; 42
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	80 62       	ori	r24, 0x20	; 32
     e04:	8c 93       	st	X, r24

}
     e06:	cf 91       	pop	r28
     e08:	df 91       	pop	r29
     e0a:	08 95       	ret

00000e0c <UART_diRxInterrupt>:


void UART_diRxInterrupt(void)
{
     e0c:	df 93       	push	r29
     e0e:	cf 93       	push	r28
     e10:	cd b7       	in	r28, 0x3d	; 61
     e12:	de b7       	in	r29, 0x3e	; 62
	/*disable receive complete interrupt*/
	CLR_BIT(UCSRB,RXCIE);
     e14:	aa e2       	ldi	r26, 0x2A	; 42
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	ea e2       	ldi	r30, 0x2A	; 42
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	8f 77       	andi	r24, 0x7F	; 127
     e20:	8c 93       	st	X, r24
}
     e22:	cf 91       	pop	r28
     e24:	df 91       	pop	r29
     e26:	08 95       	ret

00000e28 <UART_diTxInterrupt>:

void UART_diTxInterrupt(void)
{
     e28:	df 93       	push	r29
     e2a:	cf 93       	push	r28
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
	/*disable transmit complete interrupt*/
	CLR_BIT(UCSRB,TXCIE);
     e30:	aa e2       	ldi	r26, 0x2A	; 42
     e32:	b0 e0       	ldi	r27, 0x00	; 0
     e34:	ea e2       	ldi	r30, 0x2A	; 42
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	8f 7b       	andi	r24, 0xBF	; 191
     e3c:	8c 93       	st	X, r24


}
     e3e:	cf 91       	pop	r28
     e40:	df 91       	pop	r29
     e42:	08 95       	ret

00000e44 <UART_diRegReadyInterrupt>:
void UART_diRegReadyInterrupt(void)
{
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
	/*disable interrupt of UDR empty */
	CLR_BIT(UCSRB,UDRIE);
     e4c:	aa e2       	ldi	r26, 0x2A	; 42
     e4e:	b0 e0       	ldi	r27, 0x00	; 0
     e50:	ea e2       	ldi	r30, 0x2A	; 42
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	80 81       	ld	r24, Z
     e56:	8f 7d       	andi	r24, 0xDF	; 223
     e58:	8c 93       	st	X, r24
}
     e5a:	cf 91       	pop	r28
     e5c:	df 91       	pop	r29
     e5e:	08 95       	ret

00000e60 <__vector_13>:


/*ISR for receive complete interrupt*/
void __vector_13(void) __attribute__((signal,used));
void __vector_13(void)
{
     e60:	1f 92       	push	r1
     e62:	0f 92       	push	r0
     e64:	0f b6       	in	r0, 0x3f	; 63
     e66:	0f 92       	push	r0
     e68:	11 24       	eor	r1, r1
     e6a:	2f 93       	push	r18
     e6c:	8f 93       	push	r24
     e6e:	9f 93       	push	r25
     e70:	ef 93       	push	r30
     e72:	ff 93       	push	r31
     e74:	df 93       	push	r29
     e76:	cf 93       	push	r28
     e78:	cd b7       	in	r28, 0x3d	; 61
     e7a:	de b7       	in	r29, 0x3e	; 62
	RecievedMessage[MsgLength]=UDR;
     e7c:	80 91 52 04 	lds	r24, 0x0452
     e80:	90 91 53 04 	lds	r25, 0x0453
     e84:	ec e2       	ldi	r30, 0x2C	; 44
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	20 81       	ld	r18, Z
     e8a:	fc 01       	movw	r30, r24
     e8c:	e6 59       	subi	r30, 0x96	; 150
     e8e:	ff 4f       	sbci	r31, 0xFF	; 255
     e90:	20 83       	st	Z, r18
	MsgLength++;
     e92:	80 91 52 04 	lds	r24, 0x0452
     e96:	90 91 53 04 	lds	r25, 0x0453
     e9a:	01 96       	adiw	r24, 0x01	; 1
     e9c:	90 93 53 04 	sts	0x0453, r25
     ea0:	80 93 52 04 	sts	0x0452, r24

}
     ea4:	cf 91       	pop	r28
     ea6:	df 91       	pop	r29
     ea8:	ff 91       	pop	r31
     eaa:	ef 91       	pop	r30
     eac:	9f 91       	pop	r25
     eae:	8f 91       	pop	r24
     eb0:	2f 91       	pop	r18
     eb2:	0f 90       	pop	r0
     eb4:	0f be       	out	0x3f, r0	; 63
     eb6:	0f 90       	pop	r0
     eb8:	1f 90       	pop	r1
     eba:	18 95       	reti

00000ebc <TIMER0_init>:
#include "TIMER0.h"

static void(*CallBackFuncPtr)(void);

void TIMER0_init(void)
{
     ebc:	df 93       	push	r29
     ebe:	cf 93       	push	r28
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(DIO_PIN_A0,DIO_Pin_low);
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	60 e0       	ldi	r22, 0x00	; 0
     ec8:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	/*select mode*/
	TCCR0 &= TIMER0_MODE_CLR;
     ecc:	a3 e5       	ldi	r26, 0x53	; 83
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	e3 e5       	ldi	r30, 0x53	; 83
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	87 7b       	andi	r24, 0xB7	; 183
     ed8:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_MODE_SELECTOR_MSK;
     eda:	a3 e5       	ldi	r26, 0x53	; 83
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	e3 e5       	ldi	r30, 0x53	; 83
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	88 60       	ori	r24, 0x08	; 8
     ee6:	8c 93       	st	X, r24

	/*select prescaler*/
	TCCR0 &= TIMER0_PRESCASLER_CLR_MSK;
     ee8:	a3 e5       	ldi	r26, 0x53	; 83
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	e3 e5       	ldi	r30, 0x53	; 83
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	88 7f       	andi	r24, 0xF8	; 248
     ef4:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALER_SELECTOR_MSK;
     ef6:	a3 e5       	ldi	r26, 0x53	; 83
     ef8:	b0 e0       	ldi	r27, 0x00	; 0
     efa:	e3 e5       	ldi	r30, 0x53	; 83
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	83 60       	ori	r24, 0x03	; 3
     f02:	8c 93       	st	X, r24
	/*init register*/
#if TIMER0_MODE_SELECTOR_MSK == TIMER0_MODE_NORMAL_MSK
	TCNT0=255-TIMER0_DESIRED_STEPS;

#elif TIMER0_MODE_SELECTOR_MSK==TIMER0_MODE_CTC_MSK
	OCR0 = TIMER0_DESIRED_STEPS;
     f04:	ec e5       	ldi	r30, 0x5C	; 92
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	8d e7       	ldi	r24, 0x7D	; 125
     f0a:	80 83       	st	Z, r24

	OCR0 = TIMER0_DESIRED_STEPS;
#endif


}
     f0c:	cf 91       	pop	r28
     f0e:	df 91       	pop	r29
     f10:	08 95       	ret

00000f12 <TIMER0_enInterrupt>:

void TIMER0_enInterrupt(void)
{
     f12:	df 93       	push	r29
     f14:	cf 93       	push	r28
     f16:	cd b7       	in	r28, 0x3d	; 61
     f18:	de b7       	in	r29, 0x3e	; 62

#if TIMER0_MODE_SELECTOR_MSK == TIMER0_MODE_NORMAL_MSK
	SET_BIT(TIMSK,0);
#else
	SET_BIT(TIMSK,1);
     f1a:	a9 e5       	ldi	r26, 0x59	; 89
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e9 e5       	ldi	r30, 0x59	; 89
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	82 60       	ori	r24, 0x02	; 2
     f26:	8c 93       	st	X, r24
#endif
}
     f28:	cf 91       	pop	r28
     f2a:	df 91       	pop	r29
     f2c:	08 95       	ret

00000f2e <TIMER0_diInterrupt>:
void TIMER0_diInterrupt(void)
{
     f2e:	df 93       	push	r29
     f30:	cf 93       	push	r28
     f32:	cd b7       	in	r28, 0x3d	; 61
     f34:	de b7       	in	r29, 0x3e	; 62
#if TIMER0_MODE_SELECTOR_MSK == TIMER0_MODE_NORMAL_MSK
	CLR_BIT(TIMSK,0);
#else
	CLR_BIT(TIMSK,1);
     f36:	a9 e5       	ldi	r26, 0x59	; 89
     f38:	b0 e0       	ldi	r27, 0x00	; 0
     f3a:	e9 e5       	ldi	r30, 0x59	; 89
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	8d 7f       	andi	r24, 0xFD	; 253
     f42:	8c 93       	st	X, r24
#endif

}
     f44:	cf 91       	pop	r28
     f46:	df 91       	pop	r29
     f48:	08 95       	ret

00000f4a <TIMER0_setCallBackFunc>:
void TIMER0_setCallBackFunc(void(*funcPtr)(void))
{
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	00 d0       	rcall	.+0      	; 0xf50 <TIMER0_setCallBackFunc+0x6>
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
     f54:	9a 83       	std	Y+2, r25	; 0x02
     f56:	89 83       	std	Y+1, r24	; 0x01
	CallBackFuncPtr = funcPtr;
     f58:	89 81       	ldd	r24, Y+1	; 0x01
     f5a:	9a 81       	ldd	r25, Y+2	; 0x02
     f5c:	90 93 55 04 	sts	0x0455, r25
     f60:	80 93 54 04 	sts	0x0454, r24
}
     f64:	0f 90       	pop	r0
     f66:	0f 90       	pop	r0
     f68:	cf 91       	pop	r28
     f6a:	df 91       	pop	r29
     f6c:	08 95       	ret

00000f6e <TIMER0_getTime_us>:

u32 TIMER0_getTime_us(void)
{
     f6e:	df 93       	push	r29
     f70:	cf 93       	push	r28
     f72:	00 d0       	rcall	.+0      	; 0xf74 <TIMER0_getTime_us+0x6>
     f74:	00 d0       	rcall	.+0      	; 0xf76 <TIMER0_getTime_us+0x8>
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
	u32 Time_us = 0 ;
     f7a:	19 82       	std	Y+1, r1	; 0x01
     f7c:	1a 82       	std	Y+2, r1	; 0x02
     f7e:	1b 82       	std	Y+3, r1	; 0x03
     f80:	1c 82       	std	Y+4, r1	; 0x04
	/*implement function to get time in micro-seconds*/



	return Time_us;
     f82:	89 81       	ldd	r24, Y+1	; 0x01
     f84:	9a 81       	ldd	r25, Y+2	; 0x02
     f86:	ab 81       	ldd	r26, Y+3	; 0x03
     f88:	bc 81       	ldd	r27, Y+4	; 0x04
}
     f8a:	bc 01       	movw	r22, r24
     f8c:	cd 01       	movw	r24, r26
     f8e:	0f 90       	pop	r0
     f90:	0f 90       	pop	r0
     f92:	0f 90       	pop	r0
     f94:	0f 90       	pop	r0
     f96:	cf 91       	pop	r28
     f98:	df 91       	pop	r29
     f9a:	08 95       	ret

00000f9c <TIMER0_initCounter>:
void TIMER0_initCounter(u8 val)
{
     f9c:	df 93       	push	r29
     f9e:	cf 93       	push	r28
     fa0:	0f 92       	push	r0
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
     fa6:	89 83       	std	Y+1, r24	; 0x01
#if TIMER0_MODE_SELECTOR_MSK == TIMER0_MODE_NORMAL_MSK
	TCNT0 = 0;
#endif
}
     fa8:	0f 90       	pop	r0
     faa:	cf 91       	pop	r28
     fac:	df 91       	pop	r29
     fae:	08 95       	ret

00000fb0 <__vector_10>:

/*ISR for CTC mode*/
void __vector_10(void)__attribute__((signal,used));
void __vector_10(void)
{
     fb0:	1f 92       	push	r1
     fb2:	0f 92       	push	r0
     fb4:	0f b6       	in	r0, 0x3f	; 63
     fb6:	0f 92       	push	r0
     fb8:	11 24       	eor	r1, r1
     fba:	2f 93       	push	r18
     fbc:	3f 93       	push	r19
     fbe:	4f 93       	push	r20
     fc0:	5f 93       	push	r21
     fc2:	6f 93       	push	r22
     fc4:	7f 93       	push	r23
     fc6:	8f 93       	push	r24
     fc8:	9f 93       	push	r25
     fca:	af 93       	push	r26
     fcc:	bf 93       	push	r27
     fce:	ef 93       	push	r30
     fd0:	ff 93       	push	r31
     fd2:	df 93       	push	r29
     fd4:	cf 93       	push	r28
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
	CallBackFuncPtr();
     fda:	e0 91 54 04 	lds	r30, 0x0454
     fde:	f0 91 55 04 	lds	r31, 0x0455
     fe2:	09 95       	icall
}
     fe4:	cf 91       	pop	r28
     fe6:	df 91       	pop	r29
     fe8:	ff 91       	pop	r31
     fea:	ef 91       	pop	r30
     fec:	bf 91       	pop	r27
     fee:	af 91       	pop	r26
     ff0:	9f 91       	pop	r25
     ff2:	8f 91       	pop	r24
     ff4:	7f 91       	pop	r23
     ff6:	6f 91       	pop	r22
     ff8:	5f 91       	pop	r21
     ffa:	4f 91       	pop	r20
     ffc:	3f 91       	pop	r19
     ffe:	2f 91       	pop	r18
    1000:	0f 90       	pop	r0
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	0f 90       	pop	r0
    1006:	1f 90       	pop	r1
    1008:	18 95       	reti

0000100a <__vector_11>:

/*ISR for overflow mode*/
void __vector_11(void)__attribute__((signal,used));
void __vector_11(void)
{
    100a:	1f 92       	push	r1
    100c:	0f 92       	push	r0
    100e:	0f b6       	in	r0, 0x3f	; 63
    1010:	0f 92       	push	r0
    1012:	11 24       	eor	r1, r1
    1014:	2f 93       	push	r18
    1016:	3f 93       	push	r19
    1018:	4f 93       	push	r20
    101a:	5f 93       	push	r21
    101c:	6f 93       	push	r22
    101e:	7f 93       	push	r23
    1020:	8f 93       	push	r24
    1022:	9f 93       	push	r25
    1024:	af 93       	push	r26
    1026:	bf 93       	push	r27
    1028:	ef 93       	push	r30
    102a:	ff 93       	push	r31
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	cd b7       	in	r28, 0x3d	; 61
    1032:	de b7       	in	r29, 0x3e	; 62
	TCNT0=255-TIMER0_DESIRED_STEPS;
    1034:	e2 e5       	ldi	r30, 0x52	; 82
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	82 e8       	ldi	r24, 0x82	; 130
    103a:	80 83       	st	Z, r24
	CallBackFuncPtr();
    103c:	e0 91 54 04 	lds	r30, 0x0454
    1040:	f0 91 55 04 	lds	r31, 0x0455
    1044:	09 95       	icall
}
    1046:	cf 91       	pop	r28
    1048:	df 91       	pop	r29
    104a:	ff 91       	pop	r31
    104c:	ef 91       	pop	r30
    104e:	bf 91       	pop	r27
    1050:	af 91       	pop	r26
    1052:	9f 91       	pop	r25
    1054:	8f 91       	pop	r24
    1056:	7f 91       	pop	r23
    1058:	6f 91       	pop	r22
    105a:	5f 91       	pop	r21
    105c:	4f 91       	pop	r20
    105e:	3f 91       	pop	r19
    1060:	2f 91       	pop	r18
    1062:	0f 90       	pop	r0
    1064:	0f be       	out	0x3f, r0	; 63
    1066:	0f 90       	pop	r0
    1068:	1f 90       	pop	r1
    106a:	18 95       	reti

0000106c <SPI_voidInitialize>:
#include "SPI_priv.h"
#include "SPI_config.h"
#include "SPI_int.h"

void SPI_voidInitialize(void)
{
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62


	/*configure spi mode master/slave */
	SPCR &= SPI_MODE_CLEAR;
    1074:	ad e2       	ldi	r26, 0x2D	; 45
    1076:	b0 e0       	ldi	r27, 0x00	; 0
    1078:	ed e2       	ldi	r30, 0x2D	; 45
    107a:	f0 e0       	ldi	r31, 0x00	; 0
    107c:	80 81       	ld	r24, Z
    107e:	8f 7e       	andi	r24, 0xEF	; 239
    1080:	8c 93       	st	X, r24
	SPCR |= SPI_MODE_SELECT_MASK;
    1082:	ad e2       	ldi	r26, 0x2D	; 45
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	ed e2       	ldi	r30, 0x2D	; 45
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	8c 93       	st	X, r24

	/*configure clock polarity(Idl:high/low) -> by default low*/
	SPCR &= SPI_CLOCK_POLARITY_CLEAR;
    108e:	ad e2       	ldi	r26, 0x2D	; 45
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	ed e2       	ldi	r30, 0x2D	; 45
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	87 7f       	andi	r24, 0xF7	; 247
    109a:	8c 93       	st	X, r24
	SPCR |= SPI_CLOCK_POLARITY_MASK;
    109c:	ad e2       	ldi	r26, 0x2D	; 45
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	ed e2       	ldi	r30, 0x2D	; 45
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	88 60       	ori	r24, 0x08	; 8
    10a8:	8c 93       	st	X, r24

	/*configure clock phase*/
	SPCR &= SPI_CLOCK_PHASE_CLEAR;
    10aa:	ad e2       	ldi	r26, 0x2D	; 45
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	ed e2       	ldi	r30, 0x2D	; 45
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8b 7f       	andi	r24, 0xFB	; 251
    10b6:	8c 93       	st	X, r24
	SPCR |= SPI_CLOCK_PHASE_MASK;
    10b8:	ad e2       	ldi	r26, 0x2D	; 45
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	ed e2       	ldi	r30, 0x2D	; 45
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	84 60       	ori	r24, 0x04	; 4
    10c4:	8c 93       	st	X, r24

	/*configure clock rate*/
	SPCR &= SPI_CLOCK_RATE_CLEAR;
    10c6:	ad e2       	ldi	r26, 0x2D	; 45
    10c8:	b0 e0       	ldi	r27, 0x00	; 0
    10ca:	ed e2       	ldi	r30, 0x2D	; 45
    10cc:	f0 e0       	ldi	r31, 0x00	; 0
    10ce:	80 81       	ld	r24, Z
    10d0:	8c 7f       	andi	r24, 0xFC	; 252
    10d2:	8c 93       	st	X, r24
	SPCR |= SPI_CLOCK_RATE_MASK;
    10d4:	ad e2       	ldi	r26, 0x2D	; 45
    10d6:	b0 e0       	ldi	r27, 0x00	; 0
    10d8:	ed e2       	ldi	r30, 0x2D	; 45
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	80 81       	ld	r24, Z
    10de:	8c 93       	st	X, r24

	/*configure double rate option*/
	SPSR &= SPI_DOUBLE_RATE_CLEAR;
    10e0:	ae e2       	ldi	r26, 0x2E	; 46
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	ee e2       	ldi	r30, 0x2E	; 46
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	8e 7f       	andi	r24, 0xFE	; 254
    10ec:	8c 93       	st	X, r24
	SPSR |= SPI_DOUBLE_RATE_MASK;
    10ee:	ae e2       	ldi	r26, 0x2E	; 46
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	ee e2       	ldi	r30, 0x2E	; 46
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	8c 93       	st	X, r24

	/*enable SPI operations*/
	SET_BIT(SPCR,SPE);
    10fa:	ad e2       	ldi	r26, 0x2D	; 45
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	ed e2       	ldi	r30, 0x2D	; 45
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	80 81       	ld	r24, Z
    1104:	80 64       	ori	r24, 0x40	; 64
    1106:	8c 93       	st	X, r24

}
    1108:	cf 91       	pop	r28
    110a:	df 91       	pop	r29
    110c:	08 95       	ret

0000110e <SPI_voidEnableInterrupt>:
void SPI_voidEnableInterrupt(void)
{
    110e:	df 93       	push	r29
    1110:	cf 93       	push	r28
    1112:	cd b7       	in	r28, 0x3d	; 61
    1114:	de b7       	in	r29, 0x3e	; 62
	/*enable interrupt*/
	SET_BIT(SPCR,SPIE);
    1116:	ad e2       	ldi	r26, 0x2D	; 45
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	ed e2       	ldi	r30, 0x2D	; 45
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	80 68       	ori	r24, 0x80	; 128
    1122:	8c 93       	st	X, r24
}
    1124:	cf 91       	pop	r28
    1126:	df 91       	pop	r29
    1128:	08 95       	ret

0000112a <SPI_voidDisableInterrupt>:

void SPI_voidDisableInterrupt(void)
{
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	cd b7       	in	r28, 0x3d	; 61
    1130:	de b7       	in	r29, 0x3e	; 62
	/*disable interrupt*/
	CLR_BIT(SPCR,SPIE);
    1132:	ad e2       	ldi	r26, 0x2D	; 45
    1134:	b0 e0       	ldi	r27, 0x00	; 0
    1136:	ed e2       	ldi	r30, 0x2D	; 45
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	80 81       	ld	r24, Z
    113c:	8f 77       	andi	r24, 0x7F	; 127
    113e:	8c 93       	st	X, r24
}
    1140:	cf 91       	pop	r28
    1142:	df 91       	pop	r29
    1144:	08 95       	ret

00001146 <SPI_voidStartTransmission>:

u8 SPI_voidStartTransmission(u8 TransmittedData)
{
    1146:	df 93       	push	r29
    1148:	cf 93       	push	r28
    114a:	0f 92       	push	r0
    114c:	cd b7       	in	r28, 0x3d	; 61
    114e:	de b7       	in	r29, 0x3e	; 62
    1150:	89 83       	std	Y+1, r24	; 0x01
	SPDR= TransmittedData;
    1152:	ef e2       	ldi	r30, 0x2F	; 47
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	80 83       	st	Z, r24
	while(GET_BIT(SPSR,SPIF)==0);
    115a:	ee e2       	ldi	r30, 0x2E	; 46
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	88 1f       	adc	r24, r24
    1162:	88 27       	eor	r24, r24
    1164:	88 1f       	adc	r24, r24
    1166:	88 2f       	mov	r24, r24
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	90 70       	andi	r25, 0x00	; 0
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	a9 f3       	breq	.-22     	; 0x115a <SPI_voidStartTransmission+0x14>
	return SPDR;
    1170:	ef e2       	ldi	r30, 0x2F	; 47
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
}
    1176:	0f 90       	pop	r0
    1178:	cf 91       	pop	r28
    117a:	df 91       	pop	r29
    117c:	08 95       	ret

0000117e <GIE_enInterrupt>:
#include "../../LIB/BIT_MATH.h"
#include "GIE_reg.h"
#include "GIE.h"

void GIE_enInterrupt(void)
{
    117e:	df 93       	push	r29
    1180:	cf 93       	push	r28
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
    1186:	af e5       	ldi	r26, 0x5F	; 95
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	ef e5       	ldi	r30, 0x5F	; 95
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	80 68       	ori	r24, 0x80	; 128
    1192:	8c 93       	st	X, r24
}
    1194:	cf 91       	pop	r28
    1196:	df 91       	pop	r29
    1198:	08 95       	ret

0000119a <GIE_diInterrupt>:
void GIE_diInterrupt(void)
{
    119a:	df 93       	push	r29
    119c:	cf 93       	push	r28
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    11a2:	af e5       	ldi	r26, 0x5F	; 95
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	ef e5       	ldi	r30, 0x5F	; 95
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 81       	ld	r24, Z
    11ac:	8f 77       	andi	r24, 0x7F	; 127
    11ae:	8c 93       	st	X, r24
}
    11b0:	cf 91       	pop	r28
    11b2:	df 91       	pop	r29
    11b4:	08 95       	ret

000011b6 <EXTI_init>:

static void (*CallBackFunc)(void);
/* This function shall intialize the EXTI and
 * Set its operation initially disable*/
void EXTI_init(void)
{
    11b6:	df 93       	push	r29
    11b8:	cf 93       	push	r28
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,1);
#elif (EXTI_EDGE_SELECTOR == EXTI_EDGE_FALL)
	CLR_BIT(MCUCR,0);
	SET_BIT(MCUCR,1);
#else
	SET_BIT(MCUCR,0);
    11be:	a5 e5       	ldi	r26, 0x55	; 85
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	e5 e5       	ldi	r30, 0x55	; 85
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	81 60       	ori	r24, 0x01	; 1
    11ca:	8c 93       	st	X, r24
	SET_BIT(MCUCR,1);
    11cc:	a5 e5       	ldi	r26, 0x55	; 85
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e5 e5       	ldi	r30, 0x55	; 85
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	82 60       	ori	r24, 0x02	; 2
    11d8:	8c 93       	st	X, r24
#endif
}
    11da:	cf 91       	pop	r28
    11dc:	df 91       	pop	r29
    11de:	08 95       	ret

000011e0 <EXTI_setCallBack>:

/*This function shall set the callback pointer
 * to the received the address*/
void EXTI_setCallBack(void (*FuncPtr) (void) )
{
    11e0:	df 93       	push	r29
    11e2:	cf 93       	push	r28
    11e4:	00 d0       	rcall	.+0      	; 0x11e6 <EXTI_setCallBack+0x6>
    11e6:	cd b7       	in	r28, 0x3d	; 61
    11e8:	de b7       	in	r29, 0x3e	; 62
    11ea:	9a 83       	std	Y+2, r25	; 0x02
    11ec:	89 83       	std	Y+1, r24	; 0x01
	CallBackFunc = FuncPtr;
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	9a 81       	ldd	r25, Y+2	; 0x02
    11f2:	90 93 57 04 	sts	0x0457, r25
    11f6:	80 93 56 04 	sts	0x0456, r24
}
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	cf 91       	pop	r28
    1200:	df 91       	pop	r29
    1202:	08 95       	ret

00001204 <EXTI_enInterrupt>:
/*This function shall enable the external interrupt*/
void EXTI_enInterrupt(void)
{
    1204:	df 93       	push	r29
    1206:	cf 93       	push	r28
    1208:	cd b7       	in	r28, 0x3d	; 61
    120a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GICR,6);
    120c:	ab e5       	ldi	r26, 0x5B	; 91
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	eb e5       	ldi	r30, 0x5B	; 91
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	80 64       	ori	r24, 0x40	; 64
    1218:	8c 93       	st	X, r24
}
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	08 95       	ret

00001220 <EXTI_diInterrupt>:

/*This function shall disable the external interrupt*/
void EXTI_diInterrupt (void)
{
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	cd b7       	in	r28, 0x3d	; 61
    1226:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GICR,6);
    1228:	ab e5       	ldi	r26, 0x5B	; 91
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	eb e5       	ldi	r30, 0x5B	; 91
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	8f 7b       	andi	r24, 0xBF	; 191
    1234:	8c 93       	st	X, r24
}
    1236:	cf 91       	pop	r28
    1238:	df 91       	pop	r29
    123a:	08 95       	ret

0000123c <__vector_1>:

/*ISR for External interrupt_0*/
void __vector_1(void) __attribute__((signal,used));
void __vector_1(void)
{
    123c:	1f 92       	push	r1
    123e:	0f 92       	push	r0
    1240:	0f b6       	in	r0, 0x3f	; 63
    1242:	0f 92       	push	r0
    1244:	11 24       	eor	r1, r1
    1246:	2f 93       	push	r18
    1248:	3f 93       	push	r19
    124a:	4f 93       	push	r20
    124c:	5f 93       	push	r21
    124e:	6f 93       	push	r22
    1250:	7f 93       	push	r23
    1252:	8f 93       	push	r24
    1254:	9f 93       	push	r25
    1256:	af 93       	push	r26
    1258:	bf 93       	push	r27
    125a:	ef 93       	push	r30
    125c:	ff 93       	push	r31
    125e:	df 93       	push	r29
    1260:	cf 93       	push	r28
    1262:	cd b7       	in	r28, 0x3d	; 61
    1264:	de b7       	in	r29, 0x3e	; 62
	CallBackFunc();
    1266:	e0 91 56 04 	lds	r30, 0x0456
    126a:	f0 91 57 04 	lds	r31, 0x0457
    126e:	09 95       	icall

}
    1270:	cf 91       	pop	r28
    1272:	df 91       	pop	r29
    1274:	ff 91       	pop	r31
    1276:	ef 91       	pop	r30
    1278:	bf 91       	pop	r27
    127a:	af 91       	pop	r26
    127c:	9f 91       	pop	r25
    127e:	8f 91       	pop	r24
    1280:	7f 91       	pop	r23
    1282:	6f 91       	pop	r22
    1284:	5f 91       	pop	r21
    1286:	4f 91       	pop	r20
    1288:	3f 91       	pop	r19
    128a:	2f 91       	pop	r18
    128c:	0f 90       	pop	r0
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	0f 90       	pop	r0
    1292:	1f 90       	pop	r1
    1294:	18 95       	reti

00001296 <DIO_init>:
#include "DIO_priv.h"
#include "DIO_config.h"
#include "DIO.h"

void DIO_init(void)
{
    1296:	df 93       	push	r29
    1298:	cf 93       	push	r28
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
	/* initialize DIO module by setting DDR registers with PORT direction*/
	DDRA = BIT_CONC(DIO_u8_PIN_DIR_7,DIO_u8_PIN_DIR_6,DIO_u8_PIN_DIR_5,DIO_u8_PIN_DIR_4,DIO_u8_PIN_DIR_3,DIO_u8_PIN_DIR_2,DIO_u8_PIN_DIR_1,DIO_u8_PIN_DIR_0);
    129e:	ea e3       	ldi	r30, 0x3A	; 58
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	8f ef       	ldi	r24, 0xFF	; 255
    12a4:	80 83       	st	Z, r24
	DDRB = BIT_CONC(DIO_u8_PIN_DIR_15,DIO_u8_PIN_DIR_14,DIO_u8_PIN_DIR_13,DIO_u8_PIN_DIR_12,DIO_u8_PIN_DIR_11,DIO_u8_PIN_DIR_10,DIO_u8_PIN_DIR_9,DIO_u8_PIN_DIR_8);
    12a6:	e7 e3       	ldi	r30, 0x37	; 55
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	8f ef       	ldi	r24, 0xFF	; 255
    12ac:	80 83       	st	Z, r24
	DDRC = BIT_CONC(DIO_u8_PIN_DIR_23,DIO_u8_PIN_DIR_22,DIO_u8_PIN_DIR_21,DIO_u8_PIN_DIR_20,DIO_u8_PIN_DIR_19,DIO_u8_PIN_DIR_18,DIO_u8_PIN_DIR_17,DIO_u8_PIN_DIR_16);
    12ae:	e4 e3       	ldi	r30, 0x34	; 52
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	8f ef       	ldi	r24, 0xFF	; 255
    12b4:	80 83       	st	Z, r24
	DDRD = BIT_CONC(DIO_u8_PIN_DIR_31,DIO_u8_PIN_DIR_30,DIO_u8_PIN_DIR_29,DIO_u8_PIN_DIR_28,DIO_u8_PIN_DIR_27,DIO_u8_PIN_DIR_26,DIO_u8_PIN_DIR_25,DIO_u8_PIN_DIR_24);
    12b6:	e1 e3       	ldi	r30, 0x31	; 49
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	8a ef       	ldi	r24, 0xFA	; 250
    12bc:	80 83       	st	Z, r24
}
    12be:	cf 91       	pop	r28
    12c0:	df 91       	pop	r29
    12c2:	08 95       	ret

000012c4 <DIO_setPinValue>:
void DIO_setPinValue(u8 PinNum, DIO_PinValue_t ValueCpy)
{
    12c4:	df 93       	push	r29
    12c6:	cf 93       	push	r28
    12c8:	00 d0       	rcall	.+0      	; 0x12ca <DIO_setPinValue+0x6>
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
    12ce:	89 83       	std	Y+1, r24	; 0x01
    12d0:	6a 83       	std	Y+2, r22	; 0x02
	/* switch between PORTS,
	 * assign the right bit in corresponding register with ValueCpy */
	if(PinNum <= DIO_u8_PORTA_END)
    12d2:	89 81       	ldd	r24, Y+1	; 0x01
    12d4:	88 30       	cpi	r24, 0x08	; 8
    12d6:	48 f5       	brcc	.+82     	; 0x132a <DIO_setPinValue+0x66>
	{
		/*in PORTA*/
		ASSIGN_BIT(PORTA,PinNum,ValueCpy);	
    12d8:	ab e3       	ldi	r26, 0x3B	; 59
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	eb e3       	ldi	r30, 0x3B	; 59
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	48 2f       	mov	r20, r24
    12e4:	89 81       	ldd	r24, Y+1	; 0x01
    12e6:	28 2f       	mov	r18, r24
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	02 c0       	rjmp	.+4      	; 0x12f4 <DIO_setPinValue+0x30>
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	2a 95       	dec	r18
    12f6:	e2 f7       	brpl	.-8      	; 0x12f0 <DIO_setPinValue+0x2c>
    12f8:	80 95       	com	r24
    12fa:	84 23       	and	r24, r20
    12fc:	8c 93       	st	X, r24
    12fe:	ab e3       	ldi	r26, 0x3B	; 59
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	eb e3       	ldi	r30, 0x3B	; 59
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	48 2f       	mov	r20, r24
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	89 81       	ldd	r24, Y+1	; 0x01
    1312:	88 2f       	mov	r24, r24
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	b9 01       	movw	r22, r18
    1318:	02 c0       	rjmp	.+4      	; 0x131e <DIO_setPinValue+0x5a>
    131a:	66 0f       	add	r22, r22
    131c:	77 1f       	adc	r23, r23
    131e:	8a 95       	dec	r24
    1320:	e2 f7       	brpl	.-8      	; 0x131a <DIO_setPinValue+0x56>
    1322:	cb 01       	movw	r24, r22
    1324:	84 2b       	or	r24, r20
    1326:	8c 93       	st	X, r24
    1328:	95 c0       	rjmp	.+298    	; 0x1454 <DIO_setPinValue+0x190>
	}
	else if(PinNum >=DIO_u8_PORTB_START && PinNum <= DIO_u8_PORTB_END)
    132a:	89 81       	ldd	r24, Y+1	; 0x01
    132c:	88 30       	cpi	r24, 0x08	; 8
    132e:	78 f1       	brcs	.+94     	; 0x138e <DIO_setPinValue+0xca>
    1330:	89 81       	ldd	r24, Y+1	; 0x01
    1332:	80 31       	cpi	r24, 0x10	; 16
    1334:	60 f5       	brcc	.+88     	; 0x138e <DIO_setPinValue+0xca>
	{
		/*in PORTB*/
		PinNum -= DIO_u8_PORTB_OFFSET;
    1336:	89 81       	ldd	r24, Y+1	; 0x01
    1338:	88 50       	subi	r24, 0x08	; 8
    133a:	89 83       	std	Y+1, r24	; 0x01
		ASSIGN_BIT(PORTB,PinNum,ValueCpy);
    133c:	a8 e3       	ldi	r26, 0x38	; 56
    133e:	b0 e0       	ldi	r27, 0x00	; 0
    1340:	e8 e3       	ldi	r30, 0x38	; 56
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	48 2f       	mov	r20, r24
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	28 2f       	mov	r18, r24
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <DIO_setPinValue+0x94>
    1354:	88 0f       	add	r24, r24
    1356:	99 1f       	adc	r25, r25
    1358:	2a 95       	dec	r18
    135a:	e2 f7       	brpl	.-8      	; 0x1354 <DIO_setPinValue+0x90>
    135c:	80 95       	com	r24
    135e:	84 23       	and	r24, r20
    1360:	8c 93       	st	X, r24
    1362:	a8 e3       	ldi	r26, 0x38	; 56
    1364:	b0 e0       	ldi	r27, 0x00	; 0
    1366:	e8 e3       	ldi	r30, 0x38	; 56
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 81       	ld	r24, Z
    136c:	48 2f       	mov	r20, r24
    136e:	8a 81       	ldd	r24, Y+2	; 0x02
    1370:	28 2f       	mov	r18, r24
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	89 81       	ldd	r24, Y+1	; 0x01
    1376:	88 2f       	mov	r24, r24
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	b9 01       	movw	r22, r18
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <DIO_setPinValue+0xbe>
    137e:	66 0f       	add	r22, r22
    1380:	77 1f       	adc	r23, r23
    1382:	8a 95       	dec	r24
    1384:	e2 f7       	brpl	.-8      	; 0x137e <DIO_setPinValue+0xba>
    1386:	cb 01       	movw	r24, r22
    1388:	84 2b       	or	r24, r20
    138a:	8c 93       	st	X, r24
    138c:	63 c0       	rjmp	.+198    	; 0x1454 <DIO_setPinValue+0x190>
		
	}
	else if(PinNum >=DIO_u8_PORTC_START && PinNum <= DIO_u8_PORTC_END)
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	80 31       	cpi	r24, 0x10	; 16
    1392:	78 f1       	brcs	.+94     	; 0x13f2 <DIO_setPinValue+0x12e>
    1394:	89 81       	ldd	r24, Y+1	; 0x01
    1396:	88 31       	cpi	r24, 0x18	; 24
    1398:	60 f5       	brcc	.+88     	; 0x13f2 <DIO_setPinValue+0x12e>
	{
			/*in PORTC*/
			PinNum -= DIO_u8_PORTC_OFFSET;
    139a:	89 81       	ldd	r24, Y+1	; 0x01
    139c:	80 51       	subi	r24, 0x10	; 16
    139e:	89 83       	std	Y+1, r24	; 0x01
			ASSIGN_BIT(PORTC,PinNum,ValueCpy);
    13a0:	a5 e3       	ldi	r26, 0x35	; 53
    13a2:	b0 e0       	ldi	r27, 0x00	; 0
    13a4:	e5 e3       	ldi	r30, 0x35	; 53
    13a6:	f0 e0       	ldi	r31, 0x00	; 0
    13a8:	80 81       	ld	r24, Z
    13aa:	48 2f       	mov	r20, r24
    13ac:	89 81       	ldd	r24, Y+1	; 0x01
    13ae:	28 2f       	mov	r18, r24
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	81 e0       	ldi	r24, 0x01	; 1
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <DIO_setPinValue+0xf8>
    13b8:	88 0f       	add	r24, r24
    13ba:	99 1f       	adc	r25, r25
    13bc:	2a 95       	dec	r18
    13be:	e2 f7       	brpl	.-8      	; 0x13b8 <DIO_setPinValue+0xf4>
    13c0:	80 95       	com	r24
    13c2:	84 23       	and	r24, r20
    13c4:	8c 93       	st	X, r24
    13c6:	a5 e3       	ldi	r26, 0x35	; 53
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e5 e3       	ldi	r30, 0x35	; 53
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	48 2f       	mov	r20, r24
    13d2:	8a 81       	ldd	r24, Y+2	; 0x02
    13d4:	28 2f       	mov	r18, r24
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	89 81       	ldd	r24, Y+1	; 0x01
    13da:	88 2f       	mov	r24, r24
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	b9 01       	movw	r22, r18
    13e0:	02 c0       	rjmp	.+4      	; 0x13e6 <DIO_setPinValue+0x122>
    13e2:	66 0f       	add	r22, r22
    13e4:	77 1f       	adc	r23, r23
    13e6:	8a 95       	dec	r24
    13e8:	e2 f7       	brpl	.-8      	; 0x13e2 <DIO_setPinValue+0x11e>
    13ea:	cb 01       	movw	r24, r22
    13ec:	84 2b       	or	r24, r20
    13ee:	8c 93       	st	X, r24
    13f0:	31 c0       	rjmp	.+98     	; 0x1454 <DIO_setPinValue+0x190>
			
	}
	else if(PinNum >=DIO_u8_PORTD_START && PinNum <= DIO_u8_PORTD_END)
    13f2:	89 81       	ldd	r24, Y+1	; 0x01
    13f4:	88 31       	cpi	r24, 0x18	; 24
    13f6:	70 f1       	brcs	.+92     	; 0x1454 <DIO_setPinValue+0x190>
    13f8:	89 81       	ldd	r24, Y+1	; 0x01
    13fa:	80 32       	cpi	r24, 0x20	; 32
    13fc:	58 f5       	brcc	.+86     	; 0x1454 <DIO_setPinValue+0x190>
	{
			/*in PORTD*/
			PinNum -= DIO_u8_PORTD_OFFSET;
    13fe:	89 81       	ldd	r24, Y+1	; 0x01
    1400:	88 51       	subi	r24, 0x18	; 24
    1402:	89 83       	std	Y+1, r24	; 0x01
			ASSIGN_BIT(PORTD,PinNum,ValueCpy);
    1404:	a2 e3       	ldi	r26, 0x32	; 50
    1406:	b0 e0       	ldi	r27, 0x00	; 0
    1408:	e2 e3       	ldi	r30, 0x32	; 50
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	80 81       	ld	r24, Z
    140e:	48 2f       	mov	r20, r24
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	81 e0       	ldi	r24, 0x01	; 1
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	02 c0       	rjmp	.+4      	; 0x1420 <DIO_setPinValue+0x15c>
    141c:	88 0f       	add	r24, r24
    141e:	99 1f       	adc	r25, r25
    1420:	2a 95       	dec	r18
    1422:	e2 f7       	brpl	.-8      	; 0x141c <DIO_setPinValue+0x158>
    1424:	80 95       	com	r24
    1426:	84 23       	and	r24, r20
    1428:	8c 93       	st	X, r24
    142a:	a2 e3       	ldi	r26, 0x32	; 50
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	e2 e3       	ldi	r30, 0x32	; 50
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	48 2f       	mov	r20, r24
    1436:	8a 81       	ldd	r24, Y+2	; 0x02
    1438:	28 2f       	mov	r18, r24
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	89 81       	ldd	r24, Y+1	; 0x01
    143e:	88 2f       	mov	r24, r24
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	b9 01       	movw	r22, r18
    1444:	02 c0       	rjmp	.+4      	; 0x144a <DIO_setPinValue+0x186>
    1446:	66 0f       	add	r22, r22
    1448:	77 1f       	adc	r23, r23
    144a:	8a 95       	dec	r24
    144c:	e2 f7       	brpl	.-8      	; 0x1446 <DIO_setPinValue+0x182>
    144e:	cb 01       	movw	r24, r22
    1450:	84 2b       	or	r24, r20
    1452:	8c 93       	st	X, r24
				
	}


}
    1454:	0f 90       	pop	r0
    1456:	0f 90       	pop	r0
    1458:	cf 91       	pop	r28
    145a:	df 91       	pop	r29
    145c:	08 95       	ret

0000145e <DIO_getPinValue>:
DIO_PinValue_t DIO_getPinValue(u8 PinNum)
{
    145e:	df 93       	push	r29
    1460:	cf 93       	push	r28
    1462:	00 d0       	rcall	.+0      	; 0x1464 <DIO_getPinValue+0x6>
    1464:	cd b7       	in	r28, 0x3d	; 61
    1466:	de b7       	in	r29, 0x3e	; 62
    1468:	8a 83       	std	Y+2, r24	; 0x02
	DIO_PinValue_t PinValue = DIO_Pin_low;
    146a:	19 82       	std	Y+1, r1	; 0x01

	/*TODO: switch between PORTS,
	 * get the right bit in corresponding register (PINx)
	 * and assign the value to PinValue*/
		
	if(PinNum <= DIO_u8_PORTA_END)
    146c:	8a 81       	ldd	r24, Y+2	; 0x02
    146e:	88 30       	cpi	r24, 0x08	; 8
    1470:	f0 f4       	brcc	.+60     	; 0x14ae <DIO_getPinValue+0x50>
	{
		/*in PORTA*/
		PinValue = GET_BIT(PINA,PinNum);	
    1472:	e9 e3       	ldi	r30, 0x39	; 57
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	48 2f       	mov	r20, r24
    147a:	50 e0       	ldi	r21, 0x00	; 0
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	02 c0       	rjmp	.+4      	; 0x148c <DIO_getPinValue+0x2e>
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	2a 95       	dec	r18
    148e:	e2 f7       	brpl	.-8      	; 0x1488 <DIO_getPinValue+0x2a>
    1490:	9a 01       	movw	r18, r20
    1492:	28 23       	and	r18, r24
    1494:	39 23       	and	r19, r25
    1496:	8a 81       	ldd	r24, Y+2	; 0x02
    1498:	88 2f       	mov	r24, r24
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	a9 01       	movw	r20, r18
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <DIO_getPinValue+0x46>
    14a0:	55 95       	asr	r21
    14a2:	47 95       	ror	r20
    14a4:	8a 95       	dec	r24
    14a6:	e2 f7       	brpl	.-8      	; 0x14a0 <DIO_getPinValue+0x42>
    14a8:	ca 01       	movw	r24, r20
    14aa:	89 83       	std	Y+1, r24	; 0x01
    14ac:	74 c0       	rjmp	.+232    	; 0x1596 <DIO_getPinValue+0x138>
	}
	else if(PinNum >=DIO_u8_PORTB_START && PinNum <= DIO_u8_PORTB_END)
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	88 30       	cpi	r24, 0x08	; 8
    14b2:	20 f1       	brcs	.+72     	; 0x14fc <DIO_getPinValue+0x9e>
    14b4:	8a 81       	ldd	r24, Y+2	; 0x02
    14b6:	80 31       	cpi	r24, 0x10	; 16
    14b8:	08 f5       	brcc	.+66     	; 0x14fc <DIO_getPinValue+0x9e>
	{
		/*in PORTB*/
		PinNum -= DIO_u8_PORTB_OFFSET;
    14ba:	8a 81       	ldd	r24, Y+2	; 0x02
    14bc:	88 50       	subi	r24, 0x08	; 8
    14be:	8a 83       	std	Y+2, r24	; 0x02
		PinValue = GET_BIT(PINB,PinNum);
    14c0:	e6 e3       	ldi	r30, 0x36	; 54
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	48 2f       	mov	r20, r24
    14c8:	50 e0       	ldi	r21, 0x00	; 0
    14ca:	8a 81       	ldd	r24, Y+2	; 0x02
    14cc:	28 2f       	mov	r18, r24
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	81 e0       	ldi	r24, 0x01	; 1
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	02 c0       	rjmp	.+4      	; 0x14da <DIO_getPinValue+0x7c>
    14d6:	88 0f       	add	r24, r24
    14d8:	99 1f       	adc	r25, r25
    14da:	2a 95       	dec	r18
    14dc:	e2 f7       	brpl	.-8      	; 0x14d6 <DIO_getPinValue+0x78>
    14de:	9a 01       	movw	r18, r20
    14e0:	28 23       	and	r18, r24
    14e2:	39 23       	and	r19, r25
    14e4:	8a 81       	ldd	r24, Y+2	; 0x02
    14e6:	88 2f       	mov	r24, r24
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	a9 01       	movw	r20, r18
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <DIO_getPinValue+0x94>
    14ee:	55 95       	asr	r21
    14f0:	47 95       	ror	r20
    14f2:	8a 95       	dec	r24
    14f4:	e2 f7       	brpl	.-8      	; 0x14ee <DIO_getPinValue+0x90>
    14f6:	ca 01       	movw	r24, r20
    14f8:	89 83       	std	Y+1, r24	; 0x01
    14fa:	4d c0       	rjmp	.+154    	; 0x1596 <DIO_getPinValue+0x138>
		
	}
	else if(PinNum >=DIO_u8_PORTC_START && PinNum <= DIO_u8_PORTC_END)
    14fc:	8a 81       	ldd	r24, Y+2	; 0x02
    14fe:	80 31       	cpi	r24, 0x10	; 16
    1500:	20 f1       	brcs	.+72     	; 0x154a <DIO_getPinValue+0xec>
    1502:	8a 81       	ldd	r24, Y+2	; 0x02
    1504:	88 31       	cpi	r24, 0x18	; 24
    1506:	08 f5       	brcc	.+66     	; 0x154a <DIO_getPinValue+0xec>
	{
			/*in PORTC*/
			PinNum -= DIO_u8_PORTC_OFFSET;
    1508:	8a 81       	ldd	r24, Y+2	; 0x02
    150a:	80 51       	subi	r24, 0x10	; 16
    150c:	8a 83       	std	Y+2, r24	; 0x02
			PinValue = GET_BIT(PINC,PinNum);
    150e:	e3 e3       	ldi	r30, 0x33	; 51
    1510:	f0 e0       	ldi	r31, 0x00	; 0
    1512:	80 81       	ld	r24, Z
    1514:	48 2f       	mov	r20, r24
    1516:	50 e0       	ldi	r21, 0x00	; 0
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	28 2f       	mov	r18, r24
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	02 c0       	rjmp	.+4      	; 0x1528 <DIO_getPinValue+0xca>
    1524:	88 0f       	add	r24, r24
    1526:	99 1f       	adc	r25, r25
    1528:	2a 95       	dec	r18
    152a:	e2 f7       	brpl	.-8      	; 0x1524 <DIO_getPinValue+0xc6>
    152c:	9a 01       	movw	r18, r20
    152e:	28 23       	and	r18, r24
    1530:	39 23       	and	r19, r25
    1532:	8a 81       	ldd	r24, Y+2	; 0x02
    1534:	88 2f       	mov	r24, r24
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	a9 01       	movw	r20, r18
    153a:	02 c0       	rjmp	.+4      	; 0x1540 <DIO_getPinValue+0xe2>
    153c:	55 95       	asr	r21
    153e:	47 95       	ror	r20
    1540:	8a 95       	dec	r24
    1542:	e2 f7       	brpl	.-8      	; 0x153c <DIO_getPinValue+0xde>
    1544:	ca 01       	movw	r24, r20
    1546:	89 83       	std	Y+1, r24	; 0x01
    1548:	26 c0       	rjmp	.+76     	; 0x1596 <DIO_getPinValue+0x138>
			
	}
	else if(PinNum >=DIO_u8_PORTD_START && PinNum <= DIO_u8_PORTD_END)
    154a:	8a 81       	ldd	r24, Y+2	; 0x02
    154c:	88 31       	cpi	r24, 0x18	; 24
    154e:	18 f1       	brcs	.+70     	; 0x1596 <DIO_getPinValue+0x138>
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	80 32       	cpi	r24, 0x20	; 32
    1554:	00 f5       	brcc	.+64     	; 0x1596 <DIO_getPinValue+0x138>
	{
			/*in PORTD*/
			PinNum -= DIO_u8_PORTD_OFFSET;
    1556:	8a 81       	ldd	r24, Y+2	; 0x02
    1558:	88 51       	subi	r24, 0x18	; 24
    155a:	8a 83       	std	Y+2, r24	; 0x02
			PinValue = GET_BIT(PIND,PinNum);			
    155c:	e0 e3       	ldi	r30, 0x30	; 48
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	48 2f       	mov	r20, r24
    1564:	50 e0       	ldi	r21, 0x00	; 0
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	28 2f       	mov	r18, r24
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	81 e0       	ldi	r24, 0x01	; 1
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	02 c0       	rjmp	.+4      	; 0x1576 <DIO_getPinValue+0x118>
    1572:	88 0f       	add	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	2a 95       	dec	r18
    1578:	e2 f7       	brpl	.-8      	; 0x1572 <DIO_getPinValue+0x114>
    157a:	9a 01       	movw	r18, r20
    157c:	28 23       	and	r18, r24
    157e:	39 23       	and	r19, r25
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	88 2f       	mov	r24, r24
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	a9 01       	movw	r20, r18
    1588:	02 c0       	rjmp	.+4      	; 0x158e <DIO_getPinValue+0x130>
    158a:	55 95       	asr	r21
    158c:	47 95       	ror	r20
    158e:	8a 95       	dec	r24
    1590:	e2 f7       	brpl	.-8      	; 0x158a <DIO_getPinValue+0x12c>
    1592:	ca 01       	movw	r24, r20
    1594:	89 83       	std	Y+1, r24	; 0x01
	}

	return PinValue;
    1596:	89 81       	ldd	r24, Y+1	; 0x01
}
    1598:	0f 90       	pop	r0
    159a:	0f 90       	pop	r0
    159c:	cf 91       	pop	r28
    159e:	df 91       	pop	r29
    15a0:	08 95       	ret

000015a2 <DIO_setPortValue>:

void DIO_setPortValue(u8 PortNo, u8 PortVal)
{
    15a2:	df 93       	push	r29
    15a4:	cf 93       	push	r28
    15a6:	00 d0       	rcall	.+0      	; 0x15a8 <DIO_setPortValue+0x6>
    15a8:	00 d0       	rcall	.+0      	; 0x15aa <DIO_setPortValue+0x8>
    15aa:	cd b7       	in	r28, 0x3d	; 61
    15ac:	de b7       	in	r29, 0x3e	; 62
    15ae:	89 83       	std	Y+1, r24	; 0x01
    15b0:	6a 83       	std	Y+2, r22	; 0x02
	switch(PortNo)
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	28 2f       	mov	r18, r24
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	3c 83       	std	Y+4, r19	; 0x04
    15ba:	2b 83       	std	Y+3, r18	; 0x03
    15bc:	8b 81       	ldd	r24, Y+3	; 0x03
    15be:	9c 81       	ldd	r25, Y+4	; 0x04
    15c0:	81 30       	cpi	r24, 0x01	; 1
    15c2:	91 05       	cpc	r25, r1
    15c4:	d1 f0       	breq	.+52     	; 0x15fa <DIO_setPortValue+0x58>
    15c6:	2b 81       	ldd	r18, Y+3	; 0x03
    15c8:	3c 81       	ldd	r19, Y+4	; 0x04
    15ca:	22 30       	cpi	r18, 0x02	; 2
    15cc:	31 05       	cpc	r19, r1
    15ce:	2c f4       	brge	.+10     	; 0x15da <DIO_setPortValue+0x38>
    15d0:	8b 81       	ldd	r24, Y+3	; 0x03
    15d2:	9c 81       	ldd	r25, Y+4	; 0x04
    15d4:	00 97       	sbiw	r24, 0x00	; 0
    15d6:	61 f0       	breq	.+24     	; 0x15f0 <DIO_setPortValue+0x4e>
    15d8:	1e c0       	rjmp	.+60     	; 0x1616 <DIO_setPortValue+0x74>
    15da:	2b 81       	ldd	r18, Y+3	; 0x03
    15dc:	3c 81       	ldd	r19, Y+4	; 0x04
    15de:	22 30       	cpi	r18, 0x02	; 2
    15e0:	31 05       	cpc	r19, r1
    15e2:	81 f0       	breq	.+32     	; 0x1604 <DIO_setPortValue+0x62>
    15e4:	8b 81       	ldd	r24, Y+3	; 0x03
    15e6:	9c 81       	ldd	r25, Y+4	; 0x04
    15e8:	83 30       	cpi	r24, 0x03	; 3
    15ea:	91 05       	cpc	r25, r1
    15ec:	81 f0       	breq	.+32     	; 0x160e <DIO_setPortValue+0x6c>
    15ee:	13 c0       	rjmp	.+38     	; 0x1616 <DIO_setPortValue+0x74>
	{
		case DIO_PORT_A:
		PORTA = PortVal;
    15f0:	eb e3       	ldi	r30, 0x3B	; 59
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	8a 81       	ldd	r24, Y+2	; 0x02
    15f6:	80 83       	st	Z, r24
    15f8:	0e c0       	rjmp	.+28     	; 0x1616 <DIO_setPortValue+0x74>
		break;
		
		case DIO_PORT_B:
		PORTB = PortVal;
    15fa:	e8 e3       	ldi	r30, 0x38	; 56
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	80 83       	st	Z, r24
    1602:	09 c0       	rjmp	.+18     	; 0x1616 <DIO_setPortValue+0x74>
		break;
		
		case DIO_PORT_C:
		PORTC = PortVal;
    1604:	e5 e3       	ldi	r30, 0x35	; 53
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	80 83       	st	Z, r24
    160c:	04 c0       	rjmp	.+8      	; 0x1616 <DIO_setPortValue+0x74>
		break;
		
		case DIO_PORT_D:
		PORTD = PortVal;
    160e:	e2 e3       	ldi	r30, 0x32	; 50
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	8a 81       	ldd	r24, Y+2	; 0x02
    1614:	80 83       	st	Z, r24
		
		default:
		/*invalid Port no*/
		break;
	}	
}
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <DIO_getPortValue>:
u8 DIO_getPortValue(u8 PortNo)
{
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	00 d0       	rcall	.+0      	; 0x162a <DIO_getPortValue+0x6>
    162a:	00 d0       	rcall	.+0      	; 0x162c <DIO_getPortValue+0x8>
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62
    1630:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortVal = 0;
    1632:	19 82       	std	Y+1, r1	; 0x01
		switch(PortNo)
    1634:	8a 81       	ldd	r24, Y+2	; 0x02
    1636:	28 2f       	mov	r18, r24
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	3c 83       	std	Y+4, r19	; 0x04
    163c:	2b 83       	std	Y+3, r18	; 0x03
    163e:	8b 81       	ldd	r24, Y+3	; 0x03
    1640:	9c 81       	ldd	r25, Y+4	; 0x04
    1642:	81 30       	cpi	r24, 0x01	; 1
    1644:	91 05       	cpc	r25, r1
    1646:	d1 f0       	breq	.+52     	; 0x167c <DIO_getPortValue+0x58>
    1648:	2b 81       	ldd	r18, Y+3	; 0x03
    164a:	3c 81       	ldd	r19, Y+4	; 0x04
    164c:	22 30       	cpi	r18, 0x02	; 2
    164e:	31 05       	cpc	r19, r1
    1650:	2c f4       	brge	.+10     	; 0x165c <DIO_getPortValue+0x38>
    1652:	8b 81       	ldd	r24, Y+3	; 0x03
    1654:	9c 81       	ldd	r25, Y+4	; 0x04
    1656:	00 97       	sbiw	r24, 0x00	; 0
    1658:	61 f0       	breq	.+24     	; 0x1672 <DIO_getPortValue+0x4e>
    165a:	1e c0       	rjmp	.+60     	; 0x1698 <DIO_getPortValue+0x74>
    165c:	2b 81       	ldd	r18, Y+3	; 0x03
    165e:	3c 81       	ldd	r19, Y+4	; 0x04
    1660:	22 30       	cpi	r18, 0x02	; 2
    1662:	31 05       	cpc	r19, r1
    1664:	81 f0       	breq	.+32     	; 0x1686 <DIO_getPortValue+0x62>
    1666:	8b 81       	ldd	r24, Y+3	; 0x03
    1668:	9c 81       	ldd	r25, Y+4	; 0x04
    166a:	83 30       	cpi	r24, 0x03	; 3
    166c:	91 05       	cpc	r25, r1
    166e:	81 f0       	breq	.+32     	; 0x1690 <DIO_getPortValue+0x6c>
    1670:	13 c0       	rjmp	.+38     	; 0x1698 <DIO_getPortValue+0x74>
		{
			case DIO_PORT_A:
			PortVal = PINA;
    1672:	e9 e3       	ldi	r30, 0x39	; 57
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	89 83       	std	Y+1, r24	; 0x01
    167a:	0e c0       	rjmp	.+28     	; 0x1698 <DIO_getPortValue+0x74>
			break;
			
			case DIO_PORT_B:
			PortVal = PINB;
    167c:	e6 e3       	ldi	r30, 0x36	; 54
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	89 83       	std	Y+1, r24	; 0x01
    1684:	09 c0       	rjmp	.+18     	; 0x1698 <DIO_getPortValue+0x74>
			break;
			
			case DIO_PORT_C:
			PortVal = PINC;
    1686:	e3 e3       	ldi	r30, 0x33	; 51
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	89 83       	std	Y+1, r24	; 0x01
    168e:	04 c0       	rjmp	.+8      	; 0x1698 <DIO_getPortValue+0x74>
			break;
			
			case DIO_PORT_D:
			PortVal = PIND;
    1690:	e0 e3       	ldi	r30, 0x30	; 48
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	89 83       	std	Y+1, r24	; 0x01
			default:
			/*invalid Port no*/
			break;
		}
	
	return PortVal;
    1698:	89 81       	ldd	r24, Y+1	; 0x01
}
    169a:	0f 90       	pop	r0
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	cf 91       	pop	r28
    16a4:	df 91       	pop	r29
    16a6:	08 95       	ret

000016a8 <DIO_togglePin>:

void DIO_togglePin(u8 PinNum)
{
    16a8:	df 93       	push	r29
    16aa:	cf 93       	push	r28
    16ac:	0f 92       	push	r0
    16ae:	cd b7       	in	r28, 0x3d	; 61
    16b0:	de b7       	in	r29, 0x3e	; 62
    16b2:	89 83       	std	Y+1, r24	; 0x01
	/*TODO: switch between PORTS,
	 * assign the right bit in corresponding register with ValueCpy */
	if(PinNum <= DIO_u8_PORTA_END)
    16b4:	89 81       	ldd	r24, Y+1	; 0x01
    16b6:	88 30       	cpi	r24, 0x08	; 8
    16b8:	a0 f4       	brcc	.+40     	; 0x16e2 <DIO_togglePin+0x3a>
	{
		/*in PORTA*/
		TOGGLE_BIT(PORTA,PinNum);	
    16ba:	ab e3       	ldi	r26, 0x3B	; 59
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	eb e3       	ldi	r30, 0x3B	; 59
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	48 2f       	mov	r20, r24
    16c6:	89 81       	ldd	r24, Y+1	; 0x01
    16c8:	28 2f       	mov	r18, r24
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	81 e0       	ldi	r24, 0x01	; 1
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	02 2e       	mov	r0, r18
    16d2:	02 c0       	rjmp	.+4      	; 0x16d8 <DIO_togglePin+0x30>
    16d4:	88 0f       	add	r24, r24
    16d6:	99 1f       	adc	r25, r25
    16d8:	0a 94       	dec	r0
    16da:	e2 f7       	brpl	.-8      	; 0x16d4 <DIO_togglePin+0x2c>
    16dc:	84 27       	eor	r24, r20
    16de:	8c 93       	st	X, r24
    16e0:	56 c0       	rjmp	.+172    	; 0x178e <DIO_togglePin+0xe6>
	}
	else if(PinNum >=DIO_u8_PORTB_START && PinNum <= DIO_u8_PORTB_END)
    16e2:	89 81       	ldd	r24, Y+1	; 0x01
    16e4:	88 30       	cpi	r24, 0x08	; 8
    16e6:	d0 f0       	brcs	.+52     	; 0x171c <DIO_togglePin+0x74>
    16e8:	89 81       	ldd	r24, Y+1	; 0x01
    16ea:	80 31       	cpi	r24, 0x10	; 16
    16ec:	b8 f4       	brcc	.+46     	; 0x171c <DIO_togglePin+0x74>
	{
		/*in PORTB*/
		PinNum -= DIO_u8_PORTB_OFFSET;
    16ee:	89 81       	ldd	r24, Y+1	; 0x01
    16f0:	88 50       	subi	r24, 0x08	; 8
    16f2:	89 83       	std	Y+1, r24	; 0x01
		TOGGLE_BIT(PORTB,PinNum);
    16f4:	a8 e3       	ldi	r26, 0x38	; 56
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	e8 e3       	ldi	r30, 0x38	; 56
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	48 2f       	mov	r20, r24
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	02 2e       	mov	r0, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <DIO_togglePin+0x6a>
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	0a 94       	dec	r0
    1714:	e2 f7       	brpl	.-8      	; 0x170e <DIO_togglePin+0x66>
    1716:	84 27       	eor	r24, r20
    1718:	8c 93       	st	X, r24
    171a:	39 c0       	rjmp	.+114    	; 0x178e <DIO_togglePin+0xe6>
		
	}
	else if(PinNum >=DIO_u8_PORTC_START && PinNum <= DIO_u8_PORTC_END)
    171c:	89 81       	ldd	r24, Y+1	; 0x01
    171e:	80 31       	cpi	r24, 0x10	; 16
    1720:	d0 f0       	brcs	.+52     	; 0x1756 <DIO_togglePin+0xae>
    1722:	89 81       	ldd	r24, Y+1	; 0x01
    1724:	88 31       	cpi	r24, 0x18	; 24
    1726:	b8 f4       	brcc	.+46     	; 0x1756 <DIO_togglePin+0xae>
	{
			/*in PORTC*/
			PinNum -= DIO_u8_PORTC_OFFSET;
    1728:	89 81       	ldd	r24, Y+1	; 0x01
    172a:	80 51       	subi	r24, 0x10	; 16
    172c:	89 83       	std	Y+1, r24	; 0x01
			TOGGLE_BIT(PORTC,PinNum);
    172e:	a5 e3       	ldi	r26, 0x35	; 53
    1730:	b0 e0       	ldi	r27, 0x00	; 0
    1732:	e5 e3       	ldi	r30, 0x35	; 53
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	48 2f       	mov	r20, r24
    173a:	89 81       	ldd	r24, Y+1	; 0x01
    173c:	28 2f       	mov	r18, r24
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	02 2e       	mov	r0, r18
    1746:	02 c0       	rjmp	.+4      	; 0x174c <DIO_togglePin+0xa4>
    1748:	88 0f       	add	r24, r24
    174a:	99 1f       	adc	r25, r25
    174c:	0a 94       	dec	r0
    174e:	e2 f7       	brpl	.-8      	; 0x1748 <DIO_togglePin+0xa0>
    1750:	84 27       	eor	r24, r20
    1752:	8c 93       	st	X, r24
    1754:	1c c0       	rjmp	.+56     	; 0x178e <DIO_togglePin+0xe6>
			
	}
	else if(PinNum >=DIO_u8_PORTD_START && PinNum <= DIO_u8_PORTD_END)
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	88 31       	cpi	r24, 0x18	; 24
    175a:	c8 f0       	brcs	.+50     	; 0x178e <DIO_togglePin+0xe6>
    175c:	89 81       	ldd	r24, Y+1	; 0x01
    175e:	80 32       	cpi	r24, 0x20	; 32
    1760:	b0 f4       	brcc	.+44     	; 0x178e <DIO_togglePin+0xe6>
	{
			/*in PORTD*/
			PinNum -= DIO_u8_PORTD_OFFSET;
    1762:	89 81       	ldd	r24, Y+1	; 0x01
    1764:	88 51       	subi	r24, 0x18	; 24
    1766:	89 83       	std	Y+1, r24	; 0x01
			TOGGLE_BIT(PORTD,PinNum);			
    1768:	a2 e3       	ldi	r26, 0x32	; 50
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	e2 e3       	ldi	r30, 0x32	; 50
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	48 2f       	mov	r20, r24
    1774:	89 81       	ldd	r24, Y+1	; 0x01
    1776:	28 2f       	mov	r18, r24
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	81 e0       	ldi	r24, 0x01	; 1
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	02 2e       	mov	r0, r18
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <DIO_togglePin+0xde>
    1782:	88 0f       	add	r24, r24
    1784:	99 1f       	adc	r25, r25
    1786:	0a 94       	dec	r0
    1788:	e2 f7       	brpl	.-8      	; 0x1782 <DIO_togglePin+0xda>
    178a:	84 27       	eor	r24, r20
    178c:	8c 93       	st	X, r24
	}
}
    178e:	0f 90       	pop	r0
    1790:	cf 91       	pop	r28
    1792:	df 91       	pop	r29
    1794:	08 95       	ret

00001796 <ADC_init>:
#include <avr/interrupt.h>

u16 ADC_LastConvertedVal =0 ;

void ADC_init(void)
{
    1796:	df 93       	push	r29
    1798:	cf 93       	push	r28
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62

	/*Select Vref source*/
	ADMUX &= 0b00111111;
    179e:	a7 e2       	ldi	r26, 0x27	; 39
    17a0:	b0 e0       	ldi	r27, 0x00	; 0
    17a2:	e7 e2       	ldi	r30, 0x27	; 39
    17a4:	f0 e0       	ldi	r31, 0x00	; 0
    17a6:	80 81       	ld	r24, Z
    17a8:	8f 73       	andi	r24, 0x3F	; 63
    17aa:	8c 93       	st	X, r24
	ADMUX |=(ADC_VREF_SOURCE_SELECTOR<<6);
    17ac:	a7 e2       	ldi	r26, 0x27	; 39
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e7 e2       	ldi	r30, 0x27	; 39
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	80 64       	ori	r24, 0x40	; 64
    17b8:	8c 93       	st	X, r24

	/*select mode*/
#if ADC_MODE_SELECTOR == ADC_MODE_AUTO_TRIGGER
	SET_BIT(ADCSRA,5);
    17ba:	a6 e2       	ldi	r26, 0x26	; 38
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e6 e2       	ldi	r30, 0x26	; 38
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	80 62       	ori	r24, 0x20	; 32
    17c6:	8c 93       	st	X, r24

	/*Select trigger type*/
	SFIOR &=0b00011111;
    17c8:	a0 e5       	ldi	r26, 0x50	; 80
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e0 e5       	ldi	r30, 0x50	; 80
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	8f 71       	andi	r24, 0x1F	; 31
    17d4:	8c 93       	st	X, r24
	SFIOR |= (ADC_TRIGGER_TYPE<<5);
    17d6:	a0 e5       	ldi	r26, 0x50	; 80
    17d8:	b0 e0       	ldi	r27, 0x00	; 0
    17da:	e0 e5       	ldi	r30, 0x50	; 80
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	80 81       	ld	r24, Z
    17e0:	8c 93       	st	X, r24
#endif

	/*select prescaler*/
	ADCSRA &= 0b11111000;
    17e2:	a6 e2       	ldi	r26, 0x26	; 38
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e6 e2       	ldi	r30, 0x26	; 38
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	88 7f       	andi	r24, 0xF8	; 248
    17ee:	8c 93       	st	X, r24
	ADCSRA |= ADC_PRESCALER_SELECTOR;
    17f0:	a6 e2       	ldi	r26, 0x26	; 38
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	e6 e2       	ldi	r30, 0x26	; 38
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	86 60       	ori	r24, 0x06	; 6
    17fc:	8c 93       	st	X, r24

	/*enable ADC peripheral*/
	SET_BIT(ADCSRA,7);
    17fe:	a6 e2       	ldi	r26, 0x26	; 38
    1800:	b0 e0       	ldi	r27, 0x00	; 0
    1802:	e6 e2       	ldi	r30, 0x26	; 38
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	80 68       	ori	r24, 0x80	; 128
    180a:	8c 93       	st	X, r24

}
    180c:	cf 91       	pop	r28
    180e:	df 91       	pop	r29
    1810:	08 95       	ret

00001812 <ADC_enInterrupt>:
void ADC_enInterrupt(void)
{
    1812:	df 93       	push	r29
    1814:	cf 93       	push	r28
    1816:	cd b7       	in	r28, 0x3d	; 61
    1818:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADIE);
    181a:	a6 e2       	ldi	r26, 0x26	; 38
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e6 e2       	ldi	r30, 0x26	; 38
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	88 60       	ori	r24, 0x08	; 8
    1826:	8c 93       	st	X, r24
}
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <ADC_diInterrupt>:
void ADC_diInterrupt(void)
{
    182e:	df 93       	push	r29
    1830:	cf 93       	push	r28
    1832:	cd b7       	in	r28, 0x3d	; 61
    1834:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA,ADIE);
    1836:	a6 e2       	ldi	r26, 0x26	; 38
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e6 e2       	ldi	r30, 0x26	; 38
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	87 7f       	andi	r24, 0xF7	; 247
    1842:	8c 93       	st	X, r24
}
    1844:	cf 91       	pop	r28
    1846:	df 91       	pop	r29
    1848:	08 95       	ret

0000184a <ADC_startConversion>:
void ADC_startConversion(ADC_Ch_t ChannelNo)
{
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	0f 92       	push	r0
    1850:	cd b7       	in	r28, 0x3d	; 61
    1852:	de b7       	in	r29, 0x3e	; 62
    1854:	89 83       	std	Y+1, r24	; 0x01
	/*choose channel*/
	ADMUX &=0b11100000;
    1856:	a7 e2       	ldi	r26, 0x27	; 39
    1858:	b0 e0       	ldi	r27, 0x00	; 0
    185a:	e7 e2       	ldi	r30, 0x27	; 39
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	80 81       	ld	r24, Z
    1860:	80 7e       	andi	r24, 0xE0	; 224
    1862:	8c 93       	st	X, r24
	ADMUX |= ChannelNo;
    1864:	a7 e2       	ldi	r26, 0x27	; 39
    1866:	b0 e0       	ldi	r27, 0x00	; 0
    1868:	e7 e2       	ldi	r30, 0x27	; 39
    186a:	f0 e0       	ldi	r31, 0x00	; 0
    186c:	90 81       	ld	r25, Z
    186e:	89 81       	ldd	r24, Y+1	; 0x01
    1870:	89 2b       	or	r24, r25
    1872:	8c 93       	st	X, r24

	/*start conversion*/
	SET_BIT(ADCSRA,ADSC);
    1874:	a6 e2       	ldi	r26, 0x26	; 38
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	e6 e2       	ldi	r30, 0x26	; 38
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	80 64       	ori	r24, 0x40	; 64
    1880:	8c 93       	st	X, r24

	/*check if interrupt disabled*/
	if(GET_BIT(ADMUX,ADIE) == 0)
    1882:	e7 e2       	ldi	r30, 0x27	; 39
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	88 2f       	mov	r24, r24
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	88 70       	andi	r24, 0x08	; 8
    188e:	90 70       	andi	r25, 0x00	; 0
    1890:	95 95       	asr	r25
    1892:	87 95       	ror	r24
    1894:	95 95       	asr	r25
    1896:	87 95       	ror	r24
    1898:	95 95       	asr	r25
    189a:	87 95       	ror	r24
    189c:	00 97       	sbiw	r24, 0x00	; 0
    189e:	c9 f4       	brne	.+50     	; 0x18d2 <ADC_startConversion+0x88>
	{
		/*wait until ADC conversion is finished*/
		while(GET_BIT(ADCSRA,ADIF));
    18a0:	e6 e2       	ldi	r30, 0x26	; 38
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	88 2f       	mov	r24, r24
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	80 71       	andi	r24, 0x10	; 16
    18ac:	90 70       	andi	r25, 0x00	; 0
    18ae:	95 95       	asr	r25
    18b0:	87 95       	ror	r24
    18b2:	95 95       	asr	r25
    18b4:	87 95       	ror	r24
    18b6:	95 95       	asr	r25
    18b8:	87 95       	ror	r24
    18ba:	95 95       	asr	r25
    18bc:	87 95       	ror	r24
    18be:	00 97       	sbiw	r24, 0x00	; 0
    18c0:	79 f7       	brne	.-34     	; 0x18a0 <ADC_startConversion+0x56>
		/*update value*/
		ADC_LastConvertedVal = ADC;
    18c2:	e4 e2       	ldi	r30, 0x24	; 36
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	91 81       	ldd	r25, Z+1	; 0x01
    18ca:	90 93 59 04 	sts	0x0459, r25
    18ce:	80 93 58 04 	sts	0x0458, r24
	}
}
    18d2:	0f 90       	pop	r0
    18d4:	cf 91       	pop	r28
    18d6:	df 91       	pop	r29
    18d8:	08 95       	ret

000018da <__vector_16>:

void __vector_16(void) __attribute__((signal,used));

void __vector_16(void)
{
    18da:	1f 92       	push	r1
    18dc:	0f 92       	push	r0
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	0f 92       	push	r0
    18e2:	11 24       	eor	r1, r1
    18e4:	8f 93       	push	r24
    18e6:	9f 93       	push	r25
    18e8:	ef 93       	push	r30
    18ea:	ff 93       	push	r31
    18ec:	df 93       	push	r29
    18ee:	cf 93       	push	r28
    18f0:	cd b7       	in	r28, 0x3d	; 61
    18f2:	de b7       	in	r29, 0x3e	; 62
	/*update value*/
	ADC_LastConvertedVal = ADC;
    18f4:	e4 e2       	ldi	r30, 0x24	; 36
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	80 81       	ld	r24, Z
    18fa:	91 81       	ldd	r25, Z+1	; 0x01
    18fc:	90 93 59 04 	sts	0x0459, r25
    1900:	80 93 58 04 	sts	0x0458, r24
}
    1904:	cf 91       	pop	r28
    1906:	df 91       	pop	r29
    1908:	ff 91       	pop	r31
    190a:	ef 91       	pop	r30
    190c:	9f 91       	pop	r25
    190e:	8f 91       	pop	r24
    1910:	0f 90       	pop	r0
    1912:	0f be       	out	0x3f, r0	; 63
    1914:	0f 90       	pop	r0
    1916:	1f 90       	pop	r1
    1918:	18 95       	reti

0000191a <SevSegments_enable>:

#include "SevSegments_Priv.h"
#include "SevSegments_config.h"
#include "SevSegments.h"
void SevSegments_enable(void)
{
    191a:	df 93       	push	r29
    191c:	cf 93       	push	r28
    191e:	cd b7       	in	r28, 0x3d	; 61
    1920:	de b7       	in	r29, 0x3e	; 62
	#if (SEVSEGMENTS_COMMON_TYPE == SEVSEGMENTS_COMMON_CATHOD)
		/*set enable pin Low*/
		DIO_setPinValue(SEVSEGMENTS_COMMON_PIN,DIO_Pin_low);
    1922:	87 e0       	ldi	r24, 0x07	; 7
    1924:	60 e0       	ldi	r22, 0x00	; 0
    1926:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	#else
		/*set enable pin High*/
		DIO_setPinValue(SEVSEGMENTS_COMMON_PIN,DIO_Pin_high);
	#endif
}
    192a:	cf 91       	pop	r28
    192c:	df 91       	pop	r29
    192e:	08 95       	ret

00001930 <SevSegments_disable>:
void SevSegments_disable(void)
{
    1930:	df 93       	push	r29
    1932:	cf 93       	push	r28
    1934:	cd b7       	in	r28, 0x3d	; 61
    1936:	de b7       	in	r29, 0x3e	; 62
		#if (SEVSEGMENTS_COMMON_TYPE == SEVSEGMENTS_COMMON_CATHOD)
		/*set enable pin Low*/
		DIO_setPinValue(SEVSEGMENTS_COMMON_PIN,DIO_Pin_high);
    1938:	87 e0       	ldi	r24, 0x07	; 7
    193a:	61 e0       	ldi	r22, 0x01	; 1
    193c:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
		#else
		/*set enable pin High*/
		DIO_setPinValue(SEVSEGMENTS_COMMON_PIN,DIO_Pin_low);
		#endif
	
}
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	08 95       	ret

00001946 <SevSegments_displayNo>:
void SevSegments_displayNo(u8 Val)
{
    1946:	df 93       	push	r29
    1948:	cf 93       	push	r28
    194a:	00 d0       	rcall	.+0      	; 0x194c <SevSegments_displayNo+0x6>
    194c:	00 d0       	rcall	.+0      	; 0x194e <SevSegments_displayNo+0x8>
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62
    1952:	8a 83       	std	Y+2, r24	; 0x02
	u8 EncodedValue;
	switch(Val)
    1954:	8a 81       	ldd	r24, Y+2	; 0x02
    1956:	28 2f       	mov	r18, r24
    1958:	30 e0       	ldi	r19, 0x00	; 0
    195a:	3c 83       	std	Y+4, r19	; 0x04
    195c:	2b 83       	std	Y+3, r18	; 0x03
    195e:	8b 81       	ldd	r24, Y+3	; 0x03
    1960:	9c 81       	ldd	r25, Y+4	; 0x04
    1962:	84 30       	cpi	r24, 0x04	; 4
    1964:	91 05       	cpc	r25, r1
    1966:	09 f4       	brne	.+2      	; 0x196a <SevSegments_displayNo+0x24>
    1968:	4b c0       	rjmp	.+150    	; 0x1a00 <SevSegments_displayNo+0xba>
    196a:	2b 81       	ldd	r18, Y+3	; 0x03
    196c:	3c 81       	ldd	r19, Y+4	; 0x04
    196e:	25 30       	cpi	r18, 0x05	; 5
    1970:	31 05       	cpc	r19, r1
    1972:	d4 f4       	brge	.+52     	; 0x19a8 <SevSegments_displayNo+0x62>
    1974:	8b 81       	ldd	r24, Y+3	; 0x03
    1976:	9c 81       	ldd	r25, Y+4	; 0x04
    1978:	81 30       	cpi	r24, 0x01	; 1
    197a:	91 05       	cpc	r25, r1
    197c:	c1 f1       	breq	.+112    	; 0x19ee <SevSegments_displayNo+0xa8>
    197e:	2b 81       	ldd	r18, Y+3	; 0x03
    1980:	3c 81       	ldd	r19, Y+4	; 0x04
    1982:	22 30       	cpi	r18, 0x02	; 2
    1984:	31 05       	cpc	r19, r1
    1986:	2c f4       	brge	.+10     	; 0x1992 <SevSegments_displayNo+0x4c>
    1988:	8b 81       	ldd	r24, Y+3	; 0x03
    198a:	9c 81       	ldd	r25, Y+4	; 0x04
    198c:	00 97       	sbiw	r24, 0x00	; 0
    198e:	61 f1       	breq	.+88     	; 0x19e8 <SevSegments_displayNo+0xa2>
    1990:	49 c0       	rjmp	.+146    	; 0x1a24 <SevSegments_displayNo+0xde>
    1992:	2b 81       	ldd	r18, Y+3	; 0x03
    1994:	3c 81       	ldd	r19, Y+4	; 0x04
    1996:	22 30       	cpi	r18, 0x02	; 2
    1998:	31 05       	cpc	r19, r1
    199a:	61 f1       	breq	.+88     	; 0x19f4 <SevSegments_displayNo+0xae>
    199c:	8b 81       	ldd	r24, Y+3	; 0x03
    199e:	9c 81       	ldd	r25, Y+4	; 0x04
    19a0:	83 30       	cpi	r24, 0x03	; 3
    19a2:	91 05       	cpc	r25, r1
    19a4:	51 f1       	breq	.+84     	; 0x19fa <SevSegments_displayNo+0xb4>
    19a6:	3e c0       	rjmp	.+124    	; 0x1a24 <SevSegments_displayNo+0xde>
    19a8:	2b 81       	ldd	r18, Y+3	; 0x03
    19aa:	3c 81       	ldd	r19, Y+4	; 0x04
    19ac:	27 30       	cpi	r18, 0x07	; 7
    19ae:	31 05       	cpc	r19, r1
    19b0:	81 f1       	breq	.+96     	; 0x1a12 <SevSegments_displayNo+0xcc>
    19b2:	8b 81       	ldd	r24, Y+3	; 0x03
    19b4:	9c 81       	ldd	r25, Y+4	; 0x04
    19b6:	88 30       	cpi	r24, 0x08	; 8
    19b8:	91 05       	cpc	r25, r1
    19ba:	5c f4       	brge	.+22     	; 0x19d2 <SevSegments_displayNo+0x8c>
    19bc:	2b 81       	ldd	r18, Y+3	; 0x03
    19be:	3c 81       	ldd	r19, Y+4	; 0x04
    19c0:	25 30       	cpi	r18, 0x05	; 5
    19c2:	31 05       	cpc	r19, r1
    19c4:	01 f1       	breq	.+64     	; 0x1a06 <SevSegments_displayNo+0xc0>
    19c6:	8b 81       	ldd	r24, Y+3	; 0x03
    19c8:	9c 81       	ldd	r25, Y+4	; 0x04
    19ca:	86 30       	cpi	r24, 0x06	; 6
    19cc:	91 05       	cpc	r25, r1
    19ce:	f1 f0       	breq	.+60     	; 0x1a0c <SevSegments_displayNo+0xc6>
    19d0:	29 c0       	rjmp	.+82     	; 0x1a24 <SevSegments_displayNo+0xde>
    19d2:	2b 81       	ldd	r18, Y+3	; 0x03
    19d4:	3c 81       	ldd	r19, Y+4	; 0x04
    19d6:	28 30       	cpi	r18, 0x08	; 8
    19d8:	31 05       	cpc	r19, r1
    19da:	f1 f0       	breq	.+60     	; 0x1a18 <SevSegments_displayNo+0xd2>
    19dc:	8b 81       	ldd	r24, Y+3	; 0x03
    19de:	9c 81       	ldd	r25, Y+4	; 0x04
    19e0:	89 30       	cpi	r24, 0x09	; 9
    19e2:	91 05       	cpc	r25, r1
    19e4:	e1 f0       	breq	.+56     	; 0x1a1e <SevSegments_displayNo+0xd8>
    19e6:	1e c0       	rjmp	.+60     	; 0x1a24 <SevSegments_displayNo+0xde>
	{
		case 0:
			EncodedValue = 0b00111111;
    19e8:	8f e3       	ldi	r24, 0x3F	; 63
    19ea:	89 83       	std	Y+1, r24	; 0x01
    19ec:	1c c0       	rjmp	.+56     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 1:
			EncodedValue = 0b00000110;
    19ee:	86 e0       	ldi	r24, 0x06	; 6
    19f0:	89 83       	std	Y+1, r24	; 0x01
    19f2:	19 c0       	rjmp	.+50     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 2:
			EncodedValue = 0b01011011;
    19f4:	8b e5       	ldi	r24, 0x5B	; 91
    19f6:	89 83       	std	Y+1, r24	; 0x01
    19f8:	16 c0       	rjmp	.+44     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 3:
			EncodedValue = 0b01001111;
    19fa:	8f e4       	ldi	r24, 0x4F	; 79
    19fc:	89 83       	std	Y+1, r24	; 0x01
    19fe:	13 c0       	rjmp	.+38     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 4:
			EncodedValue = 0b01100110;
    1a00:	86 e6       	ldi	r24, 0x66	; 102
    1a02:	89 83       	std	Y+1, r24	; 0x01
    1a04:	10 c0       	rjmp	.+32     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 5:
			EncodedValue = 0b01101101;
    1a06:	8d e6       	ldi	r24, 0x6D	; 109
    1a08:	89 83       	std	Y+1, r24	; 0x01
    1a0a:	0d c0       	rjmp	.+26     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 6:
			EncodedValue = 0b01111101;
    1a0c:	8d e7       	ldi	r24, 0x7D	; 125
    1a0e:	89 83       	std	Y+1, r24	; 0x01
    1a10:	0a c0       	rjmp	.+20     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 7:
			EncodedValue = 0b00000111;
    1a12:	87 e0       	ldi	r24, 0x07	; 7
    1a14:	89 83       	std	Y+1, r24	; 0x01
    1a16:	07 c0       	rjmp	.+14     	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 8:
			EncodedValue = 0b01111111;
    1a18:	8f e7       	ldi	r24, 0x7F	; 127
    1a1a:	89 83       	std	Y+1, r24	; 0x01
    1a1c:	04 c0       	rjmp	.+8      	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		case 9:
			EncodedValue = 0b01101111;
    1a1e:	8f e6       	ldi	r24, 0x6F	; 111
    1a20:	89 83       	std	Y+1, r24	; 0x01
    1a22:	01 c0       	rjmp	.+2      	; 0x1a26 <SevSegments_displayNo+0xe0>
			break;
		default:
			EncodedValue = 0b00000000;
    1a24:	19 82       	std	Y+1, r1	; 0x01
			break;
	}
		#if (SEVSEGMENTS_COMMON_TYPE == SEVSEGMENTS_COMMON_CATHOD)
			DIO_setPortValue(SEVSEGMENTS_ATTACHED_PORT,EncodedValue);
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	69 81       	ldd	r22, Y+1	; 0x01
    1a2a:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <DIO_setPortValue>
		#else
			DIO_setPortValue(SEVSEGMENTS_ATTACHED_PORT,~EncodedValue);
		#endif
	
    1a2e:	0f 90       	pop	r0
    1a30:	0f 90       	pop	r0
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    1a36:	cf 91       	pop	r28
    1a38:	df 91       	pop	r29
    1a3a:	08 95       	ret

00001a3c <SWITCH_Task>:
#include "SWITCH.h"

static SWITCH_T UpdatedSWStatus = SWITCH_released;

void SWITCH_Task(void)
{
    1a3c:	df 93       	push	r29
    1a3e:	cf 93       	push	r28
    1a40:	cd b7       	in	r28, 0x3d	; 61
    1a42:	de b7       	in	r29, 0x3e	; 62
	static u8 counter =0;
	static SWITCH_T CurrStatus = SWITCH_released,
			PrevStatus = SWITCH_released;
	CurrStatus = DIO_getPinValue(SWITCH_ATTACHED_PIN);
    1a44:	88 e0       	ldi	r24, 0x08	; 8
    1a46:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    1a4a:	80 93 5c 04 	sts	0x045C, r24
	if(CurrStatus == PrevStatus)
    1a4e:	90 91 5c 04 	lds	r25, 0x045C
    1a52:	80 91 5b 04 	lds	r24, 0x045B
    1a56:	98 17       	cp	r25, r24
    1a58:	71 f4       	brne	.+28     	; 0x1a76 <SWITCH_Task+0x3a>
	{
		if(counter >= 5)
    1a5a:	80 91 5d 04 	lds	r24, 0x045D
    1a5e:	85 30       	cpi	r24, 0x05	; 5
    1a60:	20 f0       	brcs	.+8      	; 0x1a6a <SWITCH_Task+0x2e>
		{
			UpdatedSWStatus = CurrStatus;
    1a62:	80 91 5c 04 	lds	r24, 0x045C
    1a66:	80 93 5a 04 	sts	0x045A, r24

		}
		counter++;
    1a6a:	80 91 5d 04 	lds	r24, 0x045D
    1a6e:	8f 5f       	subi	r24, 0xFF	; 255
    1a70:	80 93 5d 04 	sts	0x045D, r24
    1a74:	02 c0       	rjmp	.+4      	; 0x1a7a <SWITCH_Task+0x3e>
	}
	else
	{
		counter=0;
    1a76:	10 92 5d 04 	sts	0x045D, r1
	}
	PrevStatus = CurrStatus;
    1a7a:	80 91 5c 04 	lds	r24, 0x045C
    1a7e:	80 93 5b 04 	sts	0x045B, r24
}
    1a82:	cf 91       	pop	r28
    1a84:	df 91       	pop	r29
    1a86:	08 95       	ret

00001a88 <SWITCH_getSwitchStatus>:

SWITCH_T SWITCH_getSwitchStatus(void)
{
    1a88:	df 93       	push	r29
    1a8a:	cf 93       	push	r28
    1a8c:	0f 92       	push	r0
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
#if SWITCH_ACTIVE_MODE == SWITCH_ACTIVE_HIGH
	return UpdatedSWStatus;
#else
	return !UpdatedSWStatus;
    1a92:	80 91 5a 04 	lds	r24, 0x045A
    1a96:	19 82       	std	Y+1, r1	; 0x01
    1a98:	88 23       	and	r24, r24
    1a9a:	11 f4       	brne	.+4      	; 0x1aa0 <SWITCH_getSwitchStatus+0x18>
    1a9c:	81 e0       	ldi	r24, 0x01	; 1
    1a9e:	89 83       	std	Y+1, r24	; 0x01
    1aa0:	89 81       	ldd	r24, Y+1	; 0x01
#endif
}
    1aa2:	0f 90       	pop	r0
    1aa4:	cf 91       	pop	r28
    1aa6:	df 91       	pop	r29
    1aa8:	08 95       	ret

00001aaa <LCD_init>:

/************************************************/
/* 			 this function is used to          */
/*         initialze  LCD                    */
/*********************************************/
void LCD_init(void){
    1aaa:	df 93       	push	r29
    1aac:	cf 93       	push	r28
    1aae:	cd b7       	in	r28, 0x3d	; 61
    1ab0:	de b7       	in	r29, 0x3e	; 62
    1ab2:	aa 97       	sbiw	r28, 0x2a	; 42
    1ab4:	0f b6       	in	r0, 0x3f	; 63
    1ab6:	f8 94       	cli
    1ab8:	de bf       	out	0x3e, r29	; 62
    1aba:	0f be       	out	0x3f, r0	; 63
    1abc:	cd bf       	out	0x3d, r28	; 61
	/*
	 * To init LCD in 8-bit mode
	 * sequence 0x38,0x0E,0x01 should be written as command
	 * */

	LCD_writeCommand(0x38);  /*init. LCD 2 line, 5x7 matrix*/
    1abe:	88 e3       	ldi	r24, 0x38	; 56
    1ac0:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <LCD_writeCommand>
    1ac4:	80 e0       	ldi	r24, 0x00	; 0
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	a0 e8       	ldi	r26, 0x80	; 128
    1aca:	bf e3       	ldi	r27, 0x3F	; 63
    1acc:	8f a3       	std	Y+39, r24	; 0x27
    1ace:	98 a7       	std	Y+40, r25	; 0x28
    1ad0:	a9 a7       	std	Y+41, r26	; 0x29
    1ad2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ad4:	6f a1       	ldd	r22, Y+39	; 0x27
    1ad6:	78 a5       	ldd	r23, Y+40	; 0x28
    1ad8:	89 a5       	ldd	r24, Y+41	; 0x29
    1ada:	9a a5       	ldd	r25, Y+42	; 0x2a
    1adc:	20 e0       	ldi	r18, 0x00	; 0
    1ade:	30 e0       	ldi	r19, 0x00	; 0
    1ae0:	4a ef       	ldi	r20, 0xFA	; 250
    1ae2:	54 e4       	ldi	r21, 0x44	; 68
    1ae4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ae8:	dc 01       	movw	r26, r24
    1aea:	cb 01       	movw	r24, r22
    1aec:	8b a3       	std	Y+35, r24	; 0x23
    1aee:	9c a3       	std	Y+36, r25	; 0x24
    1af0:	ad a3       	std	Y+37, r26	; 0x25
    1af2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1af4:	6b a1       	ldd	r22, Y+35	; 0x23
    1af6:	7c a1       	ldd	r23, Y+36	; 0x24
    1af8:	8d a1       	ldd	r24, Y+37	; 0x25
    1afa:	9e a1       	ldd	r25, Y+38	; 0x26
    1afc:	20 e0       	ldi	r18, 0x00	; 0
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	40 e8       	ldi	r20, 0x80	; 128
    1b02:	5f e3       	ldi	r21, 0x3F	; 63
    1b04:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b08:	88 23       	and	r24, r24
    1b0a:	2c f4       	brge	.+10     	; 0x1b16 <LCD_init+0x6c>
		__ticks = 1;
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	9a a3       	std	Y+34, r25	; 0x22
    1b12:	89 a3       	std	Y+33, r24	; 0x21
    1b14:	3f c0       	rjmp	.+126    	; 0x1b94 <LCD_init+0xea>
	else if (__tmp > 65535)
    1b16:	6b a1       	ldd	r22, Y+35	; 0x23
    1b18:	7c a1       	ldd	r23, Y+36	; 0x24
    1b1a:	8d a1       	ldd	r24, Y+37	; 0x25
    1b1c:	9e a1       	ldd	r25, Y+38	; 0x26
    1b1e:	20 e0       	ldi	r18, 0x00	; 0
    1b20:	3f ef       	ldi	r19, 0xFF	; 255
    1b22:	4f e7       	ldi	r20, 0x7F	; 127
    1b24:	57 e4       	ldi	r21, 0x47	; 71
    1b26:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b2a:	18 16       	cp	r1, r24
    1b2c:	4c f5       	brge	.+82     	; 0x1b80 <LCD_init+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b2e:	6f a1       	ldd	r22, Y+39	; 0x27
    1b30:	78 a5       	ldd	r23, Y+40	; 0x28
    1b32:	89 a5       	ldd	r24, Y+41	; 0x29
    1b34:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b36:	20 e0       	ldi	r18, 0x00	; 0
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	40 e2       	ldi	r20, 0x20	; 32
    1b3c:	51 e4       	ldi	r21, 0x41	; 65
    1b3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b42:	dc 01       	movw	r26, r24
    1b44:	cb 01       	movw	r24, r22
    1b46:	bc 01       	movw	r22, r24
    1b48:	cd 01       	movw	r24, r26
    1b4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b4e:	dc 01       	movw	r26, r24
    1b50:	cb 01       	movw	r24, r22
    1b52:	9a a3       	std	Y+34, r25	; 0x22
    1b54:	89 a3       	std	Y+33, r24	; 0x21
    1b56:	0f c0       	rjmp	.+30     	; 0x1b76 <LCD_init+0xcc>
    1b58:	88 ec       	ldi	r24, 0xC8	; 200
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	98 a3       	std	Y+32, r25	; 0x20
    1b5e:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b60:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b62:	98 a1       	ldd	r25, Y+32	; 0x20
    1b64:	01 97       	sbiw	r24, 0x01	; 1
    1b66:	f1 f7       	brne	.-4      	; 0x1b64 <LCD_init+0xba>
    1b68:	98 a3       	std	Y+32, r25	; 0x20
    1b6a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b6c:	89 a1       	ldd	r24, Y+33	; 0x21
    1b6e:	9a a1       	ldd	r25, Y+34	; 0x22
    1b70:	01 97       	sbiw	r24, 0x01	; 1
    1b72:	9a a3       	std	Y+34, r25	; 0x22
    1b74:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b76:	89 a1       	ldd	r24, Y+33	; 0x21
    1b78:	9a a1       	ldd	r25, Y+34	; 0x22
    1b7a:	00 97       	sbiw	r24, 0x00	; 0
    1b7c:	69 f7       	brne	.-38     	; 0x1b58 <LCD_init+0xae>
    1b7e:	14 c0       	rjmp	.+40     	; 0x1ba8 <LCD_init+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b80:	6b a1       	ldd	r22, Y+35	; 0x23
    1b82:	7c a1       	ldd	r23, Y+36	; 0x24
    1b84:	8d a1       	ldd	r24, Y+37	; 0x25
    1b86:	9e a1       	ldd	r25, Y+38	; 0x26
    1b88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b8c:	dc 01       	movw	r26, r24
    1b8e:	cb 01       	movw	r24, r22
    1b90:	9a a3       	std	Y+34, r25	; 0x22
    1b92:	89 a3       	std	Y+33, r24	; 0x21
    1b94:	89 a1       	ldd	r24, Y+33	; 0x21
    1b96:	9a a1       	ldd	r25, Y+34	; 0x22
    1b98:	9e 8f       	std	Y+30, r25	; 0x1e
    1b9a:	8d 8f       	std	Y+29, r24	; 0x1d
    1b9c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b9e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1ba0:	01 97       	sbiw	r24, 0x01	; 1
    1ba2:	f1 f7       	brne	.-4      	; 0x1ba0 <LCD_init+0xf6>
    1ba4:	9e 8f       	std	Y+30, r25	; 0x1e
    1ba6:	8d 8f       	std	Y+29, r24	; 0x1d
	LCD_writeCommand(0x28); /*init. LCD 2 line, 5x7 matrix*/
	_delay_ms(1);

#endif

	LCD_writeCommand(0x0E); /*display on, cursor on*/
    1ba8:	8e e0       	ldi	r24, 0x0E	; 14
    1baa:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <LCD_writeCommand>
    1bae:	80 e0       	ldi	r24, 0x00	; 0
    1bb0:	90 e0       	ldi	r25, 0x00	; 0
    1bb2:	a0 e8       	ldi	r26, 0x80	; 128
    1bb4:	bf e3       	ldi	r27, 0x3F	; 63
    1bb6:	89 8f       	std	Y+25, r24	; 0x19
    1bb8:	9a 8f       	std	Y+26, r25	; 0x1a
    1bba:	ab 8f       	std	Y+27, r26	; 0x1b
    1bbc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bbe:	69 8d       	ldd	r22, Y+25	; 0x19
    1bc0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bc2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bc4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bc6:	20 e0       	ldi	r18, 0x00	; 0
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	4a ef       	ldi	r20, 0xFA	; 250
    1bcc:	54 e4       	ldi	r21, 0x44	; 68
    1bce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bd2:	dc 01       	movw	r26, r24
    1bd4:	cb 01       	movw	r24, r22
    1bd6:	8d 8b       	std	Y+21, r24	; 0x15
    1bd8:	9e 8b       	std	Y+22, r25	; 0x16
    1bda:	af 8b       	std	Y+23, r26	; 0x17
    1bdc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1bde:	6d 89       	ldd	r22, Y+21	; 0x15
    1be0:	7e 89       	ldd	r23, Y+22	; 0x16
    1be2:	8f 89       	ldd	r24, Y+23	; 0x17
    1be4:	98 8d       	ldd	r25, Y+24	; 0x18
    1be6:	20 e0       	ldi	r18, 0x00	; 0
    1be8:	30 e0       	ldi	r19, 0x00	; 0
    1bea:	40 e8       	ldi	r20, 0x80	; 128
    1bec:	5f e3       	ldi	r21, 0x3F	; 63
    1bee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bf2:	88 23       	and	r24, r24
    1bf4:	2c f4       	brge	.+10     	; 0x1c00 <LCD_init+0x156>
		__ticks = 1;
    1bf6:	81 e0       	ldi	r24, 0x01	; 1
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	9c 8b       	std	Y+20, r25	; 0x14
    1bfc:	8b 8b       	std	Y+19, r24	; 0x13
    1bfe:	3f c0       	rjmp	.+126    	; 0x1c7e <LCD_init+0x1d4>
	else if (__tmp > 65535)
    1c00:	6d 89       	ldd	r22, Y+21	; 0x15
    1c02:	7e 89       	ldd	r23, Y+22	; 0x16
    1c04:	8f 89       	ldd	r24, Y+23	; 0x17
    1c06:	98 8d       	ldd	r25, Y+24	; 0x18
    1c08:	20 e0       	ldi	r18, 0x00	; 0
    1c0a:	3f ef       	ldi	r19, 0xFF	; 255
    1c0c:	4f e7       	ldi	r20, 0x7F	; 127
    1c0e:	57 e4       	ldi	r21, 0x47	; 71
    1c10:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c14:	18 16       	cp	r1, r24
    1c16:	4c f5       	brge	.+82     	; 0x1c6a <LCD_init+0x1c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c18:	69 8d       	ldd	r22, Y+25	; 0x19
    1c1a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c1c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c1e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c20:	20 e0       	ldi	r18, 0x00	; 0
    1c22:	30 e0       	ldi	r19, 0x00	; 0
    1c24:	40 e2       	ldi	r20, 0x20	; 32
    1c26:	51 e4       	ldi	r21, 0x41	; 65
    1c28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c2c:	dc 01       	movw	r26, r24
    1c2e:	cb 01       	movw	r24, r22
    1c30:	bc 01       	movw	r22, r24
    1c32:	cd 01       	movw	r24, r26
    1c34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c38:	dc 01       	movw	r26, r24
    1c3a:	cb 01       	movw	r24, r22
    1c3c:	9c 8b       	std	Y+20, r25	; 0x14
    1c3e:	8b 8b       	std	Y+19, r24	; 0x13
    1c40:	0f c0       	rjmp	.+30     	; 0x1c60 <LCD_init+0x1b6>
    1c42:	88 ec       	ldi	r24, 0xC8	; 200
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	9a 8b       	std	Y+18, r25	; 0x12
    1c48:	89 8b       	std	Y+17, r24	; 0x11
    1c4a:	89 89       	ldd	r24, Y+17	; 0x11
    1c4c:	9a 89       	ldd	r25, Y+18	; 0x12
    1c4e:	01 97       	sbiw	r24, 0x01	; 1
    1c50:	f1 f7       	brne	.-4      	; 0x1c4e <LCD_init+0x1a4>
    1c52:	9a 8b       	std	Y+18, r25	; 0x12
    1c54:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c56:	8b 89       	ldd	r24, Y+19	; 0x13
    1c58:	9c 89       	ldd	r25, Y+20	; 0x14
    1c5a:	01 97       	sbiw	r24, 0x01	; 1
    1c5c:	9c 8b       	std	Y+20, r25	; 0x14
    1c5e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c60:	8b 89       	ldd	r24, Y+19	; 0x13
    1c62:	9c 89       	ldd	r25, Y+20	; 0x14
    1c64:	00 97       	sbiw	r24, 0x00	; 0
    1c66:	69 f7       	brne	.-38     	; 0x1c42 <LCD_init+0x198>
    1c68:	14 c0       	rjmp	.+40     	; 0x1c92 <LCD_init+0x1e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c6a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c6c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c6e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c70:	98 8d       	ldd	r25, Y+24	; 0x18
    1c72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c76:	dc 01       	movw	r26, r24
    1c78:	cb 01       	movw	r24, r22
    1c7a:	9c 8b       	std	Y+20, r25	; 0x14
    1c7c:	8b 8b       	std	Y+19, r24	; 0x13
    1c7e:	8b 89       	ldd	r24, Y+19	; 0x13
    1c80:	9c 89       	ldd	r25, Y+20	; 0x14
    1c82:	98 8b       	std	Y+16, r25	; 0x10
    1c84:	8f 87       	std	Y+15, r24	; 0x0f
    1c86:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c88:	98 89       	ldd	r25, Y+16	; 0x10
    1c8a:	01 97       	sbiw	r24, 0x01	; 1
    1c8c:	f1 f7       	brne	.-4      	; 0x1c8a <LCD_init+0x1e0>
    1c8e:	98 8b       	std	Y+16, r25	; 0x10
    1c90:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	LCD_writeCommand(0x01); /*clear LCD*/
    1c92:	81 e0       	ldi	r24, 0x01	; 1
    1c94:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <LCD_writeCommand>
    1c98:	80 e0       	ldi	r24, 0x00	; 0
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	a0 e0       	ldi	r26, 0x00	; 0
    1c9e:	b0 e4       	ldi	r27, 0x40	; 64
    1ca0:	8b 87       	std	Y+11, r24	; 0x0b
    1ca2:	9c 87       	std	Y+12, r25	; 0x0c
    1ca4:	ad 87       	std	Y+13, r26	; 0x0d
    1ca6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ca8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1caa:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cac:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cae:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	4a ef       	ldi	r20, 0xFA	; 250
    1cb6:	54 e4       	ldi	r21, 0x44	; 68
    1cb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cbc:	dc 01       	movw	r26, r24
    1cbe:	cb 01       	movw	r24, r22
    1cc0:	8f 83       	std	Y+7, r24	; 0x07
    1cc2:	98 87       	std	Y+8, r25	; 0x08
    1cc4:	a9 87       	std	Y+9, r26	; 0x09
    1cc6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cc8:	6f 81       	ldd	r22, Y+7	; 0x07
    1cca:	78 85       	ldd	r23, Y+8	; 0x08
    1ccc:	89 85       	ldd	r24, Y+9	; 0x09
    1cce:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cd0:	20 e0       	ldi	r18, 0x00	; 0
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	40 e8       	ldi	r20, 0x80	; 128
    1cd6:	5f e3       	ldi	r21, 0x3F	; 63
    1cd8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cdc:	88 23       	and	r24, r24
    1cde:	2c f4       	brge	.+10     	; 0x1cea <LCD_init+0x240>
		__ticks = 1;
    1ce0:	81 e0       	ldi	r24, 0x01	; 1
    1ce2:	90 e0       	ldi	r25, 0x00	; 0
    1ce4:	9e 83       	std	Y+6, r25	; 0x06
    1ce6:	8d 83       	std	Y+5, r24	; 0x05
    1ce8:	3f c0       	rjmp	.+126    	; 0x1d68 <LCD_init+0x2be>
	else if (__tmp > 65535)
    1cea:	6f 81       	ldd	r22, Y+7	; 0x07
    1cec:	78 85       	ldd	r23, Y+8	; 0x08
    1cee:	89 85       	ldd	r24, Y+9	; 0x09
    1cf0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cf2:	20 e0       	ldi	r18, 0x00	; 0
    1cf4:	3f ef       	ldi	r19, 0xFF	; 255
    1cf6:	4f e7       	ldi	r20, 0x7F	; 127
    1cf8:	57 e4       	ldi	r21, 0x47	; 71
    1cfa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cfe:	18 16       	cp	r1, r24
    1d00:	4c f5       	brge	.+82     	; 0x1d54 <LCD_init+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d02:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d04:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d06:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d08:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d0a:	20 e0       	ldi	r18, 0x00	; 0
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	40 e2       	ldi	r20, 0x20	; 32
    1d10:	51 e4       	ldi	r21, 0x41	; 65
    1d12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d16:	dc 01       	movw	r26, r24
    1d18:	cb 01       	movw	r24, r22
    1d1a:	bc 01       	movw	r22, r24
    1d1c:	cd 01       	movw	r24, r26
    1d1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d22:	dc 01       	movw	r26, r24
    1d24:	cb 01       	movw	r24, r22
    1d26:	9e 83       	std	Y+6, r25	; 0x06
    1d28:	8d 83       	std	Y+5, r24	; 0x05
    1d2a:	0f c0       	rjmp	.+30     	; 0x1d4a <LCD_init+0x2a0>
    1d2c:	88 ec       	ldi	r24, 0xC8	; 200
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	9c 83       	std	Y+4, r25	; 0x04
    1d32:	8b 83       	std	Y+3, r24	; 0x03
    1d34:	8b 81       	ldd	r24, Y+3	; 0x03
    1d36:	9c 81       	ldd	r25, Y+4	; 0x04
    1d38:	01 97       	sbiw	r24, 0x01	; 1
    1d3a:	f1 f7       	brne	.-4      	; 0x1d38 <LCD_init+0x28e>
    1d3c:	9c 83       	std	Y+4, r25	; 0x04
    1d3e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d40:	8d 81       	ldd	r24, Y+5	; 0x05
    1d42:	9e 81       	ldd	r25, Y+6	; 0x06
    1d44:	01 97       	sbiw	r24, 0x01	; 1
    1d46:	9e 83       	std	Y+6, r25	; 0x06
    1d48:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d4a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d4c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d4e:	00 97       	sbiw	r24, 0x00	; 0
    1d50:	69 f7       	brne	.-38     	; 0x1d2c <LCD_init+0x282>
    1d52:	14 c0       	rjmp	.+40     	; 0x1d7c <LCD_init+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d54:	6f 81       	ldd	r22, Y+7	; 0x07
    1d56:	78 85       	ldd	r23, Y+8	; 0x08
    1d58:	89 85       	ldd	r24, Y+9	; 0x09
    1d5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d60:	dc 01       	movw	r26, r24
    1d62:	cb 01       	movw	r24, r22
    1d64:	9e 83       	std	Y+6, r25	; 0x06
    1d66:	8d 83       	std	Y+5, r24	; 0x05
    1d68:	8d 81       	ldd	r24, Y+5	; 0x05
    1d6a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d6c:	9a 83       	std	Y+2, r25	; 0x02
    1d6e:	89 83       	std	Y+1, r24	; 0x01
    1d70:	89 81       	ldd	r24, Y+1	; 0x01
    1d72:	9a 81       	ldd	r25, Y+2	; 0x02
    1d74:	01 97       	sbiw	r24, 0x01	; 1
    1d76:	f1 f7       	brne	.-4      	; 0x1d74 <LCD_init+0x2ca>
    1d78:	9a 83       	std	Y+2, r25	; 0x02
    1d7a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);

}
    1d7c:	aa 96       	adiw	r28, 0x2a	; 42
    1d7e:	0f b6       	in	r0, 0x3f	; 63
    1d80:	f8 94       	cli
    1d82:	de bf       	out	0x3e, r29	; 62
    1d84:	0f be       	out	0x3f, r0	; 63
    1d86:	cd bf       	out	0x3d, r28	; 61
    1d88:	cf 91       	pop	r28
    1d8a:	df 91       	pop	r29
    1d8c:	08 95       	ret

00001d8e <LCD_wrtiteData>:

/************************************************/
/* 			 this function is used to          */
/*         write data on LCD                  */
/*********************************************/
void LCD_wrtiteData(u8 u8DataCpy){
    1d8e:	df 93       	push	r29
    1d90:	cf 93       	push	r28
    1d92:	0f 92       	push	r0
    1d94:	cd b7       	in	r28, 0x3d	; 61
    1d96:	de b7       	in	r29, 0x3e	; 62
    1d98:	89 83       	std	Y+1, r24	; 0x01

	/* set RS to high  */
	DIO_setPinValue(LCD_u8_RS_PIN,DIO_Pin_high);
    1d9a:	80 e0       	ldi	r24, 0x00	; 0
    1d9c:	61 e0       	ldi	r22, 0x01	; 1
    1d9e:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	/* Execute command */
	LCD_excute(u8DataCpy);
    1da2:	89 81       	ldd	r24, Y+1	; 0x01
    1da4:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <LCD_excute>
}
    1da8:	0f 90       	pop	r0
    1daa:	cf 91       	pop	r28
    1dac:	df 91       	pop	r29
    1dae:	08 95       	ret

00001db0 <LCD_writeCommand>:

/********************************************* ***/
/* 			 this function is used to           */
/*         execute LCD command                 */
/**********************************************/
void LCD_writeCommand(u8 u8CommandCpy){
    1db0:	df 93       	push	r29
    1db2:	cf 93       	push	r28
    1db4:	0f 92       	push	r0
    1db6:	cd b7       	in	r28, 0x3d	; 61
    1db8:	de b7       	in	r29, 0x3e	; 62
    1dba:	89 83       	std	Y+1, r24	; 0x01

	/* set RS to LOW */
	DIO_setPinValue(LCD_u8_RS_PIN,DIO_Pin_low);
    1dbc:	80 e0       	ldi	r24, 0x00	; 0
    1dbe:	60 e0       	ldi	r22, 0x00	; 0
    1dc0:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	/* Execute command */
	LCD_excute(u8CommandCpy);
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
    1dc6:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <LCD_excute>
}
    1dca:	0f 90       	pop	r0
    1dcc:	cf 91       	pop	r28
    1dce:	df 91       	pop	r29
    1dd0:	08 95       	ret

00001dd2 <LCD_writeString>:

void LCD_writeString(u8 *ptr, u8 xpos, u8 ypos)
{
    1dd2:	df 93       	push	r29
    1dd4:	cf 93       	push	r28
    1dd6:	00 d0       	rcall	.+0      	; 0x1dd8 <LCD_writeString+0x6>
    1dd8:	00 d0       	rcall	.+0      	; 0x1dda <LCD_writeString+0x8>
    1dda:	cd b7       	in	r28, 0x3d	; 61
    1ddc:	de b7       	in	r29, 0x3e	; 62
    1dde:	9a 83       	std	Y+2, r25	; 0x02
    1de0:	89 83       	std	Y+1, r24	; 0x01
    1de2:	6b 83       	std	Y+3, r22	; 0x03
    1de4:	4c 83       	std	Y+4, r20	; 0x04
	/*cmd to move cursor*/
	LCD_writeCommand((0x80 | ypos<<6 | xpos));
    1de6:	8c 81       	ldd	r24, Y+4	; 0x04
    1de8:	88 2f       	mov	r24, r24
    1dea:	90 e0       	ldi	r25, 0x00	; 0
    1dec:	00 24       	eor	r0, r0
    1dee:	96 95       	lsr	r25
    1df0:	87 95       	ror	r24
    1df2:	07 94       	ror	r0
    1df4:	96 95       	lsr	r25
    1df6:	87 95       	ror	r24
    1df8:	07 94       	ror	r0
    1dfa:	98 2f       	mov	r25, r24
    1dfc:	80 2d       	mov	r24, r0
    1dfe:	98 2f       	mov	r25, r24
    1e00:	90 68       	ori	r25, 0x80	; 128
    1e02:	8b 81       	ldd	r24, Y+3	; 0x03
    1e04:	89 2b       	or	r24, r25
    1e06:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <LCD_writeCommand>
    1e0a:	0a c0       	rjmp	.+20     	; 0x1e20 <LCD_writeString+0x4e>

	while(*ptr !='\0')
	{
		LCD_wrtiteData(*ptr);
    1e0c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e10:	80 81       	ld	r24, Z
    1e12:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
		ptr++;
    1e16:	89 81       	ldd	r24, Y+1	; 0x01
    1e18:	9a 81       	ldd	r25, Y+2	; 0x02
    1e1a:	01 96       	adiw	r24, 0x01	; 1
    1e1c:	9a 83       	std	Y+2, r25	; 0x02
    1e1e:	89 83       	std	Y+1, r24	; 0x01
void LCD_writeString(u8 *ptr, u8 xpos, u8 ypos)
{
	/*cmd to move cursor*/
	LCD_writeCommand((0x80 | ypos<<6 | xpos));

	while(*ptr !='\0')
    1e20:	e9 81       	ldd	r30, Y+1	; 0x01
    1e22:	fa 81       	ldd	r31, Y+2	; 0x02
    1e24:	80 81       	ld	r24, Z
    1e26:	88 23       	and	r24, r24
    1e28:	89 f7       	brne	.-30     	; 0x1e0c <LCD_writeString+0x3a>
	{
		LCD_wrtiteData(*ptr);
		ptr++;
	}
}
    1e2a:	0f 90       	pop	r0
    1e2c:	0f 90       	pop	r0
    1e2e:	0f 90       	pop	r0
    1e30:	0f 90       	pop	r0
    1e32:	cf 91       	pop	r28
    1e34:	df 91       	pop	r29
    1e36:	08 95       	ret

00001e38 <LCD_clear>:
void LCD_clear()
{
    1e38:	df 93       	push	r29
    1e3a:	cf 93       	push	r28
    1e3c:	cd b7       	in	r28, 0x3d	; 61
    1e3e:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(LCD_u8_RS_PIN,DIO_Pin_low);
    1e40:	80 e0       	ldi	r24, 0x00	; 0
    1e42:	60 e0       	ldi	r22, 0x00	; 0
    1e44:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_RW_PIN,DIO_Pin_low);
    1e48:	81 e0       	ldi	r24, 0x01	; 1
    1e4a:	60 e0       	ldi	r22, 0x00	; 0
    1e4c:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	LCD_writeCommand(0b00000001);
    1e50:	81 e0       	ldi	r24, 0x01	; 1
    1e52:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <LCD_writeCommand>
	//	_delay_ms(1.5);
}
    1e56:	cf 91       	pop	r28
    1e58:	df 91       	pop	r29
    1e5a:	08 95       	ret

00001e5c <LCD_excute>:

static void LCD_excute(u8 u8ValueCpy){
    1e5c:	df 93       	push	r29
    1e5e:	cf 93       	push	r28
    1e60:	cd b7       	in	r28, 0x3d	; 61
    1e62:	de b7       	in	r29, 0x3e	; 62
    1e64:	2f 97       	sbiw	r28, 0x0f	; 15
    1e66:	0f b6       	in	r0, 0x3f	; 63
    1e68:	f8 94       	cli
    1e6a:	de bf       	out	0x3e, r29	; 62
    1e6c:	0f be       	out	0x3f, r0	; 63
    1e6e:	cd bf       	out	0x3d, r28	; 61
    1e70:	8f 87       	std	Y+15, r24	; 0x0f

	/*set RW to low */
	DIO_setPinValue(LCD_u8_RW_PIN,DIO_Pin_low);
    1e72:	81 e0       	ldi	r24, 0x01	; 1
    1e74:	60 e0       	ldi	r22, 0x00	; 0
    1e76:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>

	/* set received data to LCD data lines*/
#if(LCD_MODE_PINS_NO == LCD_MODE_PINS_8)
	DIO_setPinValue(LCD_u8_DATA_PIN_0,  GET_BIT(u8ValueCpy,0));
    1e7a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e7c:	98 2f       	mov	r25, r24
    1e7e:	91 70       	andi	r25, 0x01	; 1
    1e80:	80 e1       	ldi	r24, 0x10	; 16
    1e82:	69 2f       	mov	r22, r25
    1e84:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_1,  GET_BIT(u8ValueCpy,1));
    1e88:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e8a:	88 2f       	mov	r24, r24
    1e8c:	90 e0       	ldi	r25, 0x00	; 0
    1e8e:	82 70       	andi	r24, 0x02	; 2
    1e90:	90 70       	andi	r25, 0x00	; 0
    1e92:	95 95       	asr	r25
    1e94:	87 95       	ror	r24
    1e96:	98 2f       	mov	r25, r24
    1e98:	81 e1       	ldi	r24, 0x11	; 17
    1e9a:	69 2f       	mov	r22, r25
    1e9c:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_2,  GET_BIT(u8ValueCpy,2));
    1ea0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ea2:	88 2f       	mov	r24, r24
    1ea4:	90 e0       	ldi	r25, 0x00	; 0
    1ea6:	84 70       	andi	r24, 0x04	; 4
    1ea8:	90 70       	andi	r25, 0x00	; 0
    1eaa:	95 95       	asr	r25
    1eac:	87 95       	ror	r24
    1eae:	95 95       	asr	r25
    1eb0:	87 95       	ror	r24
    1eb2:	98 2f       	mov	r25, r24
    1eb4:	82 e1       	ldi	r24, 0x12	; 18
    1eb6:	69 2f       	mov	r22, r25
    1eb8:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_3,  GET_BIT(u8ValueCpy,3));
    1ebc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ebe:	88 2f       	mov	r24, r24
    1ec0:	90 e0       	ldi	r25, 0x00	; 0
    1ec2:	88 70       	andi	r24, 0x08	; 8
    1ec4:	90 70       	andi	r25, 0x00	; 0
    1ec6:	95 95       	asr	r25
    1ec8:	87 95       	ror	r24
    1eca:	95 95       	asr	r25
    1ecc:	87 95       	ror	r24
    1ece:	95 95       	asr	r25
    1ed0:	87 95       	ror	r24
    1ed2:	98 2f       	mov	r25, r24
    1ed4:	83 e1       	ldi	r24, 0x13	; 19
    1ed6:	69 2f       	mov	r22, r25
    1ed8:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
#endif


	DIO_setPinValue(LCD_u8_DATA_PIN_4,  GET_BIT(u8ValueCpy,4));
    1edc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ede:	88 2f       	mov	r24, r24
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	80 71       	andi	r24, 0x10	; 16
    1ee4:	90 70       	andi	r25, 0x00	; 0
    1ee6:	95 95       	asr	r25
    1ee8:	87 95       	ror	r24
    1eea:	95 95       	asr	r25
    1eec:	87 95       	ror	r24
    1eee:	95 95       	asr	r25
    1ef0:	87 95       	ror	r24
    1ef2:	95 95       	asr	r25
    1ef4:	87 95       	ror	r24
    1ef6:	98 2f       	mov	r25, r24
    1ef8:	84 e1       	ldi	r24, 0x14	; 20
    1efa:	69 2f       	mov	r22, r25
    1efc:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_5,  GET_BIT(u8ValueCpy,5));
    1f00:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f02:	88 2f       	mov	r24, r24
    1f04:	90 e0       	ldi	r25, 0x00	; 0
    1f06:	80 72       	andi	r24, 0x20	; 32
    1f08:	90 70       	andi	r25, 0x00	; 0
    1f0a:	95 95       	asr	r25
    1f0c:	87 95       	ror	r24
    1f0e:	95 95       	asr	r25
    1f10:	87 95       	ror	r24
    1f12:	95 95       	asr	r25
    1f14:	87 95       	ror	r24
    1f16:	95 95       	asr	r25
    1f18:	87 95       	ror	r24
    1f1a:	95 95       	asr	r25
    1f1c:	87 95       	ror	r24
    1f1e:	98 2f       	mov	r25, r24
    1f20:	85 e1       	ldi	r24, 0x15	; 21
    1f22:	69 2f       	mov	r22, r25
    1f24:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_6,  GET_BIT(u8ValueCpy,6));
    1f28:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f2a:	88 2f       	mov	r24, r24
    1f2c:	90 e0       	ldi	r25, 0x00	; 0
    1f2e:	80 74       	andi	r24, 0x40	; 64
    1f30:	90 70       	andi	r25, 0x00	; 0
    1f32:	08 2e       	mov	r0, r24
    1f34:	89 2f       	mov	r24, r25
    1f36:	00 0c       	add	r0, r0
    1f38:	88 1f       	adc	r24, r24
    1f3a:	99 0b       	sbc	r25, r25
    1f3c:	00 0c       	add	r0, r0
    1f3e:	88 1f       	adc	r24, r24
    1f40:	99 1f       	adc	r25, r25
    1f42:	98 2f       	mov	r25, r24
    1f44:	86 e1       	ldi	r24, 0x16	; 22
    1f46:	69 2f       	mov	r22, r25
    1f48:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(LCD_u8_DATA_PIN_7,  GET_BIT(u8ValueCpy,7));
    1f4c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f4e:	98 2f       	mov	r25, r24
    1f50:	99 1f       	adc	r25, r25
    1f52:	99 27       	eor	r25, r25
    1f54:	99 1f       	adc	r25, r25
    1f56:	87 e1       	ldi	r24, 0x17	; 23
    1f58:	69 2f       	mov	r22, r25
    1f5a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>

	/* set ENABLE high */
	DIO_setPinValue(LCD_u8_E_PIN,DIO_Pin_high);
    1f5e:	82 e0       	ldi	r24, 0x02	; 2
    1f60:	61 e0       	ldi	r22, 0x01	; 1
    1f62:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
    1f66:	80 e0       	ldi	r24, 0x00	; 0
    1f68:	90 e0       	ldi	r25, 0x00	; 0
    1f6a:	a0 e8       	ldi	r26, 0x80	; 128
    1f6c:	bf e3       	ldi	r27, 0x3F	; 63
    1f6e:	8b 87       	std	Y+11, r24	; 0x0b
    1f70:	9c 87       	std	Y+12, r25	; 0x0c
    1f72:	ad 87       	std	Y+13, r26	; 0x0d
    1f74:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f76:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f78:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f7a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f7c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f7e:	20 e0       	ldi	r18, 0x00	; 0
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	4a ef       	ldi	r20, 0xFA	; 250
    1f84:	54 e4       	ldi	r21, 0x44	; 68
    1f86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f8a:	dc 01       	movw	r26, r24
    1f8c:	cb 01       	movw	r24, r22
    1f8e:	8f 83       	std	Y+7, r24	; 0x07
    1f90:	98 87       	std	Y+8, r25	; 0x08
    1f92:	a9 87       	std	Y+9, r26	; 0x09
    1f94:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f96:	6f 81       	ldd	r22, Y+7	; 0x07
    1f98:	78 85       	ldd	r23, Y+8	; 0x08
    1f9a:	89 85       	ldd	r24, Y+9	; 0x09
    1f9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f9e:	20 e0       	ldi	r18, 0x00	; 0
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	40 e8       	ldi	r20, 0x80	; 128
    1fa4:	5f e3       	ldi	r21, 0x3F	; 63
    1fa6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1faa:	88 23       	and	r24, r24
    1fac:	2c f4       	brge	.+10     	; 0x1fb8 <LCD_excute+0x15c>
		__ticks = 1;
    1fae:	81 e0       	ldi	r24, 0x01	; 1
    1fb0:	90 e0       	ldi	r25, 0x00	; 0
    1fb2:	9e 83       	std	Y+6, r25	; 0x06
    1fb4:	8d 83       	std	Y+5, r24	; 0x05
    1fb6:	3f c0       	rjmp	.+126    	; 0x2036 <LCD_excute+0x1da>
	else if (__tmp > 65535)
    1fb8:	6f 81       	ldd	r22, Y+7	; 0x07
    1fba:	78 85       	ldd	r23, Y+8	; 0x08
    1fbc:	89 85       	ldd	r24, Y+9	; 0x09
    1fbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc0:	20 e0       	ldi	r18, 0x00	; 0
    1fc2:	3f ef       	ldi	r19, 0xFF	; 255
    1fc4:	4f e7       	ldi	r20, 0x7F	; 127
    1fc6:	57 e4       	ldi	r21, 0x47	; 71
    1fc8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fcc:	18 16       	cp	r1, r24
    1fce:	4c f5       	brge	.+82     	; 0x2022 <LCD_excute+0x1c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fd0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fd2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fd4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fd6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fd8:	20 e0       	ldi	r18, 0x00	; 0
    1fda:	30 e0       	ldi	r19, 0x00	; 0
    1fdc:	40 e2       	ldi	r20, 0x20	; 32
    1fde:	51 e4       	ldi	r21, 0x41	; 65
    1fe0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fe4:	dc 01       	movw	r26, r24
    1fe6:	cb 01       	movw	r24, r22
    1fe8:	bc 01       	movw	r22, r24
    1fea:	cd 01       	movw	r24, r26
    1fec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ff0:	dc 01       	movw	r26, r24
    1ff2:	cb 01       	movw	r24, r22
    1ff4:	9e 83       	std	Y+6, r25	; 0x06
    1ff6:	8d 83       	std	Y+5, r24	; 0x05
    1ff8:	0f c0       	rjmp	.+30     	; 0x2018 <LCD_excute+0x1bc>
    1ffa:	88 ec       	ldi	r24, 0xC8	; 200
    1ffc:	90 e0       	ldi	r25, 0x00	; 0
    1ffe:	9c 83       	std	Y+4, r25	; 0x04
    2000:	8b 83       	std	Y+3, r24	; 0x03
    2002:	8b 81       	ldd	r24, Y+3	; 0x03
    2004:	9c 81       	ldd	r25, Y+4	; 0x04
    2006:	01 97       	sbiw	r24, 0x01	; 1
    2008:	f1 f7       	brne	.-4      	; 0x2006 <LCD_excute+0x1aa>
    200a:	9c 83       	std	Y+4, r25	; 0x04
    200c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    200e:	8d 81       	ldd	r24, Y+5	; 0x05
    2010:	9e 81       	ldd	r25, Y+6	; 0x06
    2012:	01 97       	sbiw	r24, 0x01	; 1
    2014:	9e 83       	std	Y+6, r25	; 0x06
    2016:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2018:	8d 81       	ldd	r24, Y+5	; 0x05
    201a:	9e 81       	ldd	r25, Y+6	; 0x06
    201c:	00 97       	sbiw	r24, 0x00	; 0
    201e:	69 f7       	brne	.-38     	; 0x1ffa <LCD_excute+0x19e>
    2020:	14 c0       	rjmp	.+40     	; 0x204a <LCD_excute+0x1ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2022:	6f 81       	ldd	r22, Y+7	; 0x07
    2024:	78 85       	ldd	r23, Y+8	; 0x08
    2026:	89 85       	ldd	r24, Y+9	; 0x09
    2028:	9a 85       	ldd	r25, Y+10	; 0x0a
    202a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    202e:	dc 01       	movw	r26, r24
    2030:	cb 01       	movw	r24, r22
    2032:	9e 83       	std	Y+6, r25	; 0x06
    2034:	8d 83       	std	Y+5, r24	; 0x05
    2036:	8d 81       	ldd	r24, Y+5	; 0x05
    2038:	9e 81       	ldd	r25, Y+6	; 0x06
    203a:	9a 83       	std	Y+2, r25	; 0x02
    203c:	89 83       	std	Y+1, r24	; 0x01
    203e:	89 81       	ldd	r24, Y+1	; 0x01
    2040:	9a 81       	ldd	r25, Y+2	; 0x02
    2042:	01 97       	sbiw	r24, 0x01	; 1
    2044:	f1 f7       	brne	.-4      	; 0x2042 <LCD_excute+0x1e6>
    2046:	9a 83       	std	Y+2, r25	; 0x02
    2048:	89 83       	std	Y+1, r24	; 0x01
	/* Delay 1 ms */
	_delay_ms(1);
	/*set Enable LOW */
	DIO_setPinValue(LCD_u8_E_PIN,DIO_Pin_low);
    204a:	82 e0       	ldi	r24, 0x02	; 2
    204c:	60 e0       	ldi	r22, 0x00	; 0
    204e:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	/*set Enable LOW */
	DIO_setPinValue(LCD_u8_E_PIN,DIO_Pin_low);

#endif

}
    2052:	2f 96       	adiw	r28, 0x0f	; 15
    2054:	0f b6       	in	r0, 0x3f	; 63
    2056:	f8 94       	cli
    2058:	de bf       	out	0x3e, r29	; 62
    205a:	0f be       	out	0x3f, r0	; 63
    205c:	cd bf       	out	0x3d, r28	; 61
    205e:	cf 91       	pop	r28
    2060:	df 91       	pop	r29
    2062:	08 95       	ret

00002064 <Keypad_init>:
#include "Keypad_config.h"
#include "Keypad.h"
static u8 Keypad_PressedButton = 0; 

void Keypad_init(void)
{
    2064:	df 93       	push	r29
    2066:	cf 93       	push	r28
    2068:	cd b7       	in	r28, 0x3d	; 61
    206a:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(KEYPAD_PIN_COL0,DIO_Pin_high);
    206c:	84 e0       	ldi	r24, 0x04	; 4
    206e:	61 e0       	ldi	r22, 0x01	; 1
    2070:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_COL1,DIO_Pin_high);
    2074:	85 e0       	ldi	r24, 0x05	; 5
    2076:	61 e0       	ldi	r22, 0x01	; 1
    2078:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_COL2,DIO_Pin_high);
    207c:	86 e0       	ldi	r24, 0x06	; 6
    207e:	61 e0       	ldi	r22, 0x01	; 1
    2080:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_COL3,DIO_Pin_high);
    2084:	87 e0       	ldi	r24, 0x07	; 7
    2086:	61 e0       	ldi	r22, 0x01	; 1
    2088:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	
}
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	08 95       	ret

00002092 <Keypad_checKCol>:

static void Keypad_checKCol(u8 ActiveRowNo)
{
    2092:	df 93       	push	r29
    2094:	cf 93       	push	r28
    2096:	0f 92       	push	r0
    2098:	cd b7       	in	r28, 0x3d	; 61
    209a:	de b7       	in	r29, 0x3e	; 62
    209c:	89 83       	std	Y+1, r24	; 0x01
	if(DIO_getPinValue(KEYPAD_PIN_COL0) == DIO_Pin_low)
    209e:	84 e0       	ldi	r24, 0x04	; 4
    20a0:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    20a4:	88 23       	and	r24, r24
    20a6:	51 f4       	brne	.+20     	; 0x20bc <Keypad_checKCol+0x2a>
	{
		Keypad_PressedButton = ActiveRowNo*4;
    20a8:	89 81       	ldd	r24, Y+1	; 0x01
    20aa:	88 2f       	mov	r24, r24
    20ac:	90 e0       	ldi	r25, 0x00	; 0
    20ae:	88 0f       	add	r24, r24
    20b0:	99 1f       	adc	r25, r25
    20b2:	88 0f       	add	r24, r24
    20b4:	99 1f       	adc	r25, r25
    20b6:	80 93 5e 04 	sts	0x045E, r24
    20ba:	2f c0       	rjmp	.+94     	; 0x211a <Keypad_checKCol+0x88>
	}
	else if(DIO_getPinValue(KEYPAD_PIN_COL1) == DIO_Pin_low)
    20bc:	85 e0       	ldi	r24, 0x05	; 5
    20be:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    20c2:	88 23       	and	r24, r24
    20c4:	59 f4       	brne	.+22     	; 0x20dc <Keypad_checKCol+0x4a>
	{
		Keypad_PressedButton = (ActiveRowNo*4)+1;
    20c6:	89 81       	ldd	r24, Y+1	; 0x01
    20c8:	88 2f       	mov	r24, r24
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	88 0f       	add	r24, r24
    20ce:	99 1f       	adc	r25, r25
    20d0:	88 0f       	add	r24, r24
    20d2:	99 1f       	adc	r25, r25
    20d4:	8f 5f       	subi	r24, 0xFF	; 255
    20d6:	80 93 5e 04 	sts	0x045E, r24
    20da:	1f c0       	rjmp	.+62     	; 0x211a <Keypad_checKCol+0x88>
	}
	else if(DIO_getPinValue(KEYPAD_PIN_COL2) == DIO_Pin_low)
    20dc:	86 e0       	ldi	r24, 0x06	; 6
    20de:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    20e2:	88 23       	and	r24, r24
    20e4:	59 f4       	brne	.+22     	; 0x20fc <Keypad_checKCol+0x6a>
	{
		Keypad_PressedButton = (ActiveRowNo*4)+2;
    20e6:	89 81       	ldd	r24, Y+1	; 0x01
    20e8:	88 2f       	mov	r24, r24
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	88 0f       	add	r24, r24
    20ee:	99 1f       	adc	r25, r25
    20f0:	01 96       	adiw	r24, 0x01	; 1
    20f2:	88 0f       	add	r24, r24
    20f4:	99 1f       	adc	r25, r25
    20f6:	80 93 5e 04 	sts	0x045E, r24
    20fa:	0f c0       	rjmp	.+30     	; 0x211a <Keypad_checKCol+0x88>
	}
	else if(DIO_getPinValue(KEYPAD_PIN_COL3) == DIO_Pin_low)
    20fc:	87 e0       	ldi	r24, 0x07	; 7
    20fe:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    2102:	88 23       	and	r24, r24
    2104:	51 f4       	brne	.+20     	; 0x211a <Keypad_checKCol+0x88>
	{
		Keypad_PressedButton = (ActiveRowNo*4)+3;
    2106:	89 81       	ldd	r24, Y+1	; 0x01
    2108:	88 2f       	mov	r24, r24
    210a:	90 e0       	ldi	r25, 0x00	; 0
    210c:	88 0f       	add	r24, r24
    210e:	99 1f       	adc	r25, r25
    2110:	88 0f       	add	r24, r24
    2112:	99 1f       	adc	r25, r25
    2114:	8d 5f       	subi	r24, 0xFD	; 253
    2116:	80 93 5e 04 	sts	0x045E, r24
	}
}
    211a:	0f 90       	pop	r0
    211c:	cf 91       	pop	r28
    211e:	df 91       	pop	r29
    2120:	08 95       	ret

00002122 <Keypad_getPressedButton>:

u8 Keypad_getPressedButton(void)
{
    2122:	df 93       	push	r29
    2124:	cf 93       	push	r28
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62
	Keypad_PressedButton = -1;
    212a:	8f ef       	ldi	r24, 0xFF	; 255
    212c:	80 93 5e 04 	sts	0x045E, r24
	/*row0 activated*/
	DIO_setPinValue(KEYPAD_PIN_R0,DIO_Pin_low); /*activate*/
    2130:	80 e0       	ldi	r24, 0x00	; 0
    2132:	60 e0       	ldi	r22, 0x00	; 0
    2134:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R1,DIO_Pin_high);
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	61 e0       	ldi	r22, 0x01	; 1
    213c:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R2,DIO_Pin_high);
    2140:	82 e0       	ldi	r24, 0x02	; 2
    2142:	61 e0       	ldi	r22, 0x01	; 1
    2144:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R3,DIO_Pin_high);
    2148:	83 e0       	ldi	r24, 0x03	; 3
    214a:	61 e0       	ldi	r22, 0x01	; 1
    214c:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	Keypad_checKCol(0);
    2150:	80 e0       	ldi	r24, 0x00	; 0
    2152:	0e 94 49 10 	call	0x2092	; 0x2092 <Keypad_checKCol>
	
	/*row1 activated*/
	DIO_setPinValue(KEYPAD_PIN_R0,DIO_Pin_high); 
    2156:	80 e0       	ldi	r24, 0x00	; 0
    2158:	61 e0       	ldi	r22, 0x01	; 1
    215a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R1,DIO_Pin_low);
    215e:	81 e0       	ldi	r24, 0x01	; 1
    2160:	60 e0       	ldi	r22, 0x00	; 0
    2162:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R2,DIO_Pin_high);
    2166:	82 e0       	ldi	r24, 0x02	; 2
    2168:	61 e0       	ldi	r22, 0x01	; 1
    216a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R3,DIO_Pin_high);
    216e:	83 e0       	ldi	r24, 0x03	; 3
    2170:	61 e0       	ldi	r22, 0x01	; 1
    2172:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	Keypad_checKCol(1);
    2176:	81 e0       	ldi	r24, 0x01	; 1
    2178:	0e 94 49 10 	call	0x2092	; 0x2092 <Keypad_checKCol>
	
	/*row2 activated*/
	DIO_setPinValue(KEYPAD_PIN_R0,DIO_Pin_high); 
    217c:	80 e0       	ldi	r24, 0x00	; 0
    217e:	61 e0       	ldi	r22, 0x01	; 1
    2180:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R1,DIO_Pin_high);
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	61 e0       	ldi	r22, 0x01	; 1
    2188:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R2,DIO_Pin_low);
    218c:	82 e0       	ldi	r24, 0x02	; 2
    218e:	60 e0       	ldi	r22, 0x00	; 0
    2190:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R3,DIO_Pin_high);
    2194:	83 e0       	ldi	r24, 0x03	; 3
    2196:	61 e0       	ldi	r22, 0x01	; 1
    2198:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	Keypad_checKCol(2);
    219c:	82 e0       	ldi	r24, 0x02	; 2
    219e:	0e 94 49 10 	call	0x2092	; 0x2092 <Keypad_checKCol>
	
	/*row3 activated*/
	DIO_setPinValue(KEYPAD_PIN_R0,DIO_Pin_high); 
    21a2:	80 e0       	ldi	r24, 0x00	; 0
    21a4:	61 e0       	ldi	r22, 0x01	; 1
    21a6:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R1,DIO_Pin_high);
    21aa:	81 e0       	ldi	r24, 0x01	; 1
    21ac:	61 e0       	ldi	r22, 0x01	; 1
    21ae:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R2,DIO_Pin_high);
    21b2:	82 e0       	ldi	r24, 0x02	; 2
    21b4:	61 e0       	ldi	r22, 0x01	; 1
    21b6:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(KEYPAD_PIN_R3,DIO_Pin_low);
    21ba:	83 e0       	ldi	r24, 0x03	; 3
    21bc:	60 e0       	ldi	r22, 0x00	; 0
    21be:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	Keypad_checKCol(3);
    21c2:	83 e0       	ldi	r24, 0x03	; 3
    21c4:	0e 94 49 10 	call	0x2092	; 0x2092 <Keypad_checKCol>
	
	return Keypad_PressedButton;
    21c8:	80 91 5e 04 	lds	r24, 0x045E
}
    21cc:	cf 91       	pop	r28
    21ce:	df 91       	pop	r29
    21d0:	08 95       	ret

000021d2 <BCDSevSegments_enable>:
#include "BCDSevSegments_Priv.h"
#include "BCDSevSegments_config.h"
#include "BCDSevSegments.h"

void BCDSevSegments_enable(void)
{
    21d2:	df 93       	push	r29
    21d4:	cf 93       	push	r28
    21d6:	cd b7       	in	r28, 0x3d	; 61
    21d8:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(BCDSEVSEGMENTS_Enable_PIN,DIO_Pin_high);
    21da:	88 e0       	ldi	r24, 0x08	; 8
    21dc:	61 e0       	ldi	r22, 0x01	; 1
    21de:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	
}
    21e2:	cf 91       	pop	r28
    21e4:	df 91       	pop	r29
    21e6:	08 95       	ret

000021e8 <BCDSevSegments_disable>:
void BCDSevSegments_disable(void)
{
    21e8:	df 93       	push	r29
    21ea:	cf 93       	push	r28
    21ec:	cd b7       	in	r28, 0x3d	; 61
    21ee:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(BCDSEVSEGMENTS_Enable_PIN,DIO_Pin_low);
    21f0:	88 e0       	ldi	r24, 0x08	; 8
    21f2:	60 e0       	ldi	r22, 0x00	; 0
    21f4:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
}
    21f8:	cf 91       	pop	r28
    21fa:	df 91       	pop	r29
    21fc:	08 95       	ret

000021fe <BCDSevSegments_displayNo>:
void BCDSevSegments_displayNo(u8 Val)
{
    21fe:	df 93       	push	r29
    2200:	cf 93       	push	r28
    2202:	0f 92       	push	r0
    2204:	cd b7       	in	r28, 0x3d	; 61
    2206:	de b7       	in	r29, 0x3e	; 62
    2208:	89 83       	std	Y+1, r24	; 0x01
	if(Val <= 15)
    220a:	89 81       	ldd	r24, Y+1	; 0x01
    220c:	80 31       	cpi	r24, 0x10	; 16
    220e:	88 f5       	brcc	.+98     	; 0x2272 <BCDSevSegments_displayNo+0x74>
	{
	DIO_setPinValue(BCDSEVSEGMENTS_PIN_0,GET_BIT(Val,0));
    2210:	89 81       	ldd	r24, Y+1	; 0x01
    2212:	98 2f       	mov	r25, r24
    2214:	91 70       	andi	r25, 0x01	; 1
    2216:	8c e0       	ldi	r24, 0x0C	; 12
    2218:	69 2f       	mov	r22, r25
    221a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(BCDSEVSEGMENTS_PIN_1,GET_BIT(Val,1));
    221e:	89 81       	ldd	r24, Y+1	; 0x01
    2220:	88 2f       	mov	r24, r24
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	82 70       	andi	r24, 0x02	; 2
    2226:	90 70       	andi	r25, 0x00	; 0
    2228:	95 95       	asr	r25
    222a:	87 95       	ror	r24
    222c:	98 2f       	mov	r25, r24
    222e:	8d e0       	ldi	r24, 0x0D	; 13
    2230:	69 2f       	mov	r22, r25
    2232:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(BCDSEVSEGMENTS_PIN_2,GET_BIT(Val,2));
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	88 2f       	mov	r24, r24
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	84 70       	andi	r24, 0x04	; 4
    223e:	90 70       	andi	r25, 0x00	; 0
    2240:	95 95       	asr	r25
    2242:	87 95       	ror	r24
    2244:	95 95       	asr	r25
    2246:	87 95       	ror	r24
    2248:	98 2f       	mov	r25, r24
    224a:	8e e0       	ldi	r24, 0x0E	; 14
    224c:	69 2f       	mov	r22, r25
    224e:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	DIO_setPinValue(BCDSEVSEGMENTS_PIN_3,GET_BIT(Val,3));
    2252:	89 81       	ldd	r24, Y+1	; 0x01
    2254:	88 2f       	mov	r24, r24
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	88 70       	andi	r24, 0x08	; 8
    225a:	90 70       	andi	r25, 0x00	; 0
    225c:	95 95       	asr	r25
    225e:	87 95       	ror	r24
    2260:	95 95       	asr	r25
    2262:	87 95       	ror	r24
    2264:	95 95       	asr	r25
    2266:	87 95       	ror	r24
    2268:	98 2f       	mov	r25, r24
    226a:	8f e0       	ldi	r24, 0x0F	; 15
    226c:	69 2f       	mov	r22, r25
    226e:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
	}
}
    2272:	0f 90       	pop	r0
    2274:	cf 91       	pop	r28
    2276:	df 91       	pop	r29
    2278:	08 95       	ret

0000227a <_Lab_01_DIO>:
#include "../MCAL/DIO/DIO.h"

#define PIN_SW_1		DIO_PIN_D0
#define PIN_LED_1		DIO_PIN_C0
void _Lab_01_DIO(void)
{
    227a:	df 93       	push	r29
    227c:	cf 93       	push	r28
    227e:	00 d0       	rcall	.+0      	; 0x2280 <_Lab_01_DIO+0x6>
    2280:	cd b7       	in	r28, 0x3d	; 61
    2282:	de b7       	in	r29, 0x3e	; 62
	DIO_init();
    2284:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	DIO_PinValue_t CurrentPinVal = DIO_Pin_low,PrevPinVal = DIO_Pin_low;
    2288:	1a 82       	std	Y+2, r1	; 0x02
    228a:	19 82       	std	Y+1, r1	; 0x01
	while(1)
	{
		CurrentPinVal = DIO_getPinValue(PIN_SW_1);
    228c:	88 e1       	ldi	r24, 0x18	; 24
    228e:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    2292:	8a 83       	std	Y+2, r24	; 0x02
		if(CurrentPinVal == DIO_Pin_high)
    2294:	8a 81       	ldd	r24, Y+2	; 0x02
    2296:	81 30       	cpi	r24, 0x01	; 1
    2298:	31 f4       	brne	.+12     	; 0x22a6 <_Lab_01_DIO+0x2c>
		{
			if(PrevPinVal == DIO_Pin_low)
    229a:	89 81       	ldd	r24, Y+1	; 0x01
    229c:	88 23       	and	r24, r24
    229e:	19 f4       	brne	.+6      	; 0x22a6 <_Lab_01_DIO+0x2c>
			{
				DIO_togglePin(PIN_LED_1);	
    22a0:	80 e1       	ldi	r24, 0x10	; 16
    22a2:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <DIO_togglePin>
			}
		}
		PrevPinVal = CurrentPinVal;
    22a6:	8a 81       	ldd	r24, Y+2	; 0x02
    22a8:	89 83       	std	Y+1, r24	; 0x01
    22aa:	f0 cf       	rjmp	.-32     	; 0x228c <_Lab_01_DIO+0x12>

000022ac <_Lab_02_SevSegments>:
#include "../Lib/STD_TYPES.h"
#include "../MCAL/DIO/DIO.h"
#include "../HAL/SevSegments/SevSegments.h"
#include "../HAL/BCDSevSegments/BCDSevSegments.h"
void _Lab_02_SevSegments(void)
{
    22ac:	df 93       	push	r29
    22ae:	cf 93       	push	r28
    22b0:	cd b7       	in	r28, 0x3d	; 61
    22b2:	de b7       	in	r29, 0x3e	; 62
    22b4:	2f 97       	sbiw	r28, 0x0f	; 15
    22b6:	0f b6       	in	r0, 0x3f	; 63
    22b8:	f8 94       	cli
    22ba:	de bf       	out	0x3e, r29	; 62
    22bc:	0f be       	out	0x3f, r0	; 63
    22be:	cd bf       	out	0x3d, r28	; 61
	u8 i;
	DIO_init();
    22c0:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	SevSegments_enable();
    22c4:	0e 94 8d 0c 	call	0x191a	; 0x191a <SevSegments_enable>
	BCDSevSegments_enable();
    22c8:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <BCDSevSegments_enable>
	BCDSevSegments_displayNo(5);
    22cc:	85 e0       	ldi	r24, 0x05	; 5
    22ce:	0e 94 ff 10 	call	0x21fe	; 0x21fe <BCDSevSegments_displayNo>
	while(1)
	{
		
		for(i=0;i<10;i++)
    22d2:	1f 86       	std	Y+15, r1	; 0x0f
    22d4:	78 c0       	rjmp	.+240    	; 0x23c6 <_Lab_02_SevSegments+0x11a>
		{
			SevSegments_displayNo(i);
    22d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    22d8:	0e 94 a3 0c 	call	0x1946	; 0x1946 <SevSegments_displayNo>
    22dc:	80 e0       	ldi	r24, 0x00	; 0
    22de:	90 e0       	ldi	r25, 0x00	; 0
    22e0:	aa ef       	ldi	r26, 0xFA	; 250
    22e2:	b3 e4       	ldi	r27, 0x43	; 67
    22e4:	8b 87       	std	Y+11, r24	; 0x0b
    22e6:	9c 87       	std	Y+12, r25	; 0x0c
    22e8:	ad 87       	std	Y+13, r26	; 0x0d
    22ea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    22ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    22f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    22f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    22f4:	20 e0       	ldi	r18, 0x00	; 0
    22f6:	30 e0       	ldi	r19, 0x00	; 0
    22f8:	4a ef       	ldi	r20, 0xFA	; 250
    22fa:	54 e4       	ldi	r21, 0x44	; 68
    22fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2300:	dc 01       	movw	r26, r24
    2302:	cb 01       	movw	r24, r22
    2304:	8f 83       	std	Y+7, r24	; 0x07
    2306:	98 87       	std	Y+8, r25	; 0x08
    2308:	a9 87       	std	Y+9, r26	; 0x09
    230a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    230c:	6f 81       	ldd	r22, Y+7	; 0x07
    230e:	78 85       	ldd	r23, Y+8	; 0x08
    2310:	89 85       	ldd	r24, Y+9	; 0x09
    2312:	9a 85       	ldd	r25, Y+10	; 0x0a
    2314:	20 e0       	ldi	r18, 0x00	; 0
    2316:	30 e0       	ldi	r19, 0x00	; 0
    2318:	40 e8       	ldi	r20, 0x80	; 128
    231a:	5f e3       	ldi	r21, 0x3F	; 63
    231c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2320:	88 23       	and	r24, r24
    2322:	2c f4       	brge	.+10     	; 0x232e <_Lab_02_SevSegments+0x82>
		__ticks = 1;
    2324:	81 e0       	ldi	r24, 0x01	; 1
    2326:	90 e0       	ldi	r25, 0x00	; 0
    2328:	9e 83       	std	Y+6, r25	; 0x06
    232a:	8d 83       	std	Y+5, r24	; 0x05
    232c:	3f c0       	rjmp	.+126    	; 0x23ac <_Lab_02_SevSegments+0x100>
	else if (__tmp > 65535)
    232e:	6f 81       	ldd	r22, Y+7	; 0x07
    2330:	78 85       	ldd	r23, Y+8	; 0x08
    2332:	89 85       	ldd	r24, Y+9	; 0x09
    2334:	9a 85       	ldd	r25, Y+10	; 0x0a
    2336:	20 e0       	ldi	r18, 0x00	; 0
    2338:	3f ef       	ldi	r19, 0xFF	; 255
    233a:	4f e7       	ldi	r20, 0x7F	; 127
    233c:	57 e4       	ldi	r21, 0x47	; 71
    233e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2342:	18 16       	cp	r1, r24
    2344:	4c f5       	brge	.+82     	; 0x2398 <_Lab_02_SevSegments+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2346:	6b 85       	ldd	r22, Y+11	; 0x0b
    2348:	7c 85       	ldd	r23, Y+12	; 0x0c
    234a:	8d 85       	ldd	r24, Y+13	; 0x0d
    234c:	9e 85       	ldd	r25, Y+14	; 0x0e
    234e:	20 e0       	ldi	r18, 0x00	; 0
    2350:	30 e0       	ldi	r19, 0x00	; 0
    2352:	40 e2       	ldi	r20, 0x20	; 32
    2354:	51 e4       	ldi	r21, 0x41	; 65
    2356:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    235a:	dc 01       	movw	r26, r24
    235c:	cb 01       	movw	r24, r22
    235e:	bc 01       	movw	r22, r24
    2360:	cd 01       	movw	r24, r26
    2362:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2366:	dc 01       	movw	r26, r24
    2368:	cb 01       	movw	r24, r22
    236a:	9e 83       	std	Y+6, r25	; 0x06
    236c:	8d 83       	std	Y+5, r24	; 0x05
    236e:	0f c0       	rjmp	.+30     	; 0x238e <_Lab_02_SevSegments+0xe2>
    2370:	88 ec       	ldi	r24, 0xC8	; 200
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	9c 83       	std	Y+4, r25	; 0x04
    2376:	8b 83       	std	Y+3, r24	; 0x03
    2378:	8b 81       	ldd	r24, Y+3	; 0x03
    237a:	9c 81       	ldd	r25, Y+4	; 0x04
    237c:	01 97       	sbiw	r24, 0x01	; 1
    237e:	f1 f7       	brne	.-4      	; 0x237c <_Lab_02_SevSegments+0xd0>
    2380:	9c 83       	std	Y+4, r25	; 0x04
    2382:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2384:	8d 81       	ldd	r24, Y+5	; 0x05
    2386:	9e 81       	ldd	r25, Y+6	; 0x06
    2388:	01 97       	sbiw	r24, 0x01	; 1
    238a:	9e 83       	std	Y+6, r25	; 0x06
    238c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    238e:	8d 81       	ldd	r24, Y+5	; 0x05
    2390:	9e 81       	ldd	r25, Y+6	; 0x06
    2392:	00 97       	sbiw	r24, 0x00	; 0
    2394:	69 f7       	brne	.-38     	; 0x2370 <_Lab_02_SevSegments+0xc4>
    2396:	14 c0       	rjmp	.+40     	; 0x23c0 <_Lab_02_SevSegments+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2398:	6f 81       	ldd	r22, Y+7	; 0x07
    239a:	78 85       	ldd	r23, Y+8	; 0x08
    239c:	89 85       	ldd	r24, Y+9	; 0x09
    239e:	9a 85       	ldd	r25, Y+10	; 0x0a
    23a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23a4:	dc 01       	movw	r26, r24
    23a6:	cb 01       	movw	r24, r22
    23a8:	9e 83       	std	Y+6, r25	; 0x06
    23aa:	8d 83       	std	Y+5, r24	; 0x05
    23ac:	8d 81       	ldd	r24, Y+5	; 0x05
    23ae:	9e 81       	ldd	r25, Y+6	; 0x06
    23b0:	9a 83       	std	Y+2, r25	; 0x02
    23b2:	89 83       	std	Y+1, r24	; 0x01
    23b4:	89 81       	ldd	r24, Y+1	; 0x01
    23b6:	9a 81       	ldd	r25, Y+2	; 0x02
    23b8:	01 97       	sbiw	r24, 0x01	; 1
    23ba:	f1 f7       	brne	.-4      	; 0x23b8 <_Lab_02_SevSegments+0x10c>
    23bc:	9a 83       	std	Y+2, r25	; 0x02
    23be:	89 83       	std	Y+1, r24	; 0x01
	BCDSevSegments_enable();
	BCDSevSegments_displayNo(5);
	while(1)
	{
		
		for(i=0;i<10;i++)
    23c0:	8f 85       	ldd	r24, Y+15	; 0x0f
    23c2:	8f 5f       	subi	r24, 0xFF	; 255
    23c4:	8f 87       	std	Y+15, r24	; 0x0f
    23c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    23c8:	8a 30       	cpi	r24, 0x0A	; 10
    23ca:	08 f4       	brcc	.+2      	; 0x23ce <_Lab_02_SevSegments+0x122>
    23cc:	84 cf       	rjmp	.-248    	; 0x22d6 <_Lab_02_SevSegments+0x2a>
    23ce:	81 cf       	rjmp	.-254    	; 0x22d2 <_Lab_02_SevSegments+0x26>

000023d0 <_Lab_04_Keypad>:
#include "../MCAL/DIO/DIO.h"
#include "../HAL/BCDSevSegments/BCDSevSegments.h"
#include "../HAL/Keypad/Keypad.h"

void _Lab_04_Keypad(void)
{
    23d0:	df 93       	push	r29
    23d2:	cf 93       	push	r28
    23d4:	0f 92       	push	r0
    23d6:	cd b7       	in	r28, 0x3d	; 61
    23d8:	de b7       	in	r29, 0x3e	; 62
	u8 PressedSw =-1;
    23da:	8f ef       	ldi	r24, 0xFF	; 255
    23dc:	89 83       	std	Y+1, r24	; 0x01
	DIO_init();
    23de:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	Keypad_init();
    23e2:	0e 94 32 10 	call	0x2064	; 0x2064 <Keypad_init>
		
	while(1)
	{
		PressedSw = Keypad_getPressedButton();
    23e6:	0e 94 91 10 	call	0x2122	; 0x2122 <Keypad_getPressedButton>
    23ea:	89 83       	std	Y+1, r24	; 0x01
		if(PressedSw != -1)
		{
			BCDSevSegments_enable();
    23ec:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <BCDSevSegments_enable>
			BCDSevSegments_displayNo(PressedSw);
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	0e 94 ff 10 	call	0x21fe	; 0x21fe <BCDSevSegments_displayNo>
    23f6:	f7 cf       	rjmp	.-18     	; 0x23e6 <_Lab_04_Keypad+0x16>

000023f8 <func>:
#include "../MCAL/DIO/DIO.h"
#include "../MCAL/GIE/GIE.h"
#include "../MCAL/EXTI/EXTI.h"

void func()
{
    23f8:	df 93       	push	r29
    23fa:	cf 93       	push	r28
    23fc:	cd b7       	in	r28, 0x3d	; 61
    23fe:	de b7       	in	r29, 0x3e	; 62
	DIO_togglePin(DIO_PIN_D0);
    2400:	88 e1       	ldi	r24, 0x18	; 24
    2402:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <DIO_togglePin>
}
    2406:	cf 91       	pop	r28
    2408:	df 91       	pop	r29
    240a:	08 95       	ret

0000240c <_Lab_08_EXTI>:


void _Lab_08_EXTI(void)
{
    240c:	df 93       	push	r29
    240e:	cf 93       	push	r28
    2410:	cd b7       	in	r28, 0x3d	; 61
    2412:	de b7       	in	r29, 0x3e	; 62


	DIO_init();
    2414:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	EXTI_init();
    2418:	0e 94 db 08 	call	0x11b6	; 0x11b6 <EXTI_init>
	EXTI_setCallBack(func);
    241c:	8c ef       	ldi	r24, 0xFC	; 252
    241e:	91 e1       	ldi	r25, 0x11	; 17
    2420:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <EXTI_setCallBack>
	EXTI_enInterrupt();
    2424:	0e 94 02 09 	call	0x1204	; 0x1204 <EXTI_enInterrupt>
	GIE_enInterrupt();
    2428:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>
    242c:	ff cf       	rjmp	.-2      	; 0x242c <_Lab_08_EXTI+0x20>

0000242e <_Lab_05_LCD>:
#include "../Lib/STD_TYPES.h"
#include "../HAL/LCD/LCD.h"
#include "../MCAL/DIO/DIO.h"

void _Lab_05_LCD(void)
{
    242e:	df 93       	push	r29
    2430:	cf 93       	push	r28
    2432:	cd b7       	in	r28, 0x3d	; 61
    2434:	de b7       	in	r29, 0x3e	; 62

	DIO_init();
    2436:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	LCD_init();
    243a:	0e 94 55 0d 	call	0x1aaa	; 0x1aaa <LCD_init>
	LCD_wrtiteData('a');
    243e:	81 e6       	ldi	r24, 0x61	; 97
    2440:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
	LCD_wrtiteData('h');
    2444:	88 e6       	ldi	r24, 0x68	; 104
    2446:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
	LCD_wrtiteData('m');
    244a:	8d e6       	ldi	r24, 0x6D	; 109
    244c:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
	LCD_wrtiteData('e');
    2450:	85 e6       	ldi	r24, 0x65	; 101
    2452:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
	LCD_wrtiteData('d');
    2456:	84 e6       	ldi	r24, 0x64	; 100
    2458:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>
    245c:	ff cf       	rjmp	.-2      	; 0x245c <_Lab_05_LCD+0x2e>

0000245e <_Lab_07_ADC>:
#include "../MCAL/DIO/DIO.h"
#include "../MCAL/GIE/GIE.h"
#include "../MCAL/ADC/ADC.h"

void _Lab_07_ADC(void)
{
    245e:	df 93       	push	r29
    2460:	cf 93       	push	r28
    2462:	00 d0       	rcall	.+0      	; 0x2464 <_Lab_07_ADC+0x6>
    2464:	00 d0       	rcall	.+0      	; 0x2466 <_Lab_07_ADC+0x8>
    2466:	0f 92       	push	r0
    2468:	cd b7       	in	r28, 0x3d	; 61
    246a:	de b7       	in	r29, 0x3e	; 62
	u8 str[5]={0};
    246c:	85 e0       	ldi	r24, 0x05	; 5
    246e:	fe 01       	movw	r30, r28
    2470:	31 96       	adiw	r30, 0x01	; 1
    2472:	df 01       	movw	r26, r30
    2474:	98 2f       	mov	r25, r24
    2476:	1d 92       	st	X+, r1
    2478:	9a 95       	dec	r25
    247a:	e9 f7       	brne	.-6      	; 0x2476 <_Lab_07_ADC+0x18>
	DIO_init();
    247c:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	ADC_init();
    2480:	0e 94 cb 0b 	call	0x1796	; 0x1796 <ADC_init>
	LCD_init();
    2484:	0e 94 55 0d 	call	0x1aaa	; 0x1aaa <LCD_init>

	GIE_enInterrupt();
    2488:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>
	ADC_enInterrupt();
    248c:	0e 94 09 0c 	call	0x1812	; 0x1812 <ADC_enInterrupt>

	ADC_startConversion(ADC_Ch0);
    2490:	80 e0       	ldi	r24, 0x00	; 0
    2492:	0e 94 25 0c 	call	0x184a	; 0x184a <ADC_startConversion>

	while(1)
	{
		itoa(ADC_LastConvertedVal,str,10);
    2496:	80 91 58 04 	lds	r24, 0x0458
    249a:	90 91 59 04 	lds	r25, 0x0459
    249e:	9e 01       	movw	r18, r28
    24a0:	2f 5f       	subi	r18, 0xFF	; 255
    24a2:	3f 4f       	sbci	r19, 0xFF	; 255
    24a4:	b9 01       	movw	r22, r18
    24a6:	4a e0       	ldi	r20, 0x0A	; 10
    24a8:	50 e0       	ldi	r21, 0x00	; 0
    24aa:	0e 94 7b 15 	call	0x2af6	; 0x2af6 <itoa>
		LCD_writeString(str,0,0);
    24ae:	ce 01       	movw	r24, r28
    24b0:	01 96       	adiw	r24, 0x01	; 1
    24b2:	60 e0       	ldi	r22, 0x00	; 0
    24b4:	40 e0       	ldi	r20, 0x00	; 0
    24b6:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <LCD_writeString>
    24ba:	ed cf       	rjmp	.-38     	; 0x2496 <_Lab_07_ADC+0x38>

000024bc <func>:
 */
#include "../MCAL/DIO/DIO.h"
#include "../MCAL/TIMER0/TIMER0.h"
#include "../MCAL/GIE/GIE.h"
static void func(void)
{
    24bc:	df 93       	push	r29
    24be:	cf 93       	push	r28
    24c0:	cd b7       	in	r28, 0x3d	; 61
    24c2:	de b7       	in	r29, 0x3e	; 62
	DIO_togglePin(DIO_PIN_A0);
    24c4:	80 e0       	ldi	r24, 0x00	; 0
    24c6:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <DIO_togglePin>
}
    24ca:	cf 91       	pop	r28
    24cc:	df 91       	pop	r29
    24ce:	08 95       	ret

000024d0 <_Lab_10_TIMER0>:

void _Lab_10_TIMER0(void)
{
    24d0:	df 93       	push	r29
    24d2:	cf 93       	push	r28
    24d4:	cd b7       	in	r28, 0x3d	; 61
    24d6:	de b7       	in	r29, 0x3e	; 62
	DIO_init();
    24d8:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	TIMER0_init();
    24dc:	0e 94 5e 07 	call	0xebc	; 0xebc <TIMER0_init>
	TIMER0_setCallBackFunc(func);
    24e0:	8e e5       	ldi	r24, 0x5E	; 94
    24e2:	92 e1       	ldi	r25, 0x12	; 18
    24e4:	0e 94 a5 07 	call	0xf4a	; 0xf4a <TIMER0_setCallBackFunc>
	TIMER0_enInterrupt();
    24e8:	0e 94 89 07 	call	0xf12	; 0xf12 <TIMER0_enInterrupt>
	GIE_enInterrupt();
    24ec:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>
    24f0:	ff cf       	rjmp	.-2      	; 0x24f0 <_Lab_10_TIMER0+0x20>

000024f2 <Task_1>:
#include "../Scheduler/Scheduler.h"
#include "../MCAL/TIMER0/TIMER0.h"
#include "../MCAL/GIE/GIE.h"

void Task_1(void)
{
    24f2:	df 93       	push	r29
    24f4:	cf 93       	push	r28
    24f6:	cd b7       	in	r28, 0x3d	; 61
    24f8:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(DIO_PIN_A0,DIO_Pin_high);
    24fa:	80 e0       	ldi	r24, 0x00	; 0
    24fc:	61 e0       	ldi	r22, 0x01	; 1
    24fe:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
}
    2502:	cf 91       	pop	r28
    2504:	df 91       	pop	r29
    2506:	08 95       	ret

00002508 <Task_2>:
void Task_2(void)
{
    2508:	df 93       	push	r29
    250a:	cf 93       	push	r28
    250c:	cd b7       	in	r28, 0x3d	; 61
    250e:	de b7       	in	r29, 0x3e	; 62
	DIO_setPinValue(DIO_PIN_A0,DIO_Pin_low);
    2510:	80 e0       	ldi	r24, 0x00	; 0
    2512:	60 e0       	ldi	r22, 0x00	; 0
    2514:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
}
    2518:	cf 91       	pop	r28
    251a:	df 91       	pop	r29
    251c:	08 95       	ret

0000251e <Task_3>:
void Task_3(void)
{
    251e:	df 93       	push	r29
    2520:	cf 93       	push	r28
    2522:	cd b7       	in	r28, 0x3d	; 61
    2524:	de b7       	in	r29, 0x3e	; 62
	DIO_togglePin(DIO_PIN_A2);
    2526:	82 e0       	ldi	r24, 0x02	; 2
    2528:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <DIO_togglePin>
}
    252c:	cf 91       	pop	r28
    252e:	df 91       	pop	r29
    2530:	08 95       	ret

00002532 <_Lab_11_Scheduler>:

void _Lab_11_Scheduler(void)
{
    2532:	df 93       	push	r29
    2534:	cf 93       	push	r28
    2536:	cd b7       	in	r28, 0x3d	; 61
    2538:	de b7       	in	r29, 0x3e	; 62

	Scheduler_creatTask(16,Task_1);
    253a:	29 e7       	ldi	r18, 0x79	; 121
    253c:	32 e1       	ldi	r19, 0x12	; 18
    253e:	60 e1       	ldi	r22, 0x10	; 16
    2540:	70 e0       	ldi	r23, 0x00	; 0
    2542:	80 e0       	ldi	r24, 0x00	; 0
    2544:	90 e0       	ldi	r25, 0x00	; 0
    2546:	a9 01       	movw	r20, r18
    2548:	0e 94 a3 05 	call	0xb46	; 0xb46 <Scheduler_creatTask>
	Scheduler_creatTask(2,Task_2);
    254c:	24 e8       	ldi	r18, 0x84	; 132
    254e:	32 e1       	ldi	r19, 0x12	; 18
    2550:	62 e0       	ldi	r22, 0x02	; 2
    2552:	70 e0       	ldi	r23, 0x00	; 0
    2554:	80 e0       	ldi	r24, 0x00	; 0
    2556:	90 e0       	ldi	r25, 0x00	; 0
    2558:	a9 01       	movw	r20, r18
    255a:	0e 94 a3 05 	call	0xb46	; 0xb46 <Scheduler_creatTask>
	Scheduler_creatTask(5,Task_3);
    255e:	2f e8       	ldi	r18, 0x8F	; 143
    2560:	32 e1       	ldi	r19, 0x12	; 18
    2562:	65 e0       	ldi	r22, 0x05	; 5
    2564:	70 e0       	ldi	r23, 0x00	; 0
    2566:	80 e0       	ldi	r24, 0x00	; 0
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	a9 01       	movw	r20, r18
    256c:	0e 94 a3 05 	call	0xb46	; 0xb46 <Scheduler_creatTask>
	TIMER0_setCallBackFunc(Scheduler_start);
    2570:	8a ee       	ldi	r24, 0xEA	; 234
    2572:	95 e0       	ldi	r25, 0x05	; 5
    2574:	0e 94 a5 07 	call	0xf4a	; 0xf4a <TIMER0_setCallBackFunc>
	DIO_init();
    2578:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	TIMER0_init();
    257c:	0e 94 5e 07 	call	0xebc	; 0xebc <TIMER0_init>
	TIMER0_enInterrupt();
    2580:	0e 94 89 07 	call	0xf12	; 0xf12 <TIMER0_enInterrupt>
	GIE_enInterrupt();
    2584:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>
    2588:	ff cf       	rjmp	.-2      	; 0x2588 <_Lab_11_Scheduler+0x56>

0000258a <_Lab_12_SwitchDebouncing>:
#include "../HAL/SWITCH/SWITCH.h"



void _Lab_12_SwitchDebouncing(void)
{
    258a:	df 93       	push	r29
    258c:	cf 93       	push	r28
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62

	Scheduler_creatTask(5,SWITCH_Task);/*create switch task for denouncing*/
    2592:	2e e1       	ldi	r18, 0x1E	; 30
    2594:	3d e0       	ldi	r19, 0x0D	; 13
    2596:	65 e0       	ldi	r22, 0x05	; 5
    2598:	70 e0       	ldi	r23, 0x00	; 0
    259a:	80 e0       	ldi	r24, 0x00	; 0
    259c:	90 e0       	ldi	r25, 0x00	; 0
    259e:	a9 01       	movw	r20, r18
    25a0:	0e 94 a3 05 	call	0xb46	; 0xb46 <Scheduler_creatTask>
	TIMER0_setCallBackFunc(Scheduler_start);
    25a4:	8a ee       	ldi	r24, 0xEA	; 234
    25a6:	95 e0       	ldi	r25, 0x05	; 5
    25a8:	0e 94 a5 07 	call	0xf4a	; 0xf4a <TIMER0_setCallBackFunc>
	DIO_init();
    25ac:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	TIMER0_init();
    25b0:	0e 94 5e 07 	call	0xebc	; 0xebc <TIMER0_init>
	TIMER0_enInterrupt();
    25b4:	0e 94 89 07 	call	0xf12	; 0xf12 <TIMER0_enInterrupt>
	GIE_enInterrupt();
    25b8:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>

	while(1)
	{
		if(SWITCH_getSwitchStatus() == SWITCH_pressed)
    25bc:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <SWITCH_getSwitchStatus>
    25c0:	fd cf       	rjmp	.-6      	; 0x25bc <_Lab_12_SwitchDebouncing+0x32>

000025c2 <_Lab_12_PwmMeter>:

#include "../MCAL/DIO/DIO.h"
#include "../MCAL/TIMER0/TIMER0.h"

void _Lab_12_PwmMeter(void)
{
    25c2:	df 93       	push	r29
    25c4:	cf 93       	push	r28
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	2f 97       	sbiw	r28, 0x0f	; 15
    25cc:	0f b6       	in	r0, 0x3f	; 63
    25ce:	f8 94       	cli
    25d0:	de bf       	out	0x3e, r29	; 62
    25d2:	0f be       	out	0x3f, r0	; 63
    25d4:	cd bf       	out	0x3d, r28	; 61
	u8 RisingEdgeCounter = 0;
    25d6:	1f 86       	std	Y+15, r1	; 0x0f
	u32 t0=0,t1=0,t2=0;
    25d8:	1b 86       	std	Y+11, r1	; 0x0b
    25da:	1c 86       	std	Y+12, r1	; 0x0c
    25dc:	1d 86       	std	Y+13, r1	; 0x0d
    25de:	1e 86       	std	Y+14, r1	; 0x0e
    25e0:	1f 82       	std	Y+7, r1	; 0x07
    25e2:	18 86       	std	Y+8, r1	; 0x08
    25e4:	19 86       	std	Y+9, r1	; 0x09
    25e6:	1a 86       	std	Y+10, r1	; 0x0a
    25e8:	1b 82       	std	Y+3, r1	; 0x03
    25ea:	1c 82       	std	Y+4, r1	; 0x04
    25ec:	1d 82       	std	Y+5, r1	; 0x05
    25ee:	1e 82       	std	Y+6, r1	; 0x06
	DIO_PinValue_t CurrentStatus = DIO_Pin_low,PrevStatus = DIO_Pin_low;
    25f0:	1a 82       	std	Y+2, r1	; 0x02
    25f2:	19 82       	std	Y+1, r1	; 0x01
	DIO_init();
    25f4:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	TIMER0_init();
    25f8:	0e 94 5e 07 	call	0xebc	; 0xebc <TIMER0_init>

	while(1)
	{
		CurrentStatus = DIO_getPinValue(DIO_PIN_A0);
    25fc:	80 e0       	ldi	r24, 0x00	; 0
    25fe:	0e 94 2f 0a 	call	0x145e	; 0x145e <DIO_getPinValue>
    2602:	8a 83       	std	Y+2, r24	; 0x02
		/*check if edge has occurred*/
		if(CurrentStatus == DIO_Pin_high && PrevStatus == DIO_Pin_low)
    2604:	8a 81       	ldd	r24, Y+2	; 0x02
    2606:	81 30       	cpi	r24, 0x01	; 1
    2608:	b1 f4       	brne	.+44     	; 0x2636 <_Lab_12_PwmMeter+0x74>
    260a:	89 81       	ldd	r24, Y+1	; 0x01
    260c:	88 23       	and	r24, r24
    260e:	99 f4       	brne	.+38     	; 0x2636 <_Lab_12_PwmMeter+0x74>
		{
			/*Rising Edge*/
			if(RisingEdgeCounter == 0)
    2610:	8f 85       	ldd	r24, Y+15	; 0x0f
    2612:	88 23       	and	r24, r24
    2614:	31 f4       	brne	.+12     	; 0x2622 <_Lab_12_PwmMeter+0x60>
			{
				TIMER0_initCounter(0);
    2616:	80 e0       	ldi	r24, 0x00	; 0
    2618:	0e 94 ce 07 	call	0xf9c	; 0xf9c <TIMER0_initCounter>
				RisingEdgeCounter = 1;
    261c:	81 e0       	ldi	r24, 0x01	; 1
    261e:	8f 87       	std	Y+15, r24	; 0x0f
    2620:	18 c0       	rjmp	.+48     	; 0x2652 <_Lab_12_PwmMeter+0x90>
			}
			else
			{
				t2 = TIMER0_getTime_us();
    2622:	0e 94 b7 07 	call	0xf6e	; 0xf6e <TIMER0_getTime_us>
    2626:	dc 01       	movw	r26, r24
    2628:	cb 01       	movw	r24, r22
    262a:	8b 83       	std	Y+3, r24	; 0x03
    262c:	9c 83       	std	Y+4, r25	; 0x04
    262e:	ad 83       	std	Y+5, r26	; 0x05
    2630:	be 83       	std	Y+6, r27	; 0x06
				RisingEdgeCounter = 0;
    2632:	1f 86       	std	Y+15, r1	; 0x0f
    2634:	0e c0       	rjmp	.+28     	; 0x2652 <_Lab_12_PwmMeter+0x90>
			}

		}
		else if(CurrentStatus == DIO_Pin_low && PrevStatus == DIO_Pin_high)
    2636:	8a 81       	ldd	r24, Y+2	; 0x02
    2638:	88 23       	and	r24, r24
    263a:	59 f4       	brne	.+22     	; 0x2652 <_Lab_12_PwmMeter+0x90>
    263c:	89 81       	ldd	r24, Y+1	; 0x01
    263e:	81 30       	cpi	r24, 0x01	; 1
    2640:	41 f4       	brne	.+16     	; 0x2652 <_Lab_12_PwmMeter+0x90>
		{
			/*Falling Edge */
			t1 = TIMER0_getTime_us();
    2642:	0e 94 b7 07 	call	0xf6e	; 0xf6e <TIMER0_getTime_us>
    2646:	dc 01       	movw	r26, r24
    2648:	cb 01       	movw	r24, r22
    264a:	8f 83       	std	Y+7, r24	; 0x07
    264c:	98 87       	std	Y+8, r25	; 0x08
    264e:	a9 87       	std	Y+9, r26	; 0x09
    2650:	ba 87       	std	Y+10, r27	; 0x0a

		}
		PrevStatus = CurrentStatus;
    2652:	8a 81       	ldd	r24, Y+2	; 0x02
    2654:	89 83       	std	Y+1, r24	; 0x01
    2656:	d2 cf       	rjmp	.-92     	; 0x25fc <_Lab_12_PwmMeter+0x3a>

00002658 <_Lab_13_UART>:
#include "../MCAL/DIO/DIO.h"
#include "../HAL/LCD/LCD.h"
#include "../MCAL/GIE/GIE.h"

void _Lab_13_UART(void)
{
    2658:	df 93       	push	r29
    265a:	cf 93       	push	r28
    265c:	cd b7       	in	r28, 0x3d	; 61
    265e:	de b7       	in	r29, 0x3e	; 62
    2660:	a2 97       	sbiw	r28, 0x22	; 34
    2662:	0f b6       	in	r0, 0x3f	; 63
    2664:	f8 94       	cli
    2666:	de bf       	out	0x3e, r29	; 62
    2668:	0f be       	out	0x3f, r0	; 63
    266a:	cd bf       	out	0x3d, r28	; 61
	u16 i;
	u8 MsgPtr[16];
	u16 MsgLen=0;
    266c:	1a a2       	std	Y+34, r1	; 0x22
    266e:	19 a2       	std	Y+33, r1	; 0x21

	DIO_init();
    2670:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	LCD_init();
    2674:	0e 94 55 0d 	call	0x1aaa	; 0x1aaa <LCD_init>
	UART_init();
    2678:	0e 94 3c 06 	call	0xc78	; 0xc78 <UART_init>

	GIE_enInterrupt();
    267c:	0e 94 bf 08 	call	0x117e	; 0x117e <GIE_enInterrupt>
	UART_enRxInterrupt();
    2680:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <UART_enRxInterrupt>

	while(1)
	{

		UART_getMessage(MsgPtr,&MsgLen);
    2684:	ce 01       	movw	r24, r28
    2686:	41 96       	adiw	r24, 0x11	; 17
    2688:	9e 01       	movw	r18, r28
    268a:	2f 5d       	subi	r18, 0xDF	; 223
    268c:	3f 4f       	sbci	r19, 0xFF	; 255
    268e:	b9 01       	movw	r22, r18
    2690:	0e 94 9e 06 	call	0xd3c	; 0xd3c <UART_getMessage>
		for(i=0;i<MsgLen;i++)
    2694:	18 8a       	std	Y+16, r1	; 0x10
    2696:	1f 86       	std	Y+15, r1	; 0x0f
    2698:	0f c0       	rjmp	.+30     	; 0x26b8 <_Lab_13_UART+0x60>
		{
			LCD_wrtiteData(MsgPtr[i]);
    269a:	2f 85       	ldd	r18, Y+15	; 0x0f
    269c:	38 89       	ldd	r19, Y+16	; 0x10
    269e:	ce 01       	movw	r24, r28
    26a0:	41 96       	adiw	r24, 0x11	; 17
    26a2:	fc 01       	movw	r30, r24
    26a4:	e2 0f       	add	r30, r18
    26a6:	f3 1f       	adc	r31, r19
    26a8:	80 81       	ld	r24, Z
    26aa:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <LCD_wrtiteData>

	while(1)
	{

		UART_getMessage(MsgPtr,&MsgLen);
		for(i=0;i<MsgLen;i++)
    26ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    26b0:	98 89       	ldd	r25, Y+16	; 0x10
    26b2:	01 96       	adiw	r24, 0x01	; 1
    26b4:	98 8b       	std	Y+16, r25	; 0x10
    26b6:	8f 87       	std	Y+15, r24	; 0x0f
    26b8:	29 a1       	ldd	r18, Y+33	; 0x21
    26ba:	3a a1       	ldd	r19, Y+34	; 0x22
    26bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    26be:	98 89       	ldd	r25, Y+16	; 0x10
    26c0:	82 17       	cp	r24, r18
    26c2:	93 07       	cpc	r25, r19
    26c4:	50 f3       	brcs	.-44     	; 0x269a <_Lab_13_UART+0x42>
    26c6:	80 e0       	ldi	r24, 0x00	; 0
    26c8:	90 e0       	ldi	r25, 0x00	; 0
    26ca:	aa ef       	ldi	r26, 0xFA	; 250
    26cc:	b4 e4       	ldi	r27, 0x44	; 68
    26ce:	8b 87       	std	Y+11, r24	; 0x0b
    26d0:	9c 87       	std	Y+12, r25	; 0x0c
    26d2:	ad 87       	std	Y+13, r26	; 0x0d
    26d4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26d6:	6b 85       	ldd	r22, Y+11	; 0x0b
    26d8:	7c 85       	ldd	r23, Y+12	; 0x0c
    26da:	8d 85       	ldd	r24, Y+13	; 0x0d
    26dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    26de:	20 e0       	ldi	r18, 0x00	; 0
    26e0:	30 e0       	ldi	r19, 0x00	; 0
    26e2:	4a ef       	ldi	r20, 0xFA	; 250
    26e4:	54 e4       	ldi	r21, 0x44	; 68
    26e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26ea:	dc 01       	movw	r26, r24
    26ec:	cb 01       	movw	r24, r22
    26ee:	8f 83       	std	Y+7, r24	; 0x07
    26f0:	98 87       	std	Y+8, r25	; 0x08
    26f2:	a9 87       	std	Y+9, r26	; 0x09
    26f4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    26f6:	6f 81       	ldd	r22, Y+7	; 0x07
    26f8:	78 85       	ldd	r23, Y+8	; 0x08
    26fa:	89 85       	ldd	r24, Y+9	; 0x09
    26fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    26fe:	20 e0       	ldi	r18, 0x00	; 0
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	40 e8       	ldi	r20, 0x80	; 128
    2704:	5f e3       	ldi	r21, 0x3F	; 63
    2706:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    270a:	88 23       	and	r24, r24
    270c:	2c f4       	brge	.+10     	; 0x2718 <_Lab_13_UART+0xc0>
		__ticks = 1;
    270e:	81 e0       	ldi	r24, 0x01	; 1
    2710:	90 e0       	ldi	r25, 0x00	; 0
    2712:	9e 83       	std	Y+6, r25	; 0x06
    2714:	8d 83       	std	Y+5, r24	; 0x05
    2716:	3f c0       	rjmp	.+126    	; 0x2796 <_Lab_13_UART+0x13e>
	else if (__tmp > 65535)
    2718:	6f 81       	ldd	r22, Y+7	; 0x07
    271a:	78 85       	ldd	r23, Y+8	; 0x08
    271c:	89 85       	ldd	r24, Y+9	; 0x09
    271e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2720:	20 e0       	ldi	r18, 0x00	; 0
    2722:	3f ef       	ldi	r19, 0xFF	; 255
    2724:	4f e7       	ldi	r20, 0x7F	; 127
    2726:	57 e4       	ldi	r21, 0x47	; 71
    2728:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    272c:	18 16       	cp	r1, r24
    272e:	4c f5       	brge	.+82     	; 0x2782 <_Lab_13_UART+0x12a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2730:	6b 85       	ldd	r22, Y+11	; 0x0b
    2732:	7c 85       	ldd	r23, Y+12	; 0x0c
    2734:	8d 85       	ldd	r24, Y+13	; 0x0d
    2736:	9e 85       	ldd	r25, Y+14	; 0x0e
    2738:	20 e0       	ldi	r18, 0x00	; 0
    273a:	30 e0       	ldi	r19, 0x00	; 0
    273c:	40 e2       	ldi	r20, 0x20	; 32
    273e:	51 e4       	ldi	r21, 0x41	; 65
    2740:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2744:	dc 01       	movw	r26, r24
    2746:	cb 01       	movw	r24, r22
    2748:	bc 01       	movw	r22, r24
    274a:	cd 01       	movw	r24, r26
    274c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2750:	dc 01       	movw	r26, r24
    2752:	cb 01       	movw	r24, r22
    2754:	9e 83       	std	Y+6, r25	; 0x06
    2756:	8d 83       	std	Y+5, r24	; 0x05
    2758:	0f c0       	rjmp	.+30     	; 0x2778 <_Lab_13_UART+0x120>
    275a:	88 ec       	ldi	r24, 0xC8	; 200
    275c:	90 e0       	ldi	r25, 0x00	; 0
    275e:	9c 83       	std	Y+4, r25	; 0x04
    2760:	8b 83       	std	Y+3, r24	; 0x03
    2762:	8b 81       	ldd	r24, Y+3	; 0x03
    2764:	9c 81       	ldd	r25, Y+4	; 0x04
    2766:	01 97       	sbiw	r24, 0x01	; 1
    2768:	f1 f7       	brne	.-4      	; 0x2766 <_Lab_13_UART+0x10e>
    276a:	9c 83       	std	Y+4, r25	; 0x04
    276c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    276e:	8d 81       	ldd	r24, Y+5	; 0x05
    2770:	9e 81       	ldd	r25, Y+6	; 0x06
    2772:	01 97       	sbiw	r24, 0x01	; 1
    2774:	9e 83       	std	Y+6, r25	; 0x06
    2776:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2778:	8d 81       	ldd	r24, Y+5	; 0x05
    277a:	9e 81       	ldd	r25, Y+6	; 0x06
    277c:	00 97       	sbiw	r24, 0x00	; 0
    277e:	69 f7       	brne	.-38     	; 0x275a <_Lab_13_UART+0x102>
    2780:	81 cf       	rjmp	.-254    	; 0x2684 <_Lab_13_UART+0x2c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2782:	6f 81       	ldd	r22, Y+7	; 0x07
    2784:	78 85       	ldd	r23, Y+8	; 0x08
    2786:	89 85       	ldd	r24, Y+9	; 0x09
    2788:	9a 85       	ldd	r25, Y+10	; 0x0a
    278a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    278e:	dc 01       	movw	r26, r24
    2790:	cb 01       	movw	r24, r22
    2792:	9e 83       	std	Y+6, r25	; 0x06
    2794:	8d 83       	std	Y+5, r24	; 0x05
    2796:	8d 81       	ldd	r24, Y+5	; 0x05
    2798:	9e 81       	ldd	r25, Y+6	; 0x06
    279a:	9a 83       	std	Y+2, r25	; 0x02
    279c:	89 83       	std	Y+1, r24	; 0x01
    279e:	89 81       	ldd	r24, Y+1	; 0x01
    27a0:	9a 81       	ldd	r25, Y+2	; 0x02
    27a2:	01 97       	sbiw	r24, 0x01	; 1
    27a4:	f1 f7       	brne	.-4      	; 0x27a2 <_Lab_13_UART+0x14a>
    27a6:	9a 83       	std	Y+2, r25	; 0x02
    27a8:	89 83       	std	Y+1, r24	; 0x01
    27aa:	6c cf       	rjmp	.-296    	; 0x2684 <_Lab_13_UART+0x2c>

000027ac <_Lab_14_SPI>:

void _Lab_14_SPI(void)
{
    27ac:	df 93       	push	r29
    27ae:	cf 93       	push	r28
    27b0:	cd b7       	in	r28, 0x3d	; 61
    27b2:	de b7       	in	r29, 0x3e	; 62
	
	
	
	
	
    27b4:	cf 91       	pop	r28
    27b6:	df 91       	pop	r29
    27b8:	08 95       	ret

000027ba <_Lab_15_I2C>:
void _Lab_15_I2C(void)
{
    27ba:	df 93       	push	r29
    27bc:	cf 93       	push	r28
    27be:	cd b7       	in	r28, 0x3d	; 61
    27c0:	de b7       	in	r29, 0x3e	; 62



    27c2:	cf 91       	pop	r28
    27c4:	df 91       	pop	r29
    27c6:	08 95       	ret

000027c8 <_lab_03_SevSegmentsMux>:

#define ENABLE_SEVSEGMENTS_2()			DIO_setPinValue(DIO_PIN_A6,DIO_Pin_low)
#define DISABLE_SEVSEGMENTS_2()			DIO_setPinValue(DIO_PIN_A6,DIO_Pin_high)

void _lab_03_SevSegmentsMux(void)
{
    27c8:	df 93       	push	r29
    27ca:	cf 93       	push	r28
    27cc:	cd b7       	in	r28, 0x3d	; 61
    27ce:	de b7       	in	r29, 0x3e	; 62
    27d0:	6f 97       	sbiw	r28, 0x1f	; 31
    27d2:	0f b6       	in	r0, 0x3f	; 63
    27d4:	f8 94       	cli
    27d6:	de bf       	out	0x3e, r29	; 62
    27d8:	0f be       	out	0x3f, r0	; 63
    27da:	cd bf       	out	0x3d, r28	; 61
	u8 i;
	u16 loop;
	DIO_init();
    27dc:	0e 94 4b 09 	call	0x1296	; 0x1296 <DIO_init>
	
	while(1)
	{
		for(i=0;i<100;i++)
    27e0:	1f 8e       	std	Y+31, r1	; 0x1f
    27e2:	14 c1       	rjmp	.+552    	; 0x2a0c <_lab_03_SevSegmentsMux+0x244>
		{	

			for(loop=0;loop<10;loop++)
    27e4:	1e 8e       	std	Y+30, r1	; 0x1e
    27e6:	1d 8e       	std	Y+29, r1	; 0x1d
    27e8:	08 c1       	rjmp	.+528    	; 0x29fa <_lab_03_SevSegmentsMux+0x232>
			{
				DISABLE_SEVSEGMENTS_2();
    27ea:	86 e0       	ldi	r24, 0x06	; 6
    27ec:	61 e0       	ldi	r22, 0x01	; 1
    27ee:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
				ENABLE_SEVSEGMENTS_1();
    27f2:	87 e0       	ldi	r24, 0x07	; 7
    27f4:	60 e0       	ldi	r22, 0x00	; 0
    27f6:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
				SevSegments_displayNo(i%10);
    27fa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    27fc:	9a e0       	ldi	r25, 0x0A	; 10
    27fe:	69 2f       	mov	r22, r25
    2800:	0e 94 16 15 	call	0x2a2c	; 0x2a2c <__udivmodqi4>
    2804:	89 2f       	mov	r24, r25
    2806:	0e 94 a3 0c 	call	0x1946	; 0x1946 <SevSegments_displayNo>
    280a:	80 e0       	ldi	r24, 0x00	; 0
    280c:	90 e0       	ldi	r25, 0x00	; 0
    280e:	a0 e2       	ldi	r26, 0x20	; 32
    2810:	b1 e4       	ldi	r27, 0x41	; 65
    2812:	89 8f       	std	Y+25, r24	; 0x19
    2814:	9a 8f       	std	Y+26, r25	; 0x1a
    2816:	ab 8f       	std	Y+27, r26	; 0x1b
    2818:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    281a:	69 8d       	ldd	r22, Y+25	; 0x19
    281c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    281e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2820:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2822:	20 e0       	ldi	r18, 0x00	; 0
    2824:	30 e0       	ldi	r19, 0x00	; 0
    2826:	4a ef       	ldi	r20, 0xFA	; 250
    2828:	54 e4       	ldi	r21, 0x44	; 68
    282a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    282e:	dc 01       	movw	r26, r24
    2830:	cb 01       	movw	r24, r22
    2832:	8d 8b       	std	Y+21, r24	; 0x15
    2834:	9e 8b       	std	Y+22, r25	; 0x16
    2836:	af 8b       	std	Y+23, r26	; 0x17
    2838:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    283a:	6d 89       	ldd	r22, Y+21	; 0x15
    283c:	7e 89       	ldd	r23, Y+22	; 0x16
    283e:	8f 89       	ldd	r24, Y+23	; 0x17
    2840:	98 8d       	ldd	r25, Y+24	; 0x18
    2842:	20 e0       	ldi	r18, 0x00	; 0
    2844:	30 e0       	ldi	r19, 0x00	; 0
    2846:	40 e8       	ldi	r20, 0x80	; 128
    2848:	5f e3       	ldi	r21, 0x3F	; 63
    284a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    284e:	88 23       	and	r24, r24
    2850:	2c f4       	brge	.+10     	; 0x285c <_lab_03_SevSegmentsMux+0x94>
		__ticks = 1;
    2852:	81 e0       	ldi	r24, 0x01	; 1
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	9c 8b       	std	Y+20, r25	; 0x14
    2858:	8b 8b       	std	Y+19, r24	; 0x13
    285a:	3f c0       	rjmp	.+126    	; 0x28da <_lab_03_SevSegmentsMux+0x112>
	else if (__tmp > 65535)
    285c:	6d 89       	ldd	r22, Y+21	; 0x15
    285e:	7e 89       	ldd	r23, Y+22	; 0x16
    2860:	8f 89       	ldd	r24, Y+23	; 0x17
    2862:	98 8d       	ldd	r25, Y+24	; 0x18
    2864:	20 e0       	ldi	r18, 0x00	; 0
    2866:	3f ef       	ldi	r19, 0xFF	; 255
    2868:	4f e7       	ldi	r20, 0x7F	; 127
    286a:	57 e4       	ldi	r21, 0x47	; 71
    286c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2870:	18 16       	cp	r1, r24
    2872:	4c f5       	brge	.+82     	; 0x28c6 <_lab_03_SevSegmentsMux+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2874:	69 8d       	ldd	r22, Y+25	; 0x19
    2876:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2878:	8b 8d       	ldd	r24, Y+27	; 0x1b
    287a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    287c:	20 e0       	ldi	r18, 0x00	; 0
    287e:	30 e0       	ldi	r19, 0x00	; 0
    2880:	40 e2       	ldi	r20, 0x20	; 32
    2882:	51 e4       	ldi	r21, 0x41	; 65
    2884:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2888:	dc 01       	movw	r26, r24
    288a:	cb 01       	movw	r24, r22
    288c:	bc 01       	movw	r22, r24
    288e:	cd 01       	movw	r24, r26
    2890:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2894:	dc 01       	movw	r26, r24
    2896:	cb 01       	movw	r24, r22
    2898:	9c 8b       	std	Y+20, r25	; 0x14
    289a:	8b 8b       	std	Y+19, r24	; 0x13
    289c:	0f c0       	rjmp	.+30     	; 0x28bc <_lab_03_SevSegmentsMux+0xf4>
    289e:	88 ec       	ldi	r24, 0xC8	; 200
    28a0:	90 e0       	ldi	r25, 0x00	; 0
    28a2:	9a 8b       	std	Y+18, r25	; 0x12
    28a4:	89 8b       	std	Y+17, r24	; 0x11
    28a6:	89 89       	ldd	r24, Y+17	; 0x11
    28a8:	9a 89       	ldd	r25, Y+18	; 0x12
    28aa:	01 97       	sbiw	r24, 0x01	; 1
    28ac:	f1 f7       	brne	.-4      	; 0x28aa <_lab_03_SevSegmentsMux+0xe2>
    28ae:	9a 8b       	std	Y+18, r25	; 0x12
    28b0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28b2:	8b 89       	ldd	r24, Y+19	; 0x13
    28b4:	9c 89       	ldd	r25, Y+20	; 0x14
    28b6:	01 97       	sbiw	r24, 0x01	; 1
    28b8:	9c 8b       	std	Y+20, r25	; 0x14
    28ba:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28bc:	8b 89       	ldd	r24, Y+19	; 0x13
    28be:	9c 89       	ldd	r25, Y+20	; 0x14
    28c0:	00 97       	sbiw	r24, 0x00	; 0
    28c2:	69 f7       	brne	.-38     	; 0x289e <_lab_03_SevSegmentsMux+0xd6>
    28c4:	14 c0       	rjmp	.+40     	; 0x28ee <_lab_03_SevSegmentsMux+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28c6:	6d 89       	ldd	r22, Y+21	; 0x15
    28c8:	7e 89       	ldd	r23, Y+22	; 0x16
    28ca:	8f 89       	ldd	r24, Y+23	; 0x17
    28cc:	98 8d       	ldd	r25, Y+24	; 0x18
    28ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28d2:	dc 01       	movw	r26, r24
    28d4:	cb 01       	movw	r24, r22
    28d6:	9c 8b       	std	Y+20, r25	; 0x14
    28d8:	8b 8b       	std	Y+19, r24	; 0x13
    28da:	8b 89       	ldd	r24, Y+19	; 0x13
    28dc:	9c 89       	ldd	r25, Y+20	; 0x14
    28de:	98 8b       	std	Y+16, r25	; 0x10
    28e0:	8f 87       	std	Y+15, r24	; 0x0f
    28e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    28e4:	98 89       	ldd	r25, Y+16	; 0x10
    28e6:	01 97       	sbiw	r24, 0x01	; 1
    28e8:	f1 f7       	brne	.-4      	; 0x28e6 <_lab_03_SevSegmentsMux+0x11e>
    28ea:	98 8b       	std	Y+16, r25	; 0x10
    28ec:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(10);
			
				DISABLE_SEVSEGMENTS_1();
    28ee:	87 e0       	ldi	r24, 0x07	; 7
    28f0:	61 e0       	ldi	r22, 0x01	; 1
    28f2:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
				ENABLE_SEVSEGMENTS_2();
    28f6:	86 e0       	ldi	r24, 0x06	; 6
    28f8:	60 e0       	ldi	r22, 0x00	; 0
    28fa:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DIO_setPinValue>
				SevSegments_displayNo(i/10);
    28fe:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2900:	9a e0       	ldi	r25, 0x0A	; 10
    2902:	69 2f       	mov	r22, r25
    2904:	0e 94 16 15 	call	0x2a2c	; 0x2a2c <__udivmodqi4>
    2908:	0e 94 a3 0c 	call	0x1946	; 0x1946 <SevSegments_displayNo>
    290c:	80 e0       	ldi	r24, 0x00	; 0
    290e:	90 e0       	ldi	r25, 0x00	; 0
    2910:	a0 e2       	ldi	r26, 0x20	; 32
    2912:	b1 e4       	ldi	r27, 0x41	; 65
    2914:	8b 87       	std	Y+11, r24	; 0x0b
    2916:	9c 87       	std	Y+12, r25	; 0x0c
    2918:	ad 87       	std	Y+13, r26	; 0x0d
    291a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    291c:	6b 85       	ldd	r22, Y+11	; 0x0b
    291e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2920:	8d 85       	ldd	r24, Y+13	; 0x0d
    2922:	9e 85       	ldd	r25, Y+14	; 0x0e
    2924:	20 e0       	ldi	r18, 0x00	; 0
    2926:	30 e0       	ldi	r19, 0x00	; 0
    2928:	4a ef       	ldi	r20, 0xFA	; 250
    292a:	54 e4       	ldi	r21, 0x44	; 68
    292c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2930:	dc 01       	movw	r26, r24
    2932:	cb 01       	movw	r24, r22
    2934:	8f 83       	std	Y+7, r24	; 0x07
    2936:	98 87       	std	Y+8, r25	; 0x08
    2938:	a9 87       	std	Y+9, r26	; 0x09
    293a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    293c:	6f 81       	ldd	r22, Y+7	; 0x07
    293e:	78 85       	ldd	r23, Y+8	; 0x08
    2940:	89 85       	ldd	r24, Y+9	; 0x09
    2942:	9a 85       	ldd	r25, Y+10	; 0x0a
    2944:	20 e0       	ldi	r18, 0x00	; 0
    2946:	30 e0       	ldi	r19, 0x00	; 0
    2948:	40 e8       	ldi	r20, 0x80	; 128
    294a:	5f e3       	ldi	r21, 0x3F	; 63
    294c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2950:	88 23       	and	r24, r24
    2952:	2c f4       	brge	.+10     	; 0x295e <_lab_03_SevSegmentsMux+0x196>
		__ticks = 1;
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	90 e0       	ldi	r25, 0x00	; 0
    2958:	9e 83       	std	Y+6, r25	; 0x06
    295a:	8d 83       	std	Y+5, r24	; 0x05
    295c:	3f c0       	rjmp	.+126    	; 0x29dc <_lab_03_SevSegmentsMux+0x214>
	else if (__tmp > 65535)
    295e:	6f 81       	ldd	r22, Y+7	; 0x07
    2960:	78 85       	ldd	r23, Y+8	; 0x08
    2962:	89 85       	ldd	r24, Y+9	; 0x09
    2964:	9a 85       	ldd	r25, Y+10	; 0x0a
    2966:	20 e0       	ldi	r18, 0x00	; 0
    2968:	3f ef       	ldi	r19, 0xFF	; 255
    296a:	4f e7       	ldi	r20, 0x7F	; 127
    296c:	57 e4       	ldi	r21, 0x47	; 71
    296e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2972:	18 16       	cp	r1, r24
    2974:	4c f5       	brge	.+82     	; 0x29c8 <_lab_03_SevSegmentsMux+0x200>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2976:	6b 85       	ldd	r22, Y+11	; 0x0b
    2978:	7c 85       	ldd	r23, Y+12	; 0x0c
    297a:	8d 85       	ldd	r24, Y+13	; 0x0d
    297c:	9e 85       	ldd	r25, Y+14	; 0x0e
    297e:	20 e0       	ldi	r18, 0x00	; 0
    2980:	30 e0       	ldi	r19, 0x00	; 0
    2982:	40 e2       	ldi	r20, 0x20	; 32
    2984:	51 e4       	ldi	r21, 0x41	; 65
    2986:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    298a:	dc 01       	movw	r26, r24
    298c:	cb 01       	movw	r24, r22
    298e:	bc 01       	movw	r22, r24
    2990:	cd 01       	movw	r24, r26
    2992:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2996:	dc 01       	movw	r26, r24
    2998:	cb 01       	movw	r24, r22
    299a:	9e 83       	std	Y+6, r25	; 0x06
    299c:	8d 83       	std	Y+5, r24	; 0x05
    299e:	0f c0       	rjmp	.+30     	; 0x29be <_lab_03_SevSegmentsMux+0x1f6>
    29a0:	88 ec       	ldi	r24, 0xC8	; 200
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	9c 83       	std	Y+4, r25	; 0x04
    29a6:	8b 83       	std	Y+3, r24	; 0x03
    29a8:	8b 81       	ldd	r24, Y+3	; 0x03
    29aa:	9c 81       	ldd	r25, Y+4	; 0x04
    29ac:	01 97       	sbiw	r24, 0x01	; 1
    29ae:	f1 f7       	brne	.-4      	; 0x29ac <_lab_03_SevSegmentsMux+0x1e4>
    29b0:	9c 83       	std	Y+4, r25	; 0x04
    29b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29b4:	8d 81       	ldd	r24, Y+5	; 0x05
    29b6:	9e 81       	ldd	r25, Y+6	; 0x06
    29b8:	01 97       	sbiw	r24, 0x01	; 1
    29ba:	9e 83       	std	Y+6, r25	; 0x06
    29bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29be:	8d 81       	ldd	r24, Y+5	; 0x05
    29c0:	9e 81       	ldd	r25, Y+6	; 0x06
    29c2:	00 97       	sbiw	r24, 0x00	; 0
    29c4:	69 f7       	brne	.-38     	; 0x29a0 <_lab_03_SevSegmentsMux+0x1d8>
    29c6:	14 c0       	rjmp	.+40     	; 0x29f0 <_lab_03_SevSegmentsMux+0x228>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29c8:	6f 81       	ldd	r22, Y+7	; 0x07
    29ca:	78 85       	ldd	r23, Y+8	; 0x08
    29cc:	89 85       	ldd	r24, Y+9	; 0x09
    29ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    29d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29d4:	dc 01       	movw	r26, r24
    29d6:	cb 01       	movw	r24, r22
    29d8:	9e 83       	std	Y+6, r25	; 0x06
    29da:	8d 83       	std	Y+5, r24	; 0x05
    29dc:	8d 81       	ldd	r24, Y+5	; 0x05
    29de:	9e 81       	ldd	r25, Y+6	; 0x06
    29e0:	9a 83       	std	Y+2, r25	; 0x02
    29e2:	89 83       	std	Y+1, r24	; 0x01
    29e4:	89 81       	ldd	r24, Y+1	; 0x01
    29e6:	9a 81       	ldd	r25, Y+2	; 0x02
    29e8:	01 97       	sbiw	r24, 0x01	; 1
    29ea:	f1 f7       	brne	.-4      	; 0x29e8 <_lab_03_SevSegmentsMux+0x220>
    29ec:	9a 83       	std	Y+2, r25	; 0x02
    29ee:	89 83       	std	Y+1, r24	; 0x01
	while(1)
	{
		for(i=0;i<100;i++)
		{	

			for(loop=0;loop<10;loop++)
    29f0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    29f2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    29f4:	01 96       	adiw	r24, 0x01	; 1
    29f6:	9e 8f       	std	Y+30, r25	; 0x1e
    29f8:	8d 8f       	std	Y+29, r24	; 0x1d
    29fa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    29fc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    29fe:	8a 30       	cpi	r24, 0x0A	; 10
    2a00:	91 05       	cpc	r25, r1
    2a02:	08 f4       	brcc	.+2      	; 0x2a06 <_lab_03_SevSegmentsMux+0x23e>
    2a04:	f2 ce       	rjmp	.-540    	; 0x27ea <_lab_03_SevSegmentsMux+0x22>
	u16 loop;
	DIO_init();
	
	while(1)
	{
		for(i=0;i<100;i++)
    2a06:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a08:	8f 5f       	subi	r24, 0xFF	; 255
    2a0a:	8f 8f       	std	Y+31, r24	; 0x1f
    2a0c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a0e:	84 36       	cpi	r24, 0x64	; 100
    2a10:	08 f4       	brcc	.+2      	; 0x2a14 <_lab_03_SevSegmentsMux+0x24c>
    2a12:	e8 ce       	rjmp	.-560    	; 0x27e4 <_lab_03_SevSegmentsMux+0x1c>
    2a14:	e5 ce       	rjmp	.-566    	; 0x27e0 <_lab_03_SevSegmentsMux+0x18>

00002a16 <main>:
 * Created: 10/19/2018 3:07:24 PM
 * Author : MuhammadElzeiny
 */ 
#include "App_Labs/app.h"
int main(void)
{
    2a16:	df 93       	push	r29
    2a18:	cf 93       	push	r28
    2a1a:	cd b7       	in	r28, 0x3d	; 61
    2a1c:	de b7       	in	r29, 0x3e	; 62
    /* Replace with your application code */
	
	_Lab_13_UART();
    2a1e:	0e 94 2c 13 	call	0x2658	; 0x2658 <_Lab_13_UART>

	return 0;
    2a22:	80 e0       	ldi	r24, 0x00	; 0
    2a24:	90 e0       	ldi	r25, 0x00	; 0

}
    2a26:	cf 91       	pop	r28
    2a28:	df 91       	pop	r29
    2a2a:	08 95       	ret

00002a2c <__udivmodqi4>:
    2a2c:	99 1b       	sub	r25, r25
    2a2e:	79 e0       	ldi	r23, 0x09	; 9
    2a30:	04 c0       	rjmp	.+8      	; 0x2a3a <__udivmodqi4_ep>

00002a32 <__udivmodqi4_loop>:
    2a32:	99 1f       	adc	r25, r25
    2a34:	96 17       	cp	r25, r22
    2a36:	08 f0       	brcs	.+2      	; 0x2a3a <__udivmodqi4_ep>
    2a38:	96 1b       	sub	r25, r22

00002a3a <__udivmodqi4_ep>:
    2a3a:	88 1f       	adc	r24, r24
    2a3c:	7a 95       	dec	r23
    2a3e:	c9 f7       	brne	.-14     	; 0x2a32 <__udivmodqi4_loop>
    2a40:	80 95       	com	r24
    2a42:	08 95       	ret

00002a44 <__udivmodsi4>:
    2a44:	a1 e2       	ldi	r26, 0x21	; 33
    2a46:	1a 2e       	mov	r1, r26
    2a48:	aa 1b       	sub	r26, r26
    2a4a:	bb 1b       	sub	r27, r27
    2a4c:	fd 01       	movw	r30, r26
    2a4e:	0d c0       	rjmp	.+26     	; 0x2a6a <__udivmodsi4_ep>

00002a50 <__udivmodsi4_loop>:
    2a50:	aa 1f       	adc	r26, r26
    2a52:	bb 1f       	adc	r27, r27
    2a54:	ee 1f       	adc	r30, r30
    2a56:	ff 1f       	adc	r31, r31
    2a58:	a2 17       	cp	r26, r18
    2a5a:	b3 07       	cpc	r27, r19
    2a5c:	e4 07       	cpc	r30, r20
    2a5e:	f5 07       	cpc	r31, r21
    2a60:	20 f0       	brcs	.+8      	; 0x2a6a <__udivmodsi4_ep>
    2a62:	a2 1b       	sub	r26, r18
    2a64:	b3 0b       	sbc	r27, r19
    2a66:	e4 0b       	sbc	r30, r20
    2a68:	f5 0b       	sbc	r31, r21

00002a6a <__udivmodsi4_ep>:
    2a6a:	66 1f       	adc	r22, r22
    2a6c:	77 1f       	adc	r23, r23
    2a6e:	88 1f       	adc	r24, r24
    2a70:	99 1f       	adc	r25, r25
    2a72:	1a 94       	dec	r1
    2a74:	69 f7       	brne	.-38     	; 0x2a50 <__udivmodsi4_loop>
    2a76:	60 95       	com	r22
    2a78:	70 95       	com	r23
    2a7a:	80 95       	com	r24
    2a7c:	90 95       	com	r25
    2a7e:	9b 01       	movw	r18, r22
    2a80:	ac 01       	movw	r20, r24
    2a82:	bd 01       	movw	r22, r26
    2a84:	cf 01       	movw	r24, r30
    2a86:	08 95       	ret

00002a88 <__prologue_saves__>:
    2a88:	2f 92       	push	r2
    2a8a:	3f 92       	push	r3
    2a8c:	4f 92       	push	r4
    2a8e:	5f 92       	push	r5
    2a90:	6f 92       	push	r6
    2a92:	7f 92       	push	r7
    2a94:	8f 92       	push	r8
    2a96:	9f 92       	push	r9
    2a98:	af 92       	push	r10
    2a9a:	bf 92       	push	r11
    2a9c:	cf 92       	push	r12
    2a9e:	df 92       	push	r13
    2aa0:	ef 92       	push	r14
    2aa2:	ff 92       	push	r15
    2aa4:	0f 93       	push	r16
    2aa6:	1f 93       	push	r17
    2aa8:	cf 93       	push	r28
    2aaa:	df 93       	push	r29
    2aac:	cd b7       	in	r28, 0x3d	; 61
    2aae:	de b7       	in	r29, 0x3e	; 62
    2ab0:	ca 1b       	sub	r28, r26
    2ab2:	db 0b       	sbc	r29, r27
    2ab4:	0f b6       	in	r0, 0x3f	; 63
    2ab6:	f8 94       	cli
    2ab8:	de bf       	out	0x3e, r29	; 62
    2aba:	0f be       	out	0x3f, r0	; 63
    2abc:	cd bf       	out	0x3d, r28	; 61
    2abe:	09 94       	ijmp

00002ac0 <__epilogue_restores__>:
    2ac0:	2a 88       	ldd	r2, Y+18	; 0x12
    2ac2:	39 88       	ldd	r3, Y+17	; 0x11
    2ac4:	48 88       	ldd	r4, Y+16	; 0x10
    2ac6:	5f 84       	ldd	r5, Y+15	; 0x0f
    2ac8:	6e 84       	ldd	r6, Y+14	; 0x0e
    2aca:	7d 84       	ldd	r7, Y+13	; 0x0d
    2acc:	8c 84       	ldd	r8, Y+12	; 0x0c
    2ace:	9b 84       	ldd	r9, Y+11	; 0x0b
    2ad0:	aa 84       	ldd	r10, Y+10	; 0x0a
    2ad2:	b9 84       	ldd	r11, Y+9	; 0x09
    2ad4:	c8 84       	ldd	r12, Y+8	; 0x08
    2ad6:	df 80       	ldd	r13, Y+7	; 0x07
    2ad8:	ee 80       	ldd	r14, Y+6	; 0x06
    2ada:	fd 80       	ldd	r15, Y+5	; 0x05
    2adc:	0c 81       	ldd	r16, Y+4	; 0x04
    2ade:	1b 81       	ldd	r17, Y+3	; 0x03
    2ae0:	aa 81       	ldd	r26, Y+2	; 0x02
    2ae2:	b9 81       	ldd	r27, Y+1	; 0x01
    2ae4:	ce 0f       	add	r28, r30
    2ae6:	d1 1d       	adc	r29, r1
    2ae8:	0f b6       	in	r0, 0x3f	; 63
    2aea:	f8 94       	cli
    2aec:	de bf       	out	0x3e, r29	; 62
    2aee:	0f be       	out	0x3f, r0	; 63
    2af0:	cd bf       	out	0x3d, r28	; 61
    2af2:	ed 01       	movw	r28, r26
    2af4:	08 95       	ret

00002af6 <itoa>:
    2af6:	fb 01       	movw	r30, r22
    2af8:	9f 01       	movw	r18, r30
    2afa:	e8 94       	clt
    2afc:	42 30       	cpi	r20, 0x02	; 2
    2afe:	c4 f0       	brlt	.+48     	; 0x2b30 <itoa+0x3a>
    2b00:	45 32       	cpi	r20, 0x25	; 37
    2b02:	b4 f4       	brge	.+44     	; 0x2b30 <itoa+0x3a>
    2b04:	4a 30       	cpi	r20, 0x0A	; 10
    2b06:	29 f4       	brne	.+10     	; 0x2b12 <itoa+0x1c>
    2b08:	97 fb       	bst	r25, 7
    2b0a:	1e f4       	brtc	.+6      	; 0x2b12 <itoa+0x1c>
    2b0c:	90 95       	com	r25
    2b0e:	81 95       	neg	r24
    2b10:	9f 4f       	sbci	r25, 0xFF	; 255
    2b12:	64 2f       	mov	r22, r20
    2b14:	77 27       	eor	r23, r23
    2b16:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <__udivmodhi4>
    2b1a:	80 5d       	subi	r24, 0xD0	; 208
    2b1c:	8a 33       	cpi	r24, 0x3A	; 58
    2b1e:	0c f0       	brlt	.+2      	; 0x2b22 <itoa+0x2c>
    2b20:	89 5d       	subi	r24, 0xD9	; 217
    2b22:	81 93       	st	Z+, r24
    2b24:	cb 01       	movw	r24, r22
    2b26:	00 97       	sbiw	r24, 0x00	; 0
    2b28:	a1 f7       	brne	.-24     	; 0x2b12 <itoa+0x1c>
    2b2a:	16 f4       	brtc	.+4      	; 0x2b30 <itoa+0x3a>
    2b2c:	5d e2       	ldi	r21, 0x2D	; 45
    2b2e:	51 93       	st	Z+, r21
    2b30:	10 82       	st	Z, r1
    2b32:	c9 01       	movw	r24, r18
    2b34:	0c 94 9c 15 	jmp	0x2b38	; 0x2b38 <strrev>

00002b38 <strrev>:
    2b38:	dc 01       	movw	r26, r24
    2b3a:	fc 01       	movw	r30, r24
    2b3c:	67 2f       	mov	r22, r23
    2b3e:	71 91       	ld	r23, Z+
    2b40:	77 23       	and	r23, r23
    2b42:	e1 f7       	brne	.-8      	; 0x2b3c <strrev+0x4>
    2b44:	32 97       	sbiw	r30, 0x02	; 2
    2b46:	04 c0       	rjmp	.+8      	; 0x2b50 <strrev+0x18>
    2b48:	7c 91       	ld	r23, X
    2b4a:	6d 93       	st	X+, r22
    2b4c:	70 83       	st	Z, r23
    2b4e:	62 91       	ld	r22, -Z
    2b50:	ae 17       	cp	r26, r30
    2b52:	bf 07       	cpc	r27, r31
    2b54:	c8 f3       	brcs	.-14     	; 0x2b48 <strrev+0x10>
    2b56:	08 95       	ret

00002b58 <__udivmodhi4>:
    2b58:	aa 1b       	sub	r26, r26
    2b5a:	bb 1b       	sub	r27, r27
    2b5c:	51 e1       	ldi	r21, 0x11	; 17
    2b5e:	07 c0       	rjmp	.+14     	; 0x2b6e <__udivmodhi4_ep>

00002b60 <__udivmodhi4_loop>:
    2b60:	aa 1f       	adc	r26, r26
    2b62:	bb 1f       	adc	r27, r27
    2b64:	a6 17       	cp	r26, r22
    2b66:	b7 07       	cpc	r27, r23
    2b68:	10 f0       	brcs	.+4      	; 0x2b6e <__udivmodhi4_ep>
    2b6a:	a6 1b       	sub	r26, r22
    2b6c:	b7 0b       	sbc	r27, r23

00002b6e <__udivmodhi4_ep>:
    2b6e:	88 1f       	adc	r24, r24
    2b70:	99 1f       	adc	r25, r25
    2b72:	5a 95       	dec	r21
    2b74:	a9 f7       	brne	.-22     	; 0x2b60 <__udivmodhi4_loop>
    2b76:	80 95       	com	r24
    2b78:	90 95       	com	r25
    2b7a:	bc 01       	movw	r22, r24
    2b7c:	cd 01       	movw	r24, r26
    2b7e:	08 95       	ret

00002b80 <_exit>:
    2b80:	f8 94       	cli

00002b82 <__stop_program>:
    2b82:	ff cf       	rjmp	.-2      	; 0x2b82 <__stop_program>
