/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_1024x8_cm8_bk1_cdfalse_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/RTL/npuarc_synopsys_tsmc_port_mappings.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_1024x78_cm4_bk1_cdtrue_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_2048x78_cm4_bk2_cdtrue_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_2048x39_cm4_bk2_cdfalse_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_128x34_cm4_bk1_cdfalse_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_128x37_cm4_bk1_cdfalse_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_256x68_cm4_bk1_cdtrue_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_64x132_cm4_bk1_cdfalse_bwe1_bno_rno_wrapper.v
/mnt/jlrao/nrls/NPX_Release/syn/rdf_replacement/npu_arc/verilog/mem_ts07n0g41p11sadcl02msa24_256x45_cm4_bk1_cdfalse_bwe0_bno_rno_wrapper.v
