# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project MYFIR
# Compile of ADDER_NBIT.vhd failed with 1 errors.
# Compile of FF.vhd failed with 1 errors.
# Compile of MULTIPLIER_NBIT.vhd failed with 1 errors.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of REGISTER_NBIT.vhd failed with 1 errors.
# Compile of clk_gen.vhd failed with 1 errors.
# Compile of data_maker_new.vhd failed with 1 errors.
# Compile of data_sink.vhd failed with 1 errors.
# Compile of tb_fir.v failed with 1 errors.
# Compile of SATURATION_UNIT.vhd failed with 1 errors.
# 10 compiles, 10 failed with 10 errors. 
# reading /software/mentor/modelsim_6.2g/linux/../modelsim.ini
# Loading project MY_FIR
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# ** Fatal: (vsim-3363) /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/tb_fir.v(38): The array length (9) of VHDL port 'dout' does not match the width (16) of its Verilog connection (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/SM File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/data_maker_new.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Compile of tb_fir.v was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# ** Fatal: (vsim-3363) /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/tb_fir.v(38): The array length (9) of VHDL port 'dout' does not match the width (16) of its Verilog connection (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/SM File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/data_maker_new.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# ** Fatal: (vsim-3363) /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/tb_fir.v(45): The array length (9) of VHDL port 'dout' does not match the width (16) of its Verilog connection (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/SM File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/data_maker_new.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Compile of tb_fir.v was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# ** Fatal: (vsim-3348) Port size (7) does not match actual size (8) for port '/tb_fir/UUT/adder_1/adder_in_a'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/adder_1 File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/ADDER_NBIT.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# ** Fatal: (vsim-3348) Port size (9) does not match actual size (7) for port '/tb_fir/UUT/reg_out_data/register_nbit_in_d'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/reg_out_data File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/REGISTER_NBIT.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
# ** Fatal: (vsim-3363) /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/tb_fir.v(70): The array length (16) of VHDL port 'din' does not match the width (9) of its Verilog connection (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/DS File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/tb/data_sink.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
add wave sim:/tb_fir/CLK_i
add wave sim:/tb_fir/RST_n_i
add wave sim:/tb_fir/DIN_i
add wave sim:/tb_fir/VIN_i
add wave sim:/tb_fir/H0_i
add wave sim:/tb_fir/H1_i
add wave sim:/tb_fir/H2_i
add wave sim:/tb_fir/H3_i
add wave sim:/tb_fir/H4_i
add wave sim:/tb_fir/H5_i
add wave sim:/tb_fir/H6_i
add wave sim:/tb_fir/H7_i
add wave sim:/tb_fir/H8_i
add wave sim:/tb_fir/H9_i
add wave sim:/tb_fir/H10_i
add wave sim:/tb_fir/DOUT_i
add wave sim:/tb_fir/VOUT_i
add wave sim:/tb_fir/END_SIM_i
run 1 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
run 1 us
run 10 us
add wave sim:/tb_fir/DS/clk
add wave sim:/tb_fir/DS/rst_n
add wave sim:/tb_fir/DS/vin
add wave sim:/tb_fir/DS/din
restart
# Loading work.tb_fir(fast)

run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd failed with 1 errors.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd failed with 2 errors.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 2 errors. 
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd failed with 1 errors.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.tb_fir(fast)
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
add wave sim:/tb_fir/UUT/myfir_in_rst_n
add wave sim:/tb_fir/UUT/myfir_in_clk
add wave sim:/tb_fir/UUT/myfir_in_b0
add wave sim:/tb_fir/UUT/myfir_in_b1
add wave sim:/tb_fir/UUT/myfir_in_b2
add wave sim:/tb_fir/UUT/myfir_in_b3
add wave sim:/tb_fir/UUT/myfir_in_b4
add wave sim:/tb_fir/UUT/myfir_in_b5
add wave sim:/tb_fir/UUT/myfir_in_b6
add wave sim:/tb_fir/UUT/myfir_in_b7
add wave sim:/tb_fir/UUT/myfir_in_b8
add wave sim:/tb_fir/UUT/myfir_in_b9
add wave sim:/tb_fir/UUT/myfir_in_b10
add wave sim:/tb_fir/UUT/myfir_in_vin
add wave sim:/tb_fir/UUT/myfir_in_din
add wave sim:/tb_fir/UUT/myfir_out_vout
add wave sim:/tb_fir/UUT/myfir_out_dout
add wave sim:/tb_fir/UUT/delay_myfir_b0
add wave sim:/tb_fir/UUT/delay_myfir_b1
add wave sim:/tb_fir/UUT/delay_myfir_b2
add wave sim:/tb_fir/UUT/delay_myfir_b3
add wave sim:/tb_fir/UUT/delay_myfir_b4
add wave sim:/tb_fir/UUT/delay_myfir_b5
add wave sim:/tb_fir/UUT/delay_myfir_b6
add wave sim:/tb_fir/UUT/delay_myfir_b7
add wave sim:/tb_fir/UUT/delay_myfir_b8
add wave sim:/tb_fir/UUT/delay_myfir_b9
add wave sim:/tb_fir/UUT/delay_myfir_b10
add wave sim:/tb_fir/UUT/myfir_data_in
add wave sim:/tb_fir/UUT/delay_myfir_data_in
add wave sim:/tb_fir/UUT/shifted_data_in
add wave sim:/tb_fir/UUT/final_delay_myfir_vin
add wave sim:/tb_fir/UUT/pipe_delay_1
add wave sim:/tb_fir/UUT/pipe_delay_2
add wave sim:/tb_fir/UUT/pipe_delay_3
add wave sim:/tb_fir/UUT/pipe_delay_4
add wave sim:/tb_fir/UUT/pipe_delay_5
add wave sim:/tb_fir/UUT/pipe_delay_6
add wave sim:/tb_fir/UUT/pipe_delay_7
add wave sim:/tb_fir/UUT/pipe_delay_8
add wave sim:/tb_fir/UUT/pipe_delay_9
add wave sim:/tb_fir/UUT/pipe_delay_10
add wave sim:/tb_fir/UUT/mult_out_0
add wave sim:/tb_fir/UUT/mult_out_1
add wave sim:/tb_fir/UUT/mult_out_2
add wave sim:/tb_fir/UUT/mult_out_3
add wave sim:/tb_fir/UUT/mult_out_4
add wave sim:/tb_fir/UUT/mult_out_5
add wave sim:/tb_fir/UUT/mult_out_6
add wave sim:/tb_fir/UUT/mult_out_7
add wave sim:/tb_fir/UUT/mult_out_8
add wave sim:/tb_fir/UUT/mult_out_9
add wave sim:/tb_fir/UUT/mult_out_10
add wave sim:/tb_fir/UUT/adder_out_1
add wave sim:/tb_fir/UUT/adder_out_2
add wave sim:/tb_fir/UUT/adder_out_3
add wave sim:/tb_fir/UUT/adder_out_4
add wave sim:/tb_fir/UUT/adder_out_5
add wave sim:/tb_fir/UUT/adder_out_6
add wave sim:/tb_fir/UUT/adder_out_7
add wave sim:/tb_fir/UUT/adder_out_8
add wave sim:/tb_fir/UUT/adder_out_9
add wave sim:/tb_fir/UUT/adder_out_10
add wave sim:/tb_fir/UUT/final_resut
add wave sim:/tb_fir/UUT/shifted_final_result
add wave sim:/tb_fir/UUT/final_vout
restart

# Loading work.tb_fir(fast)
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
config wave -signalnamewidth 1
step
step
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ns.
step -over
restart

# Loading work.tb_fir(fast)
run 10 us
# Break in Process saturatin_shift_unit at /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MYFIR.vhd line 447
step -over
step -over
step -over
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart

# Loading work.tb_fir(fast)
run 1 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
restart
# Loading work.tb_fir(fast)
run 105 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
run 10 ns
# Break in Process saturatin_shift_unit at /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MYFIR.vhd line 447
step
step
step
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd was successful.
restart
# window ".restart" was deleted before its visibility changed
quit -sim
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
add wave sim:/tb_fir/UUT/myfir_in_rst_n
add wave sim:/tb_fir/UUT/myfir_in_clk
add wave sim:/tb_fir/UUT/myfir_in_b0
add wave sim:/tb_fir/UUT/myfir_in_b1
add wave sim:/tb_fir/UUT/myfir_in_b2
add wave sim:/tb_fir/UUT/myfir_in_b3
add wave sim:/tb_fir/UUT/myfir_in_b4
add wave sim:/tb_fir/UUT/myfir_in_b5
add wave sim:/tb_fir/UUT/myfir_in_b6
add wave sim:/tb_fir/UUT/myfir_in_b7
add wave sim:/tb_fir/UUT/myfir_in_b8
add wave sim:/tb_fir/UUT/myfir_in_b9
add wave sim:/tb_fir/UUT/myfir_in_b10
add wave sim:/tb_fir/UUT/myfir_in_vin
add wave sim:/tb_fir/UUT/myfir_in_din
add wave sim:/tb_fir/UUT/myfir_out_vout
add wave sim:/tb_fir/UUT/myfir_out_dout
add wave sim:/tb_fir/UUT/delay_myfir_b0
add wave sim:/tb_fir/UUT/delay_myfir_b1
add wave sim:/tb_fir/UUT/delay_myfir_b2
add wave sim:/tb_fir/UUT/delay_myfir_b3
add wave sim:/tb_fir/UUT/delay_myfir_b4
add wave sim:/tb_fir/UUT/delay_myfir_b5
add wave sim:/tb_fir/UUT/delay_myfir_b6
add wave sim:/tb_fir/UUT/delay_myfir_b7
add wave sim:/tb_fir/UUT/delay_myfir_b8
add wave sim:/tb_fir/UUT/delay_myfir_b9
add wave sim:/tb_fir/UUT/delay_myfir_b10
add wave sim:/tb_fir/UUT/myfir_data_in
add wave sim:/tb_fir/UUT/delay_myfir_data_in
add wave sim:/tb_fir/UUT/shifted_data_in
add wave sim:/tb_fir/UUT/final_delay_myfir_vin
add wave sim:/tb_fir/UUT/pipe_delay_1
add wave sim:/tb_fir/UUT/pipe_delay_2
add wave sim:/tb_fir/UUT/pipe_delay_3
add wave sim:/tb_fir/UUT/pipe_delay_4
add wave sim:/tb_fir/UUT/pipe_delay_5
add wave sim:/tb_fir/UUT/pipe_delay_6
add wave sim:/tb_fir/UUT/pipe_delay_7
add wave sim:/tb_fir/UUT/pipe_delay_8
add wave sim:/tb_fir/UUT/pipe_delay_9
add wave sim:/tb_fir/UUT/pipe_delay_10
add wave sim:/tb_fir/UUT/mult_out_0
add wave sim:/tb_fir/UUT/mult_out_1
add wave sim:/tb_fir/UUT/mult_out_2
add wave sim:/tb_fir/UUT/mult_out_3
add wave sim:/tb_fir/UUT/mult_out_4
add wave sim:/tb_fir/UUT/mult_out_5
add wave sim:/tb_fir/UUT/mult_out_6
add wave sim:/tb_fir/UUT/mult_out_7
add wave sim:/tb_fir/UUT/mult_out_8
add wave sim:/tb_fir/UUT/mult_out_9
add wave sim:/tb_fir/UUT/mult_out_10
add wave sim:/tb_fir/UUT/adder_out_1
add wave sim:/tb_fir/UUT/adder_out_2
add wave sim:/tb_fir/UUT/adder_out_3
add wave sim:/tb_fir/UUT/adder_out_4
add wave sim:/tb_fir/UUT/adder_out_5
add wave sim:/tb_fir/UUT/adder_out_6
add wave sim:/tb_fir/UUT/adder_out_7
add wave sim:/tb_fir/UUT/adder_out_8
add wave sim:/tb_fir/UUT/adder_out_9
add wave sim:/tb_fir/UUT/adder_out_10
add wave sim:/tb_fir/UUT/final_result
add wave sim:/tb_fir/UUT/shifted_final_result
add wave sim:/tb_fir/UUT/final_vout
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
config
# Usage: configure list | wave [-window <wname>] [<option> <value>] [-delta [all | collapse | none]] [-gateduration [<duration_open>]] [-gateexpr [<expression>]] [-usegating [<value>]] [-strobeperiod [<period>]] [-strobestart [<start_time>]] [-usesignaltriggers [<value>]] [-usestrobe [<value>]] [-childrowmargin [<pixels>]] [-cursorlockcolor [<color>]] [-gridcolor [<color>]] [-griddelta [<pixels>]] [-gridoffset [<time>]] [-gridperiod [<time>]] [-namecolwidth [<width>]] [-rowmargin [<pixels>]] [-signalnamewidth [<value>]] [-timecolor [<color>]] [-timeline [<value>]] [-valuecolwidth [<width>]] [-vectorcolor [<color>]] [-waveselectcolor [<color>]] [-waveselectenable [<value>]]
config name -signalnamewidth 1
# Usage: configure list | wave [-window <wname>] [<option> <value>] [-delta [all | collapse | none]] [-gateduration [<duration_open>]] [-gateexpr [<expression>]] [-usegating [<value>]] [-strobeperiod [<period>]] [-strobestart [<start_time>]] [-usesignaltriggers [<value>]] [-usestrobe [<value>]] [-childrowmargin [<pixels>]] [-cursorlockcolor [<color>]] [-gridcolor [<color>]] [-griddelta [<pixels>]] [-gridoffset [<time>]] [-gridperiod [<time>]] [-namecolwidth [<width>]] [-rowmargin [<pixels>]] [-signalnamewidth [<value>]] [-timecolor [<color>]] [-timeline [<value>]] [-valuecolwidth [<width>]] [-vectorcolor [<color>]] [-waveselectcolor [<color>]] [-waveselectenable [<value>]]
config wave -signalnamewidth 1
add wave sim:/tb_fir/UUT/adder_out_10
add wave sim:/tb_fir/UUT/adder_1/n_g
add wave sim:/tb_fir/UUT/adder_1/adder_in_a
add wave sim:/tb_fir/UUT/adder_1/adder_in_b
add wave sim:/tb_fir/UUT/adder_1/adder_out_sum
add wave sim:/tb_fir/UUT/adder_1/a_signed
add wave sim:/tb_fir/UUT/adder_1/b_signed
add wave sim:/tb_fir/UUT/adder_1/sum_signed
restart
# Loading work.tb_fir(fast)

run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
restart

# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# ** Fatal: (vsim-3348) Port size (8) does not match actual size (10) for port '/tb_fir/UUT/adder_1/adder_in_a'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/adder_1 File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/ADDER_NBIT.vhd Line: 12
# FATAL ERROR while loading design
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
add wave sim:/tb_fir/UUT/myfir_in_rst_n
add wave sim:/tb_fir/UUT/myfir_in_clk
add wave sim:/tb_fir/UUT/myfir_in_b0
add wave sim:/tb_fir/UUT/myfir_in_b1
add wave sim:/tb_fir/UUT/myfir_in_b2
add wave sim:/tb_fir/UUT/myfir_in_b3
add wave sim:/tb_fir/UUT/myfir_in_b4
add wave sim:/tb_fir/UUT/myfir_in_b5
add wave sim:/tb_fir/UUT/myfir_in_b6
add wave sim:/tb_fir/UUT/myfir_in_b7
add wave sim:/tb_fir/UUT/myfir_in_b8
add wave sim:/tb_fir/UUT/myfir_in_b9
add wave sim:/tb_fir/UUT/myfir_in_b10
add wave sim:/tb_fir/UUT/myfir_in_vin
add wave sim:/tb_fir/UUT/myfir_in_din
add wave sim:/tb_fir/UUT/myfir_out_vout
add wave sim:/tb_fir/UUT/myfir_out_dout
add wave sim:/tb_fir/UUT/delay_myfir_b0
add wave sim:/tb_fir/UUT/delay_myfir_b1
add wave sim:/tb_fir/UUT/delay_myfir_b2
add wave sim:/tb_fir/UUT/delay_myfir_b3
add wave sim:/tb_fir/UUT/delay_myfir_b4
add wave sim:/tb_fir/UUT/delay_myfir_b5
add wave sim:/tb_fir/UUT/delay_myfir_b6
add wave sim:/tb_fir/UUT/delay_myfir_b7
add wave sim:/tb_fir/UUT/delay_myfir_b8
add wave sim:/tb_fir/UUT/delay_myfir_b9
add wave sim:/tb_fir/UUT/delay_myfir_b10
add wave sim:/tb_fir/UUT/myfir_data_in
add wave sim:/tb_fir/UUT/delay_myfir_data_in
add wave sim:/tb_fir/UUT/shifted_data_in
add wave sim:/tb_fir/UUT/final_delay_myfir_vin
add wave sim:/tb_fir/UUT/pipe_delay_1
add wave sim:/tb_fir/UUT/pipe_delay_2
add wave sim:/tb_fir/UUT/pipe_delay_3
add wave sim:/tb_fir/UUT/pipe_delay_4
add wave sim:/tb_fir/UUT/pipe_delay_5
add wave sim:/tb_fir/UUT/pipe_delay_6
add wave sim:/tb_fir/UUT/pipe_delay_7
add wave sim:/tb_fir/UUT/pipe_delay_8
add wave sim:/tb_fir/UUT/pipe_delay_9
add wave sim:/tb_fir/UUT/pipe_delay_10
add wave sim:/tb_fir/UUT/mult_out_0
add wave sim:/tb_fir/UUT/mult_out_1
add wave sim:/tb_fir/UUT/mult_out_2
add wave sim:/tb_fir/UUT/mult_out_3
add wave sim:/tb_fir/UUT/mult_out_4
add wave sim:/tb_fir/UUT/mult_out_5
add wave sim:/tb_fir/UUT/mult_out_6
add wave sim:/tb_fir/UUT/mult_out_7
add wave sim:/tb_fir/UUT/mult_out_8
add wave sim:/tb_fir/UUT/mult_out_9
add wave sim:/tb_fir/UUT/mult_out_10
add wave sim:/tb_fir/UUT/adder_out_1
add wave sim:/tb_fir/UUT/adder_out_2
add wave sim:/tb_fir/UUT/adder_out_3
add wave sim:/tb_fir/UUT/adder_out_4
add wave sim:/tb_fir/UUT/adder_out_5
add wave sim:/tb_fir/UUT/adder_out_6
add wave sim:/tb_fir/UUT/adder_out_7
add wave sim:/tb_fir/UUT/adder_out_8
add wave sim:/tb_fir/UUT/adder_out_9
add wave sim:/tb_fir/UUT/adder_out_10
add wave sim:/tb_fir/UUT/final_result
add wave sim:/tb_fir/UUT/shifted_final_result
add wave sim:/tb_fir/UUT/final_vout
restart
# Loading work.tb_fir(fast)
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
# Compile of MYFIR.vhd failed with 1 errors.
# Compile of MYFIR.vhd was successful.
restart 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.register_nbit(behavioural)#1
# Loading work.register_nbit(behavioural)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
