
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_8064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:24192*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24192*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:24195*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24195*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:24198*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24198*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:24201*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24201*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:24204*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24204*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:24207*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24207*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:24210*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24210*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:24213*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24213*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x808fffff; valaddr_reg:x3; val_offset:24216*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24216*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x809fffff; valaddr_reg:x3; val_offset:24219*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24219*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80bfffff; valaddr_reg:x3; val_offset:24222*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24222*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80c00000; valaddr_reg:x3; val_offset:24225*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24225*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80e00000; valaddr_reg:x3; val_offset:24228*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24228*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80f00000; valaddr_reg:x3; val_offset:24231*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24231*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80f80000; valaddr_reg:x3; val_offset:24234*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24234*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fc0000; valaddr_reg:x3; val_offset:24237*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24237*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fe0000; valaddr_reg:x3; val_offset:24240*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24240*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ff0000; valaddr_reg:x3; val_offset:24243*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24243*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ff8000; valaddr_reg:x3; val_offset:24246*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24246*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffc000; valaddr_reg:x3; val_offset:24249*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24249*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffe000; valaddr_reg:x3; val_offset:24252*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24252*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fff000; valaddr_reg:x3; val_offset:24255*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24255*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fff800; valaddr_reg:x3; val_offset:24258*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24258*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffc00; valaddr_reg:x3; val_offset:24261*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24261*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffe00; valaddr_reg:x3; val_offset:24264*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24264*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffff00; valaddr_reg:x3; val_offset:24267*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24267*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffff80; valaddr_reg:x3; val_offset:24270*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24270*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffffc0; valaddr_reg:x3; val_offset:24273*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24273*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffffe0; valaddr_reg:x3; val_offset:24276*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24276*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffff0; valaddr_reg:x3; val_offset:24279*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24279*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:24282*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24282*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:24285*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24285*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:24288*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24288*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x26a55d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e26a55d; op2val:0x80000000;
op3val:0x80ffffff; valaddr_reg:x3; val_offset:24291*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24291*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:24294*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24294*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:24297*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24297*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:24300*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24300*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:24303*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24303*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:24306*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24306*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:24309*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24309*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:24312*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24312*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:24315*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24315*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:24318*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24318*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:24321*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24321*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:24324*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24324*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:24327*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24327*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:24330*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24330*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:24333*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24333*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:24336*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24336*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:24339*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24339*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2000000; valaddr_reg:x3; val_offset:24342*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24342*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2000001; valaddr_reg:x3; val_offset:24345*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24345*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2000003; valaddr_reg:x3; val_offset:24348*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24348*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2000007; valaddr_reg:x3; val_offset:24351*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24351*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x200000f; valaddr_reg:x3; val_offset:24354*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24354*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x200001f; valaddr_reg:x3; val_offset:24357*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24357*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x200003f; valaddr_reg:x3; val_offset:24360*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24360*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x200007f; valaddr_reg:x3; val_offset:24363*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24363*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x20000ff; valaddr_reg:x3; val_offset:24366*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24366*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x20001ff; valaddr_reg:x3; val_offset:24369*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24369*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x20003ff; valaddr_reg:x3; val_offset:24372*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24372*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x20007ff; valaddr_reg:x3; val_offset:24375*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24375*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2000fff; valaddr_reg:x3; val_offset:24378*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24378*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2001fff; valaddr_reg:x3; val_offset:24381*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24381*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2003fff; valaddr_reg:x3; val_offset:24384*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24384*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2007fff; valaddr_reg:x3; val_offset:24387*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24387*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x200ffff; valaddr_reg:x3; val_offset:24390*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24390*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x201ffff; valaddr_reg:x3; val_offset:24393*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24393*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x203ffff; valaddr_reg:x3; val_offset:24396*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24396*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x207ffff; valaddr_reg:x3; val_offset:24399*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24399*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x20fffff; valaddr_reg:x3; val_offset:24402*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24402*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x21fffff; valaddr_reg:x3; val_offset:24405*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24405*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x23fffff; valaddr_reg:x3; val_offset:24408*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24408*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2400000; valaddr_reg:x3; val_offset:24411*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24411*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2600000; valaddr_reg:x3; val_offset:24414*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24414*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2700000; valaddr_reg:x3; val_offset:24417*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24417*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x2780000; valaddr_reg:x3; val_offset:24420*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24420*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27c0000; valaddr_reg:x3; val_offset:24423*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24423*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27e0000; valaddr_reg:x3; val_offset:24426*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24426*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27f0000; valaddr_reg:x3; val_offset:24429*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24429*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27f8000; valaddr_reg:x3; val_offset:24432*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24432*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fc000; valaddr_reg:x3; val_offset:24435*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24435*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fe000; valaddr_reg:x3; val_offset:24438*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24438*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ff000; valaddr_reg:x3; val_offset:24441*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24441*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ff800; valaddr_reg:x3; val_offset:24444*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24444*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffc00; valaddr_reg:x3; val_offset:24447*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24447*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffe00; valaddr_reg:x3; val_offset:24450*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24450*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fff00; valaddr_reg:x3; val_offset:24453*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24453*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fff80; valaddr_reg:x3; val_offset:24456*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24456*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fffc0; valaddr_reg:x3; val_offset:24459*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24459*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fffe0; valaddr_reg:x3; val_offset:24462*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24462*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffff0; valaddr_reg:x3; val_offset:24465*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24465*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffff8; valaddr_reg:x3; val_offset:24468*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24468*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffffc; valaddr_reg:x3; val_offset:24471*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24471*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27ffffe; valaddr_reg:x3; val_offset:24474*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24474*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x27ec25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e27ec25; op2val:0x0;
op3val:0x27fffff; valaddr_reg:x3; val_offset:24477*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24477*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb000000; valaddr_reg:x3; val_offset:24480*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24480*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb000001; valaddr_reg:x3; val_offset:24483*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24483*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb000003; valaddr_reg:x3; val_offset:24486*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24486*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb000007; valaddr_reg:x3; val_offset:24489*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24489*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb00000f; valaddr_reg:x3; val_offset:24492*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24492*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb00001f; valaddr_reg:x3; val_offset:24495*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24495*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb00003f; valaddr_reg:x3; val_offset:24498*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24498*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb00007f; valaddr_reg:x3; val_offset:24501*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24501*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb0000ff; valaddr_reg:x3; val_offset:24504*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24504*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb0001ff; valaddr_reg:x3; val_offset:24507*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24507*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb0003ff; valaddr_reg:x3; val_offset:24510*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24510*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb0007ff; valaddr_reg:x3; val_offset:24513*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24513*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb000fff; valaddr_reg:x3; val_offset:24516*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24516*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb001fff; valaddr_reg:x3; val_offset:24519*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24519*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb003fff; valaddr_reg:x3; val_offset:24522*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24522*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb007fff; valaddr_reg:x3; val_offset:24525*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24525*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb00ffff; valaddr_reg:x3; val_offset:24528*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24528*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb01ffff; valaddr_reg:x3; val_offset:24531*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24531*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb03ffff; valaddr_reg:x3; val_offset:24534*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24534*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb07ffff; valaddr_reg:x3; val_offset:24537*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24537*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb0fffff; valaddr_reg:x3; val_offset:24540*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24540*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb1fffff; valaddr_reg:x3; val_offset:24543*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24543*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb3fffff; valaddr_reg:x3; val_offset:24546*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24546*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb400000; valaddr_reg:x3; val_offset:24549*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24549*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb600000; valaddr_reg:x3; val_offset:24552*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24552*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb700000; valaddr_reg:x3; val_offset:24555*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24555*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb780000; valaddr_reg:x3; val_offset:24558*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24558*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb7c0000; valaddr_reg:x3; val_offset:24561*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24561*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb7e0000; valaddr_reg:x3; val_offset:24564*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24564*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb7f0000; valaddr_reg:x3; val_offset:24567*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24567*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb7f8000; valaddr_reg:x3; val_offset:24570*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24570*0 + 3*63*FLEN/8, x4, x1, x2)

inst_8191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x281f8d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x42e795 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e281f8d; op2val:0xc0c2e795;
op3val:0xfb7fc000; valaddr_reg:x3; val_offset:24573*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24573*0 + 3*63*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156920831,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157969407,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066559,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066560,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162163712,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163212288,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163736576,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163998720,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164129792,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164195328,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164228096,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164244480,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164252672,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164256768,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164258816,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164259840,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260352,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260608,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260736,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260800,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260832,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260848,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2116461917,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260863,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554432,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554433,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554435,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554439,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554447,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554463,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554495,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554559,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554687,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554943,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33555455,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33556479,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33558527,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33562623,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33570815,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33587199,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33619967,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33685503,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33816575,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(34078719,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(34603007,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(35651583,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(37748735,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(37748736,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(39845888,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(40894464,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41418752,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41680896,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41811968,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41877504,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41910272,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41926656,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41934848,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41938944,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41940992,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942016,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942528,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942784,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942912,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942976,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943008,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943024,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943032,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943036,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943038,32,FLEN)
NAN_BOXED(2116545573,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943039,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081216,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081217,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081219,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081223,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081231,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081247,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081279,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081343,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081471,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211081727,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211082239,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211083263,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211085311,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211089407,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211097599,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211113983,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211146751,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211212287,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211343359,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4211605503,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4212129791,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4213178367,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4215275519,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4215275520,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4217372672,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4218421248,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4218945536,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4219207680,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4219338752,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4219404288,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4219437056,32,FLEN)
NAN_BOXED(2116558733,32,FLEN)
NAN_BOXED(3233998741,32,FLEN)
NAN_BOXED(4219453440,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
