{
  "examples": {
    "coverage": {
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug.rb": [
        1,
        1,
        1,
        1,
        null,
        1,
        1,
        1,
        1,
        1,
        1,
        1
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/helpers.rb": [
        1,
        null,
        1,
        1,
        6,
        6,
        null,
        0,
        null,
        null,
        null,
        1,
        18,
        18,
        18,
        0,
        0,
        null,
        null,
        1,
        43,
        43,
        43,
        43,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/dap.rb": [
        1,
        1,
        null,
        1,
        1,
        null,
        1,
        null,
        1,
        3,
        3,
        3,
        3,
        3,
        null,
        null,
        1,
        3,
        2,
        null,
        null,
        3,
        1,
        null,
        null,
        3,
        6,
        3,
        null,
        3,
        null,
        null,
        6,
        null,
        null,
        3,
        0,
        0,
        null,
        0,
        null,
        null,
        0,
        null,
        null,
        3,
        0,
        0,
        0,
        0,
        0,
        null,
        0,
        null,
        0,
        null,
        null,
        0,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        1,
        6,
        6,
        null,
        6,
        0,
        6,
        0,
        null,
        6,
        null,
        null,
        null,
        null,
        1,
        0,
        null,
        null,
        1,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/dap_controller.rb": [
        1,
        1,
        1,
        1,
        null,
        null,
        null,
        null,
        null,
        1,
        29,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/jtag_dp.rb": [
        1,
        1,
        1,
        1,
        null,
        1,
        1,
        null,
        null,
        1,
        1,
        1,
        1,
        null,
        null,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        1,
        1,
        1,
        null,
        null,
        1,
        null,
        1,
        1,
        null,
        null,
        null,
        1,
        15,
        null,
        null,
        1,
        1,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/jtag_dp_controller.rb": [
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        1,
        36,
        0,
        null,
        null,
        null,
        36,
        null,
        null,
        30,
        26,
        null,
        null,
        4,
        4,
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        null,
        3,
        3,
        3,
        3,
        3,
        3,
        3,
        null,
        null,
        0,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        6,
        0,
        null,
        null,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        null,
        null,
        null,
        1,
        9,
        0,
        null,
        null,
        9,
        null,
        null,
        2,
        0,
        null,
        null,
        2,
        2,
        1,
        1,
        null,
        null,
        null,
        null,
        null,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        0,
        null,
        null,
        null,
        null,
        null,
        null,
        7,
        0,
        null,
        null,
        null,
        7,
        7,
        7,
        7,
        7,
        7,
        7,
        7,
        null,
        null,
        null,
        7,
        7,
        null,
        null,
        null,
        7,
        7,
        7,
        7,
        7,
        7,
        7,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/dp_controller.rb": [
        1,
        null,
        1,
        null,
        1,
        0,
        null,
        null,
        null,
        1,
        25,
        25,
        2,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/sw_dp.rb": [
        1,
        1,
        1,
        1,
        null,
        1,
        2,
        2,
        2,
        2,
        2,
        null,
        null,
        2,
        2,
        2,
        2,
        2,
        2,
        null,
        null,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        null,
        null,
        2,
        2,
        2,
        2,
        null,
        null,
        2,
        null,
        2,
        2,
        2,
        2,
        null,
        null,
        2,
        null,
        null,
        1,
        14,
        null,
        null,
        1,
        1,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/sw_dp_controller.rb": [
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        1,
        9,
        0,
        null,
        null,
        9,
        4,
        4,
        null,
        null,
        5,
        0,
        null,
        null,
        5,
        5,
        null,
        null,
        null,
        1,
        9,
        0,
        null,
        null,
        9,
        2,
        2,
        null,
        null,
        7,
        0,
        null,
        null,
        7,
        7,
        7,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/ap.rb": [
        1,
        1,
        null,
        1,
        1,
        null,
        null,
        1,
        null,
        1,
        6,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/ap_controller.rb": [
        1,
        1,
        1,
        1,
        null,
        1,
        0,
        0,
        0,
        0,
        null,
        null,
        0,
        null,
        null,
        null,
        1,
        0,
        0,
        0,
        null,
        null,
        0,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/mem_ap.rb": [
        1,
        1,
        null,
        1,
        1,
        null,
        null,
        1,
        null,
        null,
        null,
        null,
        1,
        null,
        1,
        6,
        6,
        6,
        null,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        null,
        6,
        null,
        null,
        null,
        6,
        6,
        6,
        6,
        6,
        6,
        null,
        6,
        6,
        null,
        null,
        6,
        6,
        6,
        6,
        null,
        null,
        6,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/mem_ap_controller.rb": [
        1,
        1,
        1,
        17,
        11,
        11,
        11,
        null,
        null,
        null,
        6,
        6,
        6,
        6,
        0,
        null,
        null,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        6,
        null,
        6,
        null,
        null,
        null,
        1,
        14,
        2,
        2,
        2,
        null,
        null,
        null,
        null,
        12,
        null,
        12,
        12,
        12,
        0,
        null,
        12,
        12,
        12,
        12,
        null,
        12,
        null,
        null,
        null,
        1,
        36,
        36,
        null,
        null,
        1,
        null,
        null,
        1,
        18,
        0,
        0,
        0,
        0,
        null,
        null,
        0,
        null,
        null,
        null,
        18,
        0,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/jtag_ap.rb": [
        1,
        1,
        1,
        1,
        null,
        1,
        0,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug/jtag_ap_controller.rb": [
        1,
        1,
        1,
        1,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug_dev/dut.rb": [
        1,
        null,
        null,
        null,
        null,
        null,
        1,
        1,
        1,
        null,
        null,
        null,
        null,
        null,
        null,
        1,
        3,
        null,
        3,
        3,
        3,
        3,
        null,
        null,
        null,
        null,
        null,
        null,
        1,
        2,
        null,
        null,
        null,
        null,
        null,
        null,
        1,
        12,
        null,
        null,
        null,
        null,
        null,
        null,
        1,
        6,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug_dev/dut_jtag.rb": [
        1,
        null,
        1,
        1,
        null,
        null,
        null,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        null,
        null,
        1,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null,
        null
      ],
      "/proj/tec_ulp1_verif/users/b01784/ulp1/origen/origen_arm_debug/lib/origen_arm_debug_dev/dut_swd.rb": [
        1,
        null,
        1,
        1,
        null,
        null,
        null,
        1,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        null,
        2,
        null,
        null,
        null,
        null,
        null,
        null,
        null
      ]
    },
    "timestamp": 1494604109
  }
}
