

================================================================
== Vitis HLS Report for 'top_function_Pipeline_VITIS_LOOP_141_1'
================================================================
* Date:           Mon Jul 24 10:31:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     121|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      70|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      70|     166|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     2520|  600|  716160|  358080|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln141_fu_115_p2   |         +|   0|  0|  41|          34|           1|
    |add_ln142_fu_133_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln141_fu_105_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 121|          99|          67|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_34              |   9|          2|   32|         64|
    |i_fu_38                  |   9|          2|   34|         68|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_34              |  32|   0|   32|          0|
    |i_fu_38                  |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_141_1|  return value|
|sext_ln141             |   in|   32|     ap_none|                              sext_ln141|        scalar|
|zext_ln141             |   in|    5|     ap_none|                              zext_ln141|        scalar|
|p_reload34             |   in|   32|     ap_none|                              p_reload34|        scalar|
|p_out                  |  out|   32|      ap_vld|                                   p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                                   p_out|       pointer|
|allTraversal_address0  |  out|    5|   ap_memory|                            allTraversal|         array|
|allTraversal_ce0       |  out|    1|   ap_memory|                            allTraversal|         array|
|allTraversal_q0        |   in|    5|   ap_memory|                            allTraversal|         array|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

