

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Mon Aug 07 09:05:27 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- noise_gen_loop          |   48|   48|        12|          -|          -|     4|    no    |
        | + normalizer_stage_loop  |    8|    8|         2|          -|          -|     4|    no    |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: bramChapter_3_V_1 (6)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %bramChapter_3_V_1 = alloca i9

ST_1: bramChapter_3_V_2 (7)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %bramChapter_3_V_2 = alloca i9

ST_1: bramChapter_3_V_4 (8)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %bramChapter_3_V_4 = alloca i9

ST_1: bramChapter_3_V (9)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %bramChapter_3_V = alloca i9

ST_1: snr_V_read_1 (10)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %snr_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %snr_V_read)

ST_1: norm_V (11)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %norm_V = alloca [20 x i15], align 2

ST_1: p_Val2_s (12)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Val2_s = load i128* @uut_lfsr128_V, align 8

ST_1: StgValue_17 (13)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  br label %.preheader


 <State 2>: 5.50ns
ST_2: noiseGen_V_3 (15)  [1/1] 0.00ns
.preheader:0  %noiseGen_V_3 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_V_2 (16)  [1/1] 0.00ns
.preheader:1  %noiseGen_V_2 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_1, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_3_V_2 (17)  [1/1] 0.00ns
.preheader:2  %noiseGen_3_V_2 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_3_V_4 (18)  [1/1] 0.00ns
.preheader:3  %noiseGen_3_V_4 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: i (19)  [1/1] 0.00ns
.preheader:4  %i = phi i3 [ 0, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %i_1, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: i_cast_cast (20)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:5  %i_cast_cast = zext i3 %i to i6

ST_2: tmp_3 (21)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:6  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: p_shl_cast (22)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:7  %p_shl_cast = zext i5 %tmp_3 to i6

ST_2: tmp_8 (23)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:8  %tmp_8 = add i6 %i_cast_cast, %p_shl_cast

ST_2: tmp_8_cast (24)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:9  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_2: norm_V_addr (25)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:10  %norm_V_addr = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_8_cast

ST_2: exitcond1 (26)  [1/1] 1.22ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:11  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty (27)  [1/1] 0.00ns
.preheader:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_1 (28)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:13  %i_1 = add i3 %i, 1

ST_2: StgValue_32 (29)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:14  br i1 %exitcond1, label %_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv, label %_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

ST_2: bramChapter_3_V_1_l (31)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l = load i9* %bramChapter_3_V_1

ST_2: bramChapter_3_V_2_l (32)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l = load i9* %bramChapter_3_V_2

ST_2: bramChapter_3_V_4_l (33)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l = load i9* %bramChapter_3_V_4

ST_2: bramChapter_3_V_loa (34)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa = load i9* %bramChapter_3_V

ST_2: StgValue_37 (35)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str269) nounwind

ST_2: tmp_1 (36)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str269)

ST_2: tmp_21 (37)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_21 = trunc i3 %i to i2

ST_2: op2_assign (38)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %op2_assign = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_21, i5 0)

ST_2: tmp_7 (39)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_7 = zext i7 %op2_assign to i128

ST_2: r_V_9 (40)  [1/1] 3.11ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %r_V_9 = lshr i128 %p_Val2_s, %tmp_7

ST_2: tmp_22 (41)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %r_V_9, i32 31)

ST_2: phitmp1 (42)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %phitmp1 = call i15 @_ssdm_op_PartSelect.i15.i128.i32.i32(i128 %r_V_9, i32 15, i32 29)

ST_2: StgValue_45 (43)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  store i15 %phitmp1, i15* %norm_V_addr, align 2

ST_2: sel_tmp (44)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %sel_tmp = icmp eq i2 %tmp_21, -2

ST_2: sel_tmp1 (45)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %sel_tmp1 = icmp eq i2 %tmp_21, 1

ST_2: sel_tmp2 (46)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %sel_tmp2 = icmp eq i2 %tmp_21, 0

ST_2: or_cond (47)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %or_cond = or i1 %sel_tmp2, %sel_tmp1

ST_2: newSel (48)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel1)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %newSel = select i1 %sel_tmp, i9 %bramChapter_3_V_loa, i9 0

ST_2: newSel1 (49)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %newSel1 = select i1 %or_cond, i9 %bramChapter_3_V_loa, i9 %newSel

ST_2: newSel2 (50)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel3)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %newSel2 = select i1 %sel_tmp, i9 0, i9 %bramChapter_3_V_4_l

ST_2: newSel3 (51)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %newSel3 = select i1 %or_cond, i9 %bramChapter_3_V_4_l, i9 %newSel2

ST_2: sel_tmp3 (52)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_1_V_1)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %sel_tmp3 = select i1 %sel_tmp1, i9 0, i9 %bramChapter_3_V_2_l

ST_2: bramChapter_1_V_1 (53)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %bramChapter_1_V_1 = select i1 %sel_tmp2, i9 %bramChapter_3_V_2_l, i9 %sel_tmp3

ST_2: bramChapter_0_V_1 (54)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %bramChapter_0_V_1 = select i1 %sel_tmp2, i9 0, i9 %bramChapter_3_V_1_l

ST_2: StgValue_57 (55)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  store i9 %newSel1, i9* %bramChapter_3_V

ST_2: StgValue_58 (56)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  store i9 %newSel3, i9* %bramChapter_3_V_4

ST_2: StgValue_59 (57)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  store i9 %bramChapter_1_V_1, i9* %bramChapter_3_V_2

ST_2: StgValue_60 (58)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  store i9 %bramChapter_0_V_1, i9* %bramChapter_3_V_1

ST_2: StgValue_61 (59)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  br label %0

ST_2: lfsr1_V (179)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:369->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %lfsr1_V = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: lfsr2_V (180)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:370->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  %lfsr2_V = trunc i128 %p_Val2_s to i64

ST_2: tmp_9 (181)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 93)

ST_2: r_V_19 (182)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %r_V_19 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 %tmp_9, i34 0)

ST_2: r_V_20 (183)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %r_V_20 = xor i64 %r_V_19, %lfsr1_V

ST_2: r_V_s (184)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %r_V_s = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %r_V_20, i32 35, i32 63)

ST_2: r_V_21 (185)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %r_V_21 = zext i29 %r_V_s to i64

ST_2: r_V_22 (186)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %r_V_22 = xor i64 %r_V_21, %r_V_20

ST_2: r_V_23 (187)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (grouped into LUT with out node r_V_24)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %r_V_23 = shl i64 %r_V_22, 1

ST_2: r_V_24 (188)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %r_V_24 = xor i64 %r_V_23, %r_V_22

ST_2: tmp_18 (189)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_18 = trunc i128 %p_Val2_s to i6

ST_2: r_V_25 (190)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %r_V_25 = call i64 @_ssdm_op_BitConcatenate.i64.i6.i58(i6 %tmp_18, i58 0)

ST_2: r_V_26 (191)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %r_V_26 = xor i64 %r_V_25, %lfsr2_V

ST_2: r_V_6 (192)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %r_V_6 = call i51 @_ssdm_op_PartSelect.i51.i64.i32.i32(i64 %r_V_26, i32 13, i32 63)

ST_2: r_V_27 (193)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %r_V_27 = zext i51 %r_V_6 to i64

ST_2: r_V_28 (194)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %r_V_28 = xor i64 %r_V_27, %r_V_26

ST_2: r_V_29 (195)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (grouped into LUT with out node r_V_30)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V_29 = shl i64 %r_V_28, 7

ST_2: r_V_30 (196)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %r_V_30 = xor i64 %r_V_29, %r_V_28

ST_2: p_Result_s (197)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:374->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %r_V_24, i64 %r_V_30)

ST_2: StgValue_81 (198)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  store i128 %p_Result_s, i128* @uut_lfsr128_V, align 8

ST_2: tmp_s (208)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %tmp_s = zext i8 %snr_V_read_1 to i32

ST_2: scaleLookup_addr (209)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  %scaleLookup_addr = getelementptr [256 x i17]* @scaleLookup, i32 0, i32 %tmp_s

ST_2: scale_V (210)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %scale_V = load i17* %scaleLookup_addr, align 4


 <State 3>: 5.20ns
ST_3: normStage (61)  [1/1] 0.00ns
:0  %normStage = phi i3 [ 0, %_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %normStage_1, %.backedge ]

ST_3: normStage_cast1_cast (62)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:1  %normStage_cast1_cast = zext i3 %normStage to i6

ST_3: tmp_4 (63)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:2  %tmp_4 = add i6 %tmp_8, %normStage_cast1_cast

ST_3: tmp_26_cast (64)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:3  %tmp_26_cast = zext i6 %tmp_4 to i32

ST_3: norm_V_addr_1 (65)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:4  %norm_V_addr_1 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_26_cast

ST_3: normStage_cast (66)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:5  %normStage_cast = zext i3 %normStage to i4

ST_3: exitcond (67)  [1/1] 1.22ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:6  %exitcond = icmp eq i3 %normStage, -4

ST_3: empty_12 (68)  [1/1] 0.00ns
:7  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: normStage_1 (69)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:8  %normStage_1 = add i3 %normStage, 1

ST_3: StgValue_94 (70)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv, label %_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_3: norm_V_load (78)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %norm_V_load = load i15* %norm_V_addr_1, align 2

ST_3: bramChapter_3_V_1_l_2 (122)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l_2 = load i9* %bramChapter_3_V_1

ST_3: bramChapter_3_V_2_l_2 (123)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l_2 = load i9* %bramChapter_3_V_2

ST_3: bramChapter_3_V_4_l_2 (124)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l_2 = load i9* %bramChapter_3_V_4

ST_3: bramChapter_3_V_loa_2 (125)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa_2 = load i9* %bramChapter_3_V

ST_3: phitmp2 (126)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:208
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %phitmp2 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %r_V_9, i32 10, i32 14)

ST_3: tmp_10 (127)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_10 = call i9 @_ssdm_op_Mux.ap_auto.4i9.i2(i9 %bramChapter_3_V_1_l_2, i9 %bramChapter_3_V_2_l_2, i9 %bramChapter_3_V_4_l_2, i9 %bramChapter_3_V_loa_2, i2 %tmp_21)

ST_3: tmp_11 (128)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:209
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_11 = zext i5 %phitmp2 to i9

ST_3: tmp_12 (129)  [1/1] 1.50ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:209
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_12 = add i9 %tmp_10, %tmp_11

ST_3: tmp_23 (130)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:210
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_23 = trunc i128 %r_V_9 to i10

ST_3: tmp_13 (131)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %tmp_13 = zext i9 %tmp_12 to i32

ST_3: coarseContents_addr (132)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %coarseContents_addr = getelementptr [512 x i17]* @coarseContents, i32 0, i32 %tmp_13

ST_3: coarseContents_load (133)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %coarseContents_load = load i17* %coarseContents_addr, align 4

ST_3: gradientContents_add (134)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %gradientContents_add = getelementptr [512 x i13]* @gradientContents, i32 0, i32 %tmp_13

ST_3: gradientContents_loa (135)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %gradientContents_loa = load i13* %gradientContents_add, align 2


 <State 4>: 7.11ns
ST_4: StgValue_110 (72)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str270) nounwind

ST_4: op2_assign_2 (73)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %op2_assign_2 = sub i3 3, %normStage

ST_4: op2_assign_2_cast (74)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %op2_assign_2_cast = zext i3 %op2_assign_2 to i4

ST_4: r_V_14 (75)  [1/1] 0.97ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %r_V_14 = shl i4 1, %op2_assign_2_cast

ST_4: op2_assign_1 (76)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %op2_assign_1 = xor i4 %r_V_14, -1

ST_4: op2_assign_1_cast (77)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %op2_assign_1_cast = zext i4 %op2_assign_1 to i15

ST_4: norm_V_load (78)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %norm_V_load = load i15* %norm_V_addr_1, align 2

ST_4: tmp_15 (79)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_15 = lshr i15 %norm_V_load, %op2_assign_1_cast

ST_4: tmp_24 (80)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_24 = trunc i15 %tmp_15 to i9

ST_4: phitmp4 (81)  [1/1] 2.33ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (out node of the LUT)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %phitmp4 = icmp eq i9 %tmp_24, 0

ST_4: StgValue_120 (82)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  br i1 %phitmp4, label %_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

ST_4: bramChapter_3_V_1_l_1 (84)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l_1 = load i9* %bramChapter_3_V_1

ST_4: bramChapter_3_V_2_l_1 (85)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l_1 = load i9* %bramChapter_3_V_2

ST_4: bramChapter_3_V_4_l_1 (86)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l_1 = load i9* %bramChapter_3_V_4

ST_4: bramChapter_3_V_loa_1 (87)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa_1 = load i9* %bramChapter_3_V

ST_4: op2_assign_3 (88)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %op2_assign_3 = sub i4 -8, %normStage_cast

ST_4: op2_assign_3_cast (89)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (grouped into LUT with out node bramChapter_3_V_10)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %op2_assign_3_cast = zext i4 %op2_assign_3 to i9

ST_4: r_V_16 (90)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (grouped into LUT with out node bramChapter_3_V_10)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %r_V_16 = shl i9 1, %op2_assign_3_cast

ST_4: tmp_17 (91)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_17 = call i9 @_ssdm_op_Mux.ap_auto.4i9.i2(i9 %bramChapter_3_V_1_l_1, i9 %bramChapter_3_V_2_l_1, i9 %bramChapter_3_V_4_l_1, i9 %bramChapter_3_V_loa_1, i2 %tmp_21)

ST_4: bramChapter_3_V_10 (92)  [1/1] 1.50ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %bramChapter_3_V_10 = add i9 %r_V_16, %tmp_17

ST_4: newSel15 (93)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_3)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %newSel15 = select i1 %sel_tmp, i9 %bramChapter_3_V_loa_1, i9 %bramChapter_3_V_10

ST_4: bramChapter_3_V_3 (94)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %bramChapter_3_V_3 = select i1 %or_cond, i9 %bramChapter_3_V_loa_1, i9 %newSel15

ST_4: newSel16 (95)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_5)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %newSel16 = select i1 %sel_tmp, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_4_l_1

ST_4: bramChapter_3_V_5 (96)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %bramChapter_3_V_5 = select i1 %or_cond, i9 %bramChapter_3_V_4_l_1, i9 %newSel16

ST_4: bramChapter_3_V_7 (97)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_8)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %bramChapter_3_V_7 = select i1 %sel_tmp1, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_2_l_1

ST_4: bramChapter_3_V_8 (98)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %bramChapter_3_V_8 = select i1 %sel_tmp2, i9 %bramChapter_3_V_2_l_1, i9 %bramChapter_3_V_7

ST_4: bramChapter_3_V_9 (99)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %bramChapter_3_V_9 = select i1 %sel_tmp2, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_1_l_1

ST_4: tmp_42_cast_cast (100)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %tmp_42_cast_cast = zext i3 %normStage_1 to i6

ST_4: tmp_19 (101)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_19 = add i6 %tmp_8, %tmp_42_cast_cast

ST_4: tmp_28_cast (102)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %tmp_28_cast = zext i6 %tmp_19 to i32

ST_4: norm_V_addr_3 (103)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %norm_V_addr_3 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_28_cast

ST_4: StgValue_141 (104)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  store i15 %norm_V_load, i15* %norm_V_addr_3, align 2

ST_4: StgValue_142 (105)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  store i9 %bramChapter_3_V_3, i9* %bramChapter_3_V

ST_4: StgValue_143 (106)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  store i9 %bramChapter_3_V_5, i9* %bramChapter_3_V_4

ST_4: StgValue_144 (107)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  store i9 %bramChapter_3_V_8, i9* %bramChapter_3_V_2

ST_4: StgValue_145 (108)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  store i9 %bramChapter_3_V_9, i9* %bramChapter_3_V_1

ST_4: StgValue_146 (109)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  br label %.backedge

ST_4: tmp_38_cast_cast (111)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_38_cast_cast = zext i3 %normStage_1 to i6

ST_4: tmp_16 (112)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_16 = add i6 %tmp_8, %tmp_38_cast_cast

ST_4: tmp_27_cast (113)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_27_cast = zext i6 %tmp_16 to i32

ST_4: norm_V_addr_2 (114)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %norm_V_addr_2 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_27_cast

ST_4: tmp_39_cast (115)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_39_cast = zext i4 %r_V_14 to i15

ST_4: r_V_15 (116)  [1/1] 2.33ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_15 = shl i15 %norm_V_load, %tmp_39_cast

ST_4: StgValue_153 (117)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  store i15 %r_V_15, i15* %norm_V_addr_2, align 2

ST_4: StgValue_154 (118)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:201
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  br label %.backedge

ST_4: StgValue_155 (120)  [1/1] 0.00ns
.backedge:0  br label %0


 <State 5>: 7.94ns
ST_5: coarseContents_load (133)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %coarseContents_load = load i17* %coarseContents_addr, align 4

ST_5: gradientContents_loa (135)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %gradientContents_loa = load i13* %gradientContents_add, align 2

ST_5: lhs_V_3_cast (136)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %lhs_V_3_cast = zext i13 %gradientContents_loa to i23

ST_5: rhs_V_2_cast (137)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %rhs_V_2_cast = sext i10 %tmp_23 to i23

ST_5: r_V_12 (138)  [1/1] 5.55ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %r_V_12 = mul i23 %lhs_V_3_cast, %rhs_V_2_cast

ST_5: sel_tmp7 (147)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %sel_tmp7 = icmp ne i2 %tmp_21, 0

ST_5: sel_tmp8 (148)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %sel_tmp8 = icmp ne i2 %tmp_21, 1

ST_5: sel_tmp9 (149)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %sel_tmp9 = icmp ne i2 %tmp_21, -2

ST_5: tmp12 (150)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node sel_tmp10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tmp12 = and i1 %sel_tmp7, %sel_tmp8

ST_5: tmp13 (151)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node sel_tmp10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %tmp13 = and i1 %tmp_22, %sel_tmp9

ST_5: sel_tmp10 (152)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %sel_tmp10 = and i1 %tmp13, %tmp12


 <State 6>: 5.75ns
ST_6: tmp_14 (139)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_14 = sext i23 %r_V_12 to i29

ST_6: r_V_13 (140)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:216
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %r_V_13 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %coarseContents_load, i10 0)

ST_6: r_V_11_cast (141)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:216
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %r_V_11_cast = zext i27 %r_V_13 to i29

ST_6: noiseGen_0_V (142)  [1/1] 1.90ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %noiseGen_0_V = sub i29 %tmp_14, %r_V_11_cast

ST_6: noiseGen_0_V_2 (143)  [1/1] 1.90ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:218
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %noiseGen_0_V_2 = add i29 %r_V_11_cast, %tmp_14

ST_6: sel_tmp4 (144)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %sel_tmp4 = xor i1 %tmp_22, true

ST_6: sel_tmp5 (145)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %sel_tmp5 = and i1 %sel_tmp, %sel_tmp4

ST_6: sel_tmp6 (146)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node or_cond3)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %sel_tmp6 = and i1 %sel_tmp1, %sel_tmp4

ST_6: sel_tmp11 (153)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node or_cond4)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %sel_tmp11 = and i1 %tmp_22, %sel_tmp

ST_6: sel_tmp12 (154)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %sel_tmp12 = and i1 %tmp_22, %sel_tmp1

ST_6: sel_tmp13 (155)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node noiseGen_3_V_5)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %sel_tmp13 = and i1 %sel_tmp2, %sel_tmp4

ST_6: sel_tmp14 (156)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node noiseGen_3_V_6)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %sel_tmp14 = and i1 %tmp_22, %sel_tmp2

ST_6: or_cond2 (157)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node or_cond4)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %or_cond2 = or i1 %sel_tmp12, %sel_tmp11

ST_6: newSel4 (158)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel6)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %newSel4 = select i1 %sel_tmp10, i29 %noiseGen_0_V, i29 %noiseGen_V_3

ST_6: or_cond3 (159)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %or_cond3 = or i1 %sel_tmp10, %sel_tmp6

ST_6: newSel5 (160)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %newSel5 = select i1 %sel_tmp5, i29 %noiseGen_V_3, i29 %noiseGen_0_V_2

ST_6: or_cond4 (161)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %or_cond4 = or i1 %sel_tmp2, %or_cond2

ST_6: newSel6 (162)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %newSel6 = select i1 %or_cond3, i29 %newSel4, i29 %newSel5

ST_6: noiseGen_3_V (163)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %noiseGen_3_V = select i1 %or_cond4, i29 %noiseGen_V_3, i29 %newSel6

ST_6: newSel8 (164)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel7)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %newSel8 = select i1 %sel_tmp12, i29 %noiseGen_V_2, i29 %noiseGen_0_V

ST_6: newSel9 (165)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %newSel9 = select i1 %sel_tmp5, i29 %noiseGen_0_V_2, i29 %noiseGen_V_2

ST_6: newSel7 (166)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %newSel7 = select i1 %sel_tmp2, i29 %noiseGen_V_2, i29 %newSel8

ST_6: newSel10 (167)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %newSel10 = select i1 %or_cond3, i29 %noiseGen_V_2, i29 %newSel9

ST_6: noiseGen_3_V_1 (168)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %noiseGen_3_V_1 = select i1 %or_cond4, i29 %newSel7, i29 %newSel10

ST_6: newSel11 (169)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel13)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %newSel11 = select i1 %sel_tmp12, i29 %noiseGen_0_V, i29 %noiseGen_3_V_2

ST_6: newSel12 (170)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel14)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %newSel12 = select i1 %sel_tmp10, i29 %noiseGen_3_V_2, i29 %noiseGen_0_V_2

ST_6: newSel13 (171)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %newSel13 = select i1 %sel_tmp2, i29 %noiseGen_3_V_2, i29 %newSel11

ST_6: newSel14 (172)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %newSel14 = select i1 %or_cond3, i29 %newSel12, i29 %noiseGen_3_V_2

ST_6: noiseGen_3_V_3 (173)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:51  %noiseGen_3_V_3 = select i1 %or_cond4, i29 %newSel13, i29 %newSel14

ST_6: noiseGen_3_V_5 (174)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:52  %noiseGen_3_V_5 = select i1 %sel_tmp13, i29 %noiseGen_0_V_2, i29 %noiseGen_3_V_4

ST_6: noiseGen_3_V_6 (175)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:53  %noiseGen_3_V_6 = select i1 %sel_tmp14, i29 %noiseGen_0_V, i29 %noiseGen_3_V_5

ST_6: empty_13 (176)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:222
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:54  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str269, i32 %tmp_1)

ST_6: StgValue_199 (177)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:55  br label %.preheader


 <State 7>: 4.00ns
ST_7: p_2_cast (199)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %p_2_cast = sext i29 %noiseGen_3_V_4 to i30

ST_7: p_3_cast (200)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %p_3_cast = sext i29 %noiseGen_3_V_2 to i30

ST_7: tmp_cast (201)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_cast = sext i29 %noiseGen_V_2 to i30

ST_7: tmp_cast_14 (202)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tmp_cast_14 = sext i29 %noiseGen_V_3 to i30

ST_7: tmp (203)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %tmp = add i30 %p_3_cast, %p_2_cast

ST_7: tmp183_cast (204)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %tmp183_cast = sext i30 %tmp to i31

ST_7: tmp1 (205)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %tmp1 = add i30 %tmp_cast, %tmp_cast_14

ST_7: tmp184_cast (206)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %tmp184_cast = sext i30 %tmp1 to i31

ST_7: centralLimitNoise_V (207)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %centralLimitNoise_V = add i31 %tmp184_cast, %tmp183_cast

ST_7: scale_V (210)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %scale_V = load i17* %scaleLookup_addr, align 4


 <State 8>: 7.95ns
ST_8: lhs_V (211)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:32  %lhs_V = sext i31 %centralLimitNoise_V to i48

ST_8: rhs_V (212)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:33  %rhs_V = zext i17 %scale_V to i48

ST_8: r_V_31 (213)  [1/1] 7.95ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:34  %r_V_31 = mul nsw i48 %lhs_V, %rhs_V


 <State 9>: 5.48ns
ST_9: tmp_2 (214)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:35  %tmp_2 = zext i48 %r_V_31 to i49

ST_9: r_V (215)  [1/1] 2.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:36  %r_V = add nsw i49 268435456, %tmp_2

ST_9: roundedNoise_V (216)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:37  %roundedNoise_V = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %r_V, i32 29, i32 47)

ST_9: tmp_20 (217)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:237
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:38  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i49.i32.i32(i49 %r_V, i32 44, i32 47)

ST_9: icmp (218)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:237
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:39  %icmp = icmp sgt i4 %tmp_20, 0

ST_9: tmp_5 (219)  [1/1] 1.93ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:240
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:40  %tmp_5 = icmp slt i19 %roundedNoise_V, -32767

ST_9: saturatedNoise_V (220)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:244 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:41  %saturatedNoise_V = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %r_V, i32 29, i32 44)

ST_9: saturatedNoise_V_1 (221)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:42  %saturatedNoise_V_1 = select i1 %icmp, i16 32767, i16 -32767

ST_9: tmp_6 (222)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:43  %tmp_6 = or i1 %icmp, %tmp_5

ST_9: ssdm_int_V_write_ass (223)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:44  %ssdm_int_V_write_ass = select i1 %tmp_6, i16 %saturatedNoise_V_1, i16 %saturatedNoise_V

ST_9: StgValue_223 (224)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:248
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:45  ret i16 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ snr_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uut_lfsr128_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coarseContents]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gradientContents]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ scaleLookup]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bramChapter_3_V_1     (alloca           ) [ 0011111000]
bramChapter_3_V_2     (alloca           ) [ 0011111000]
bramChapter_3_V_4     (alloca           ) [ 0011111000]
bramChapter_3_V       (alloca           ) [ 0011111000]
snr_V_read_1          (read             ) [ 0011111000]
norm_V                (alloca           ) [ 0011111000]
p_Val2_s              (load             ) [ 0011111000]
StgValue_17           (br               ) [ 0111111000]
noiseGen_V_3          (phi              ) [ 0011111100]
noiseGen_V_2          (phi              ) [ 0011111100]
noiseGen_3_V_2        (phi              ) [ 0011111100]
noiseGen_3_V_4        (phi              ) [ 0011111100]
i                     (phi              ) [ 0010000000]
i_cast_cast           (zext             ) [ 0000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000]
p_shl_cast            (zext             ) [ 0000000000]
tmp_8                 (add              ) [ 0001100000]
tmp_8_cast            (zext             ) [ 0000000000]
norm_V_addr           (getelementptr    ) [ 0000000000]
exitcond1             (icmp             ) [ 0011111000]
empty                 (speclooptripcount) [ 0000000000]
i_1                   (add              ) [ 0111111000]
StgValue_32           (br               ) [ 0000000000]
bramChapter_3_V_1_l   (load             ) [ 0000000000]
bramChapter_3_V_2_l   (load             ) [ 0000000000]
bramChapter_3_V_4_l   (load             ) [ 0000000000]
bramChapter_3_V_loa   (load             ) [ 0000000000]
StgValue_37           (specloopname     ) [ 0000000000]
tmp_1                 (specregionbegin  ) [ 0001111000]
tmp_21                (trunc            ) [ 0001110000]
op2_assign            (bitconcatenate   ) [ 0000000000]
tmp_7                 (zext             ) [ 0000000000]
r_V_9                 (lshr             ) [ 0001100000]
tmp_22                (bitselect        ) [ 0001111000]
phitmp1               (partselect       ) [ 0000000000]
StgValue_45           (store            ) [ 0000000000]
sel_tmp               (icmp             ) [ 0001111000]
sel_tmp1              (icmp             ) [ 0001111000]
sel_tmp2              (icmp             ) [ 0001111000]
or_cond               (or               ) [ 0001100000]
newSel                (select           ) [ 0000000000]
newSel1               (select           ) [ 0000000000]
newSel2               (select           ) [ 0000000000]
newSel3               (select           ) [ 0000000000]
sel_tmp3              (select           ) [ 0000000000]
bramChapter_1_V_1     (select           ) [ 0000000000]
bramChapter_0_V_1     (select           ) [ 0000000000]
StgValue_57           (store            ) [ 0000000000]
StgValue_58           (store            ) [ 0000000000]
StgValue_59           (store            ) [ 0000000000]
StgValue_60           (store            ) [ 0000000000]
StgValue_61           (br               ) [ 0011111000]
lfsr1_V               (partselect       ) [ 0000000000]
lfsr2_V               (trunc            ) [ 0000000000]
tmp_9                 (partselect       ) [ 0000000000]
r_V_19                (bitconcatenate   ) [ 0000000000]
r_V_20                (xor              ) [ 0000000000]
r_V_s                 (partselect       ) [ 0000000000]
r_V_21                (zext             ) [ 0000000000]
r_V_22                (xor              ) [ 0000000000]
r_V_23                (shl              ) [ 0000000000]
r_V_24                (xor              ) [ 0000000000]
tmp_18                (trunc            ) [ 0000000000]
r_V_25                (bitconcatenate   ) [ 0000000000]
r_V_26                (xor              ) [ 0000000000]
r_V_6                 (partselect       ) [ 0000000000]
r_V_27                (zext             ) [ 0000000000]
r_V_28                (xor              ) [ 0000000000]
r_V_29                (shl              ) [ 0000000000]
r_V_30                (xor              ) [ 0000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000]
StgValue_81           (store            ) [ 0000000000]
tmp_s                 (zext             ) [ 0000000000]
scaleLookup_addr      (getelementptr    ) [ 0000000100]
normStage             (phi              ) [ 0001100000]
normStage_cast1_cast  (zext             ) [ 0000000000]
tmp_4                 (add              ) [ 0000000000]
tmp_26_cast           (zext             ) [ 0000000000]
norm_V_addr_1         (getelementptr    ) [ 0000100000]
normStage_cast        (zext             ) [ 0000100000]
exitcond              (icmp             ) [ 0011111000]
empty_12              (speclooptripcount) [ 0000000000]
normStage_1           (add              ) [ 0011111000]
StgValue_94           (br               ) [ 0000000000]
bramChapter_3_V_1_l_2 (load             ) [ 0000000000]
bramChapter_3_V_2_l_2 (load             ) [ 0000000000]
bramChapter_3_V_4_l_2 (load             ) [ 0000000000]
bramChapter_3_V_loa_2 (load             ) [ 0000000000]
phitmp2               (partselect       ) [ 0000000000]
tmp_10                (mux              ) [ 0000000000]
tmp_11                (zext             ) [ 0000000000]
tmp_12                (add              ) [ 0000000000]
tmp_23                (trunc            ) [ 0000010000]
tmp_13                (zext             ) [ 0000000000]
coarseContents_addr   (getelementptr    ) [ 0000010000]
gradientContents_add  (getelementptr    ) [ 0000010000]
StgValue_110          (specloopname     ) [ 0000000000]
op2_assign_2          (sub              ) [ 0000000000]
op2_assign_2_cast     (zext             ) [ 0000000000]
r_V_14                (shl              ) [ 0000000000]
op2_assign_1          (xor              ) [ 0000000000]
op2_assign_1_cast     (zext             ) [ 0000000000]
norm_V_load           (load             ) [ 0000000000]
tmp_15                (lshr             ) [ 0000000000]
tmp_24                (trunc            ) [ 0000000000]
phitmp4               (icmp             ) [ 0011111000]
StgValue_120          (br               ) [ 0000000000]
bramChapter_3_V_1_l_1 (load             ) [ 0000000000]
bramChapter_3_V_2_l_1 (load             ) [ 0000000000]
bramChapter_3_V_4_l_1 (load             ) [ 0000000000]
bramChapter_3_V_loa_1 (load             ) [ 0000000000]
op2_assign_3          (sub              ) [ 0000000000]
op2_assign_3_cast     (zext             ) [ 0000000000]
r_V_16                (shl              ) [ 0000000000]
tmp_17                (mux              ) [ 0000000000]
bramChapter_3_V_10    (add              ) [ 0000000000]
newSel15              (select           ) [ 0000000000]
bramChapter_3_V_3     (select           ) [ 0000000000]
newSel16              (select           ) [ 0000000000]
bramChapter_3_V_5     (select           ) [ 0000000000]
bramChapter_3_V_7     (select           ) [ 0000000000]
bramChapter_3_V_8     (select           ) [ 0000000000]
bramChapter_3_V_9     (select           ) [ 0000000000]
tmp_42_cast_cast      (zext             ) [ 0000000000]
tmp_19                (add              ) [ 0000000000]
tmp_28_cast           (zext             ) [ 0000000000]
norm_V_addr_3         (getelementptr    ) [ 0000000000]
StgValue_141          (store            ) [ 0000000000]
StgValue_142          (store            ) [ 0000000000]
StgValue_143          (store            ) [ 0000000000]
StgValue_144          (store            ) [ 0000000000]
StgValue_145          (store            ) [ 0000000000]
StgValue_146          (br               ) [ 0000000000]
tmp_38_cast_cast      (zext             ) [ 0000000000]
tmp_16                (add              ) [ 0000000000]
tmp_27_cast           (zext             ) [ 0000000000]
norm_V_addr_2         (getelementptr    ) [ 0000000000]
tmp_39_cast           (zext             ) [ 0000000000]
r_V_15                (shl              ) [ 0000000000]
StgValue_153          (store            ) [ 0000000000]
StgValue_154          (br               ) [ 0000000000]
StgValue_155          (br               ) [ 0011111000]
coarseContents_load   (load             ) [ 0000001000]
gradientContents_loa  (load             ) [ 0000000000]
lhs_V_3_cast          (zext             ) [ 0000000000]
rhs_V_2_cast          (sext             ) [ 0000000000]
r_V_12                (mul              ) [ 0000001000]
sel_tmp7              (icmp             ) [ 0000000000]
sel_tmp8              (icmp             ) [ 0000000000]
sel_tmp9              (icmp             ) [ 0000000000]
tmp12                 (and              ) [ 0000000000]
tmp13                 (and              ) [ 0000000000]
sel_tmp10             (and              ) [ 0000001000]
tmp_14                (sext             ) [ 0000000000]
r_V_13                (bitconcatenate   ) [ 0000000000]
r_V_11_cast           (zext             ) [ 0000000000]
noiseGen_0_V          (sub              ) [ 0000000000]
noiseGen_0_V_2        (add              ) [ 0000000000]
sel_tmp4              (xor              ) [ 0000000000]
sel_tmp5              (and              ) [ 0000000000]
sel_tmp6              (and              ) [ 0000000000]
sel_tmp11             (and              ) [ 0000000000]
sel_tmp12             (and              ) [ 0000000000]
sel_tmp13             (and              ) [ 0000000000]
sel_tmp14             (and              ) [ 0000000000]
or_cond2              (or               ) [ 0000000000]
newSel4               (select           ) [ 0000000000]
or_cond3              (or               ) [ 0000000000]
newSel5               (select           ) [ 0000000000]
or_cond4              (or               ) [ 0000000000]
newSel6               (select           ) [ 0000000000]
noiseGen_3_V          (select           ) [ 0111111000]
newSel8               (select           ) [ 0000000000]
newSel9               (select           ) [ 0000000000]
newSel7               (select           ) [ 0000000000]
newSel10              (select           ) [ 0000000000]
noiseGen_3_V_1        (select           ) [ 0111111000]
newSel11              (select           ) [ 0000000000]
newSel12              (select           ) [ 0000000000]
newSel13              (select           ) [ 0000000000]
newSel14              (select           ) [ 0000000000]
noiseGen_3_V_3        (select           ) [ 0111111000]
noiseGen_3_V_5        (select           ) [ 0000000000]
noiseGen_3_V_6        (select           ) [ 0111111000]
empty_13              (specregionend    ) [ 0000000000]
StgValue_199          (br               ) [ 0111111000]
p_2_cast              (sext             ) [ 0000000000]
p_3_cast              (sext             ) [ 0000000000]
tmp_cast              (sext             ) [ 0000000000]
tmp_cast_14           (sext             ) [ 0000000000]
tmp                   (add              ) [ 0000000000]
tmp183_cast           (sext             ) [ 0000000000]
tmp1                  (add              ) [ 0000000000]
tmp184_cast           (sext             ) [ 0000000000]
centralLimitNoise_V   (add              ) [ 0000000010]
scale_V               (load             ) [ 0000000010]
lhs_V                 (sext             ) [ 0000000000]
rhs_V                 (zext             ) [ 0000000000]
r_V_31                (mul              ) [ 0000000001]
tmp_2                 (zext             ) [ 0000000000]
r_V                   (add              ) [ 0000000000]
roundedNoise_V        (partselect       ) [ 0000000000]
tmp_20                (partselect       ) [ 0000000000]
icmp                  (icmp             ) [ 0000000000]
tmp_5                 (icmp             ) [ 0000000000]
saturatedNoise_V      (partselect       ) [ 0000000000]
saturatedNoise_V_1    (select           ) [ 0000000000]
tmp_6                 (or               ) [ 0000000000]
ssdm_int_V_write_ass  (select           ) [ 0000000000]
StgValue_223          (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="snr_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snr_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uut_lfsr128_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uut_lfsr128_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coarseContents">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coarseContents"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gradientContents">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradientContents"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scaleLookup">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleLookup"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i30.i34"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i6.i58"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i51.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i9.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="bramChapter_3_V_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bramChapter_3_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bramChapter_3_V_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bramChapter_3_V_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bramChapter_3_V_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bramChapter_3_V_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bramChapter_3_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bramChapter_3_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="norm_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="snr_V_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="snr_V_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="norm_V_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_V_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="0"/>
<pin id="175" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_45/2 norm_V_load/3 StgValue_141/4 StgValue_153/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="scaleLookup_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scaleLookup_addr/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_V/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="norm_V_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_V_addr_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="coarseContents_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coarseContents_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coarseContents_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gradientContents_add_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradientContents_add/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="218" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradientContents_loa/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="norm_V_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_V_addr_3/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="norm_V_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_V_addr_2/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="noiseGen_V_3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="29" slack="1"/>
<pin id="237" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_V_3 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="noiseGen_V_3_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="29" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="noiseGen_V_3/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="noiseGen_V_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="29" slack="1"/>
<pin id="249" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_V_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="noiseGen_V_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="29" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="noiseGen_V_2/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="noiseGen_3_V_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="29" slack="1"/>
<pin id="261" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V_2 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="noiseGen_3_V_2_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="29" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="noiseGen_3_V_2/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="noiseGen_3_V_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="29" slack="1"/>
<pin id="273" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V_4 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="noiseGen_3_V_4_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="29" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="noiseGen_3_V_4/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="1"/>
<pin id="285" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="normStage_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="normStage (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="normStage_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="normStage/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bramChapter_3_V_1_l/2 bramChapter_3_V_1_l_2/3 bramChapter_3_V_1_l_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="1"/>
<pin id="311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bramChapter_3_V_2_l/2 bramChapter_3_V_2_l_2/3 bramChapter_3_V_2_l_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="1"/>
<pin id="314" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bramChapter_3_V_4_l/2 bramChapter_3_V_4_l_2/3 bramChapter_3_V_4_l_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bramChapter_3_V_loa/2 bramChapter_3_V_loa_2/3 bramChapter_3_V_loa_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="9" slack="0"/>
<pin id="323" dir="0" index="4" bw="9" slack="0"/>
<pin id="324" dir="0" index="5" bw="2" slack="1"/>
<pin id="325" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_10/3 tmp_17/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Val2_s_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="0"/>
<pin id="333" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_cast_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_cast/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_8_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_21_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="op2_assign_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="r_V_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="128" slack="1"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_22_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="128" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="phitmp1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="0"/>
<pin id="405" dir="0" index="1" bw="128" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sel_tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sel_tmp1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sel_tmp2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_cond_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="newSel_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="newSel1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="0" index="2" bw="9" slack="0"/>
<pin id="450" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="newSel2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="9" slack="0"/>
<pin id="458" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="newSel3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="0" index="2" bw="9" slack="0"/>
<pin id="466" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sel_tmp3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="9" slack="0"/>
<pin id="474" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="bramChapter_1_V_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_1_V_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="bramChapter_0_V_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="9" slack="0"/>
<pin id="490" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_0_V_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="StgValue_57_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_58_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="1"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="StgValue_59_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="StgValue_60_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="1"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="lfsr1_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="128" slack="1"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="0" index="3" bw="8" slack="0"/>
<pin id="519" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lfsr1_V/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="lfsr2_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lfsr2_V/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="30" slack="0"/>
<pin id="528" dir="0" index="1" bw="128" slack="1"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="0" index="3" bw="8" slack="0"/>
<pin id="531" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="r_V_19_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="30" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="r_V_20_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="r_V_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="29" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="0" index="3" bw="7" slack="0"/>
<pin id="554" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="r_V_21_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="29" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_22_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="29" slack="0"/>
<pin id="565" dir="0" index="1" bw="64" slack="0"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_22/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="r_V_23_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_23/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="r_V_24_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_24/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_18_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="128" slack="1"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="r_V_25_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_25/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="r_V_26_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_26/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="r_V_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="51" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="r_V_27_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="51" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_27/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="r_V_28_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="51" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="0"/>
<pin id="615" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_28/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="r_V_29_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_V_30_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="0"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_30/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Result_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="128" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="0" index="2" bw="64" slack="0"/>
<pin id="634" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="StgValue_81_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="128" slack="0"/>
<pin id="640" dir="0" index="1" bw="128" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_s_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="normStage_cast1_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="normStage_cast1_cast/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="1"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_26_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="normStage_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="normStage_cast/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="normStage_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="normStage_1/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="phitmp2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="0" index="1" bw="128" slack="1"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_11_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_12_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="0"/>
<pin id="693" dir="0" index="1" bw="5" slack="0"/>
<pin id="694" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_23_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="128" slack="1"/>
<pin id="699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_13_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="op2_assign_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="0"/>
<pin id="708" dir="0" index="1" bw="3" slack="1"/>
<pin id="709" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op2_assign_2/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="op2_assign_2_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_assign_2_cast/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_14_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_14/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="op2_assign_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="op2_assign_1/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="op2_assign_1_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_assign_1_cast/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_15_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="15" slack="0"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_24_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="phitmp4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp4/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="op2_assign_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="0" index="1" bw="3" slack="1"/>
<pin id="751" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op2_assign_3/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="op2_assign_3_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_assign_3_cast/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="r_V_16_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="4" slack="0"/>
<pin id="760" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="bramChapter_3_V_10_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="0" index="1" bw="9" slack="0"/>
<pin id="766" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bramChapter_3_V_10/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="newSel15_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="2"/>
<pin id="771" dir="0" index="1" bw="9" slack="0"/>
<pin id="772" dir="0" index="2" bw="9" slack="0"/>
<pin id="773" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel15/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bramChapter_3_V_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="2"/>
<pin id="778" dir="0" index="1" bw="9" slack="0"/>
<pin id="779" dir="0" index="2" bw="9" slack="0"/>
<pin id="780" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_3_V_3/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="newSel16_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="2"/>
<pin id="785" dir="0" index="1" bw="9" slack="0"/>
<pin id="786" dir="0" index="2" bw="9" slack="0"/>
<pin id="787" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel16/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="bramChapter_3_V_5_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="2"/>
<pin id="792" dir="0" index="1" bw="9" slack="0"/>
<pin id="793" dir="0" index="2" bw="9" slack="0"/>
<pin id="794" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_3_V_5/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bramChapter_3_V_7_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="2"/>
<pin id="799" dir="0" index="1" bw="9" slack="0"/>
<pin id="800" dir="0" index="2" bw="9" slack="0"/>
<pin id="801" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_3_V_7/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="bramChapter_3_V_8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="2"/>
<pin id="806" dir="0" index="1" bw="9" slack="0"/>
<pin id="807" dir="0" index="2" bw="9" slack="0"/>
<pin id="808" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_3_V_8/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bramChapter_3_V_9_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="2"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="0" index="2" bw="9" slack="0"/>
<pin id="815" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bramChapter_3_V_9/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_42_cast_cast_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast_cast/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_19_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="6" slack="2"/>
<pin id="823" dir="0" index="1" bw="3" slack="0"/>
<pin id="824" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_28_cast_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="StgValue_142_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="0"/>
<pin id="833" dir="0" index="1" bw="9" slack="3"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="StgValue_143_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="9" slack="3"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="StgValue_144_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="0"/>
<pin id="843" dir="0" index="1" bw="9" slack="3"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="StgValue_145_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="0"/>
<pin id="848" dir="0" index="1" bw="9" slack="3"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_38_cast_cast_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="1"/>
<pin id="853" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast_cast/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_16_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="2"/>
<pin id="856" dir="0" index="1" bw="3" slack="0"/>
<pin id="857" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_27_cast_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_39_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="r_V_15_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="15" slack="0"/>
<pin id="870" dir="0" index="1" bw="4" slack="0"/>
<pin id="871" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="lhs_V_3_cast_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="0"/>
<pin id="877" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="rhs_V_2_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2_cast/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sel_tmp7_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="2"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sel_tmp8_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="2"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sel_tmp9_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="2"/>
<pin id="894" dir="0" index="1" bw="2" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp12_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp12/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp13_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="2"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp13/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sel_tmp10_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_14_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="23" slack="1"/>
<pin id="916" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="r_V_13_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="27" slack="0"/>
<pin id="919" dir="0" index="1" bw="17" slack="1"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_13/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="r_V_11_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="27" slack="0"/>
<pin id="926" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11_cast/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="noiseGen_0_V_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="23" slack="0"/>
<pin id="930" dir="0" index="1" bw="27" slack="0"/>
<pin id="931" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="noiseGen_0_V/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="noiseGen_0_V_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="27" slack="0"/>
<pin id="936" dir="0" index="1" bw="23" slack="0"/>
<pin id="937" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="noiseGen_0_V_2/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sel_tmp4_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="3"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sel_tmp5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="3"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sel_tmp6_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="3"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sel_tmp11_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="3"/>
<pin id="957" dir="0" index="1" bw="1" slack="3"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/6 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sel_tmp12_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="3"/>
<pin id="961" dir="0" index="1" bw="1" slack="3"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sel_tmp13_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="3"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sel_tmp14_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="3"/>
<pin id="970" dir="0" index="1" bw="1" slack="3"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="or_cond2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="newSel4_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="0" index="1" bw="29" slack="0"/>
<pin id="981" dir="0" index="2" bw="29" slack="3"/>
<pin id="982" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/6 "/>
</bind>
</comp>

<comp id="985" class="1004" name="or_cond3_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="newSel5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="29" slack="3"/>
<pin id="993" dir="0" index="2" bw="29" slack="0"/>
<pin id="994" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="or_cond4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="3"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="newSel6_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="29" slack="0"/>
<pin id="1006" dir="0" index="2" bw="29" slack="0"/>
<pin id="1007" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="noiseGen_3_V_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="29" slack="3"/>
<pin id="1014" dir="0" index="2" bw="29" slack="0"/>
<pin id="1015" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="noiseGen_3_V/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="newSel8_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="29" slack="3"/>
<pin id="1022" dir="0" index="2" bw="29" slack="0"/>
<pin id="1023" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="newSel9_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="29" slack="0"/>
<pin id="1030" dir="0" index="2" bw="29" slack="3"/>
<pin id="1031" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="newSel7_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="3"/>
<pin id="1037" dir="0" index="1" bw="29" slack="3"/>
<pin id="1038" dir="0" index="2" bw="29" slack="0"/>
<pin id="1039" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="newSel10_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="29" slack="3"/>
<pin id="1045" dir="0" index="2" bw="29" slack="0"/>
<pin id="1046" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel10/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="noiseGen_3_V_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="29" slack="0"/>
<pin id="1053" dir="0" index="2" bw="29" slack="0"/>
<pin id="1054" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="noiseGen_3_V_1/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="newSel11_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="29" slack="0"/>
<pin id="1061" dir="0" index="2" bw="29" slack="3"/>
<pin id="1062" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel11/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="newSel12_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="0" index="1" bw="29" slack="3"/>
<pin id="1069" dir="0" index="2" bw="29" slack="0"/>
<pin id="1070" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel12/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="newSel13_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="3"/>
<pin id="1075" dir="0" index="1" bw="29" slack="3"/>
<pin id="1076" dir="0" index="2" bw="29" slack="0"/>
<pin id="1077" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel13/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="newSel14_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="29" slack="0"/>
<pin id="1083" dir="0" index="2" bw="29" slack="3"/>
<pin id="1084" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel14/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="noiseGen_3_V_3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="29" slack="0"/>
<pin id="1091" dir="0" index="2" bw="29" slack="0"/>
<pin id="1092" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="noiseGen_3_V_3/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="noiseGen_3_V_5_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="29" slack="0"/>
<pin id="1099" dir="0" index="2" bw="29" slack="3"/>
<pin id="1100" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="noiseGen_3_V_5/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="noiseGen_3_V_6_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="29" slack="0"/>
<pin id="1107" dir="0" index="2" bw="29" slack="0"/>
<pin id="1108" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="noiseGen_3_V_6/6 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="p_2_cast_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="29" slack="1"/>
<pin id="1114" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_2_cast/7 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="p_3_cast_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="29" slack="1"/>
<pin id="1118" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3_cast/7 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="29" slack="1"/>
<pin id="1122" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_cast_14_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="29" slack="1"/>
<pin id="1126" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_14/7 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="29" slack="0"/>
<pin id="1130" dir="0" index="1" bw="29" slack="0"/>
<pin id="1131" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp183_cast_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="30" slack="0"/>
<pin id="1136" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp183_cast/7 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp1_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="29" slack="0"/>
<pin id="1140" dir="0" index="1" bw="29" slack="0"/>
<pin id="1141" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp184_cast_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="30" slack="0"/>
<pin id="1146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp184_cast/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="centralLimitNoise_V_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="30" slack="0"/>
<pin id="1150" dir="0" index="1" bw="30" slack="0"/>
<pin id="1151" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="centralLimitNoise_V/7 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="lhs_V_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="31" slack="1"/>
<pin id="1156" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="rhs_V_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="17" slack="1"/>
<pin id="1159" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="r_V_31_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="31" slack="0"/>
<pin id="1162" dir="0" index="1" bw="17" slack="0"/>
<pin id="1163" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/8 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_2_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="48" slack="1"/>
<pin id="1168" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="r_V_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="30" slack="0"/>
<pin id="1171" dir="0" index="1" bw="48" slack="0"/>
<pin id="1172" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="roundedNoise_V_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="19" slack="0"/>
<pin id="1177" dir="0" index="1" bw="49" slack="0"/>
<pin id="1178" dir="0" index="2" bw="6" slack="0"/>
<pin id="1179" dir="0" index="3" bw="7" slack="0"/>
<pin id="1180" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="roundedNoise_V/9 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_20_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="0"/>
<pin id="1187" dir="0" index="1" bw="49" slack="0"/>
<pin id="1188" dir="0" index="2" bw="7" slack="0"/>
<pin id="1189" dir="0" index="3" bw="7" slack="0"/>
<pin id="1190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/9 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_5_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="19" slack="0"/>
<pin id="1203" dir="0" index="1" bw="16" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="saturatedNoise_V_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="0"/>
<pin id="1209" dir="0" index="1" bw="49" slack="0"/>
<pin id="1210" dir="0" index="2" bw="6" slack="0"/>
<pin id="1211" dir="0" index="3" bw="7" slack="0"/>
<pin id="1212" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="saturatedNoise_V/9 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="saturatedNoise_V_1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="16" slack="0"/>
<pin id="1220" dir="0" index="2" bw="16" slack="0"/>
<pin id="1221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="saturatedNoise_V_1/9 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_6_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="ssdm_int_V_write_ass_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="16" slack="0"/>
<pin id="1234" dir="0" index="2" bw="16" slack="0"/>
<pin id="1235" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/9 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="r_V_12_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="13" slack="0"/>
<pin id="1241" dir="0" index="1" bw="10" slack="0"/>
<pin id="1242" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/5 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="bramChapter_3_V_1_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="9" slack="1"/>
<pin id="1247" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bramChapter_3_V_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="bramChapter_3_V_2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="9" slack="1"/>
<pin id="1254" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bramChapter_3_V_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="bramChapter_3_V_4_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="9" slack="1"/>
<pin id="1261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bramChapter_3_V_4 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="bramChapter_3_V_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="9" slack="1"/>
<pin id="1268" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bramChapter_3_V "/>
</bind>
</comp>

<comp id="1273" class="1005" name="snr_V_read_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="snr_V_read_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="p_Val2_s_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="128" slack="1"/>
<pin id="1280" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_8_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="6" slack="1"/>
<pin id="1289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="i_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_21_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="2" slack="1"/>
<pin id="1304" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="r_V_9_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="128" slack="1"/>
<pin id="1312" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_22_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="2"/>
<pin id="1318" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="sel_tmp_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="2"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1333" class="1005" name="sel_tmp1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="2"/>
<pin id="1335" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="sel_tmp2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="2"/>
<pin id="1342" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="or_cond_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="2"/>
<pin id="1353" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1357" class="1005" name="scaleLookup_addr_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="1"/>
<pin id="1359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="scaleLookup_addr "/>
</bind>
</comp>

<comp id="1362" class="1005" name="norm_V_addr_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="5" slack="1"/>
<pin id="1364" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="norm_V_addr_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="normStage_cast_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="4" slack="1"/>
<pin id="1369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="normStage_cast "/>
</bind>
</comp>

<comp id="1375" class="1005" name="normStage_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="3" slack="0"/>
<pin id="1377" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="normStage_1 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_23_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="10" slack="1"/>
<pin id="1384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="coarseContents_addr_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="9" slack="1"/>
<pin id="1389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="coarseContents_addr "/>
</bind>
</comp>

<comp id="1392" class="1005" name="gradientContents_add_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="9" slack="1"/>
<pin id="1394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="gradientContents_add "/>
</bind>
</comp>

<comp id="1400" class="1005" name="coarseContents_load_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="17" slack="1"/>
<pin id="1402" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="coarseContents_load "/>
</bind>
</comp>

<comp id="1405" class="1005" name="r_V_12_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="23" slack="1"/>
<pin id="1407" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="sel_tmp10_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp10 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="noiseGen_3_V_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="29" slack="1"/>
<pin id="1419" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V "/>
</bind>
</comp>

<comp id="1422" class="1005" name="noiseGen_3_V_1_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="29" slack="1"/>
<pin id="1424" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V_1 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="noiseGen_3_V_3_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="29" slack="1"/>
<pin id="1429" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V_3 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="noiseGen_3_V_6_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="29" slack="1"/>
<pin id="1434" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="noiseGen_3_V_6 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="centralLimitNoise_V_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="31" slack="1"/>
<pin id="1439" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="centralLimitNoise_V "/>
</bind>
</comp>

<comp id="1442" class="1005" name="scale_V_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="17" slack="1"/>
<pin id="1444" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale_V "/>
</bind>
</comp>

<comp id="1447" class="1005" name="r_V_31_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="48" slack="1"/>
<pin id="1449" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="172" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="326"><net_src comp="98" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="306" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="312" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="330"><net_src comp="315" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="334"><net_src comp="2" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="287" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="287" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="366"><net_src comp="287" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="287" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="287" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="390" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="413"><net_src comp="403" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="418"><net_src comp="374" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="52" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="374" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="374" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="414" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="315" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="315" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="438" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="414" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="312" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="432" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="312" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="454" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="420" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="309" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="426" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="309" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="470" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="426" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="306" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="446" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="462" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="478" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="486" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="58" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="60" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="62" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="60" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="526" pin="4"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="514" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="549" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="543" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="563" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="82" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="523" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="84" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="86" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="592" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="88" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="612" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="90" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="575" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="2" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="651"><net_src comp="298" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="665"><net_src comp="298" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="298" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="24" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="298" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="30" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="92" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="94" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="690"><net_src comp="678" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="318" pin="6"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="691" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="710"><net_src comp="102" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="294" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="104" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="172" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="56" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="108" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="318" pin="6"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="315" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="315" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="769" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="763" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="312" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="312" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="783" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="763" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="309" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="309" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="810"><net_src comp="797" pin="3"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="763" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="306" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="821" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="835"><net_src comp="776" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="790" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="804" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="811" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="867"><net_src comp="716" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="172" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="868" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="878"><net_src comp="215" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="886"><net_src comp="20" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="54" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="52" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="882" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="887" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="892" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="897" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="922"><net_src comp="112" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="114" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="927"><net_src comp="917" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="914" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="924" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="924" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="914" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="116" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="940" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="967"><net_src comp="940" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="976"><net_src comp="959" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="955" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="928" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="984"><net_src comp="235" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="950" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="945" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="235" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="934" pin="2"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="972" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="985" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="978" pin="3"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="990" pin="3"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="998" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="235" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=2"/></net>

<net id="1024"><net_src comp="959" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="247" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="928" pin="2"/><net_sink comp="1019" pin=2"/></net>

<net id="1032"><net_src comp="945" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="934" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="247" pin="1"/><net_sink comp="1027" pin=2"/></net>

<net id="1040"><net_src comp="247" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1041"><net_src comp="1019" pin="3"/><net_sink comp="1035" pin=2"/></net>

<net id="1047"><net_src comp="985" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="247" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="1027" pin="3"/><net_sink comp="1042" pin=2"/></net>

<net id="1055"><net_src comp="998" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1035" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1042" pin="3"/><net_sink comp="1050" pin=2"/></net>

<net id="1063"><net_src comp="959" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="928" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="259" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="1071"><net_src comp="259" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="934" pin="2"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="259" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1079"><net_src comp="1058" pin="3"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="985" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1066" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="259" pin="1"/><net_sink comp="1080" pin=2"/></net>

<net id="1093"><net_src comp="998" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="1073" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="1080" pin="3"/><net_sink comp="1088" pin=2"/></net>

<net id="1101"><net_src comp="963" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="934" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="271" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1109"><net_src comp="968" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="928" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="1096" pin="3"/><net_sink comp="1104" pin=2"/></net>

<net id="1115"><net_src comp="271" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="259" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="247" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="235" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1116" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1112" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1120" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1124" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1152"><net_src comp="1144" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1134" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1164"><net_src comp="1154" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1157" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1173"><net_src comp="120" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1181"><net_src comp="122" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="50" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1184"><net_src comp="124" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1191"><net_src comp="126" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="1169" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1193"><net_src comp="128" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1194"><net_src comp="124" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1199"><net_src comp="1185" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="130" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1175" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="132" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1213"><net_src comp="134" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="1169" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1215"><net_src comp="50" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1216"><net_src comp="128" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1222"><net_src comp="1195" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="136" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="138" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1195" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1201" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1217" pin="3"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="1207" pin="4"/><net_sink comp="1231" pin=2"/></net>

<net id="1243"><net_src comp="875" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="879" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="140" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1255"><net_src comp="144" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1262"><net_src comp="148" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1269"><net_src comp="152" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1272"><net_src comp="1266" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1276"><net_src comp="160" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1281"><net_src comp="331" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1285"><net_src comp="1278" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1286"><net_src comp="1278" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1290"><net_src comp="351" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1293"><net_src comp="1287" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1300"><net_src comp="368" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1305"><net_src comp="374" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="318" pin=5"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1313"><net_src comp="390" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1319"><net_src comp="395" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1323"><net_src comp="1316" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1324"><net_src comp="1316" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1328"><net_src comp="414" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1332"><net_src comp="1325" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1336"><net_src comp="420" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1343"><net_src comp="426" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1347"><net_src comp="1340" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1348"><net_src comp="1340" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1349"><net_src comp="1340" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1350"><net_src comp="1340" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1354"><net_src comp="432" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1360"><net_src comp="177" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1365"><net_src comp="189" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1370"><net_src comp="662" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1378"><net_src comp="672" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1381"><net_src comp="1375" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1385"><net_src comp="697" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1390"><net_src comp="196" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1395"><net_src comp="208" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1403"><net_src comp="203" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1408"><net_src comp="1239" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1413"><net_src comp="908" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1416"><net_src comp="1410" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1420"><net_src comp="1011" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1425"><net_src comp="1050" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1430"><net_src comp="1088" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1435"><net_src comp="1104" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1440"><net_src comp="1148" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1445"><net_src comp="184" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1450"><net_src comp="1160" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: uut_lfsr128_V | {2 }
 - Input state : 
	Port: operator() : snr_V_read | {1 }
	Port: operator() : uut_lfsr128_V | {1 }
	Port: operator() : coarseContents | {3 5 }
	Port: operator() : gradientContents | {3 5 }
	Port: operator() : scaleLookup | {2 7 }
  - Chain level:
	State 1
	State 2
		i_cast_cast : 1
		tmp_3 : 1
		p_shl_cast : 2
		tmp_8 : 3
		tmp_8_cast : 4
		norm_V_addr : 5
		exitcond1 : 1
		i_1 : 1
		StgValue_32 : 2
		tmp_21 : 1
		op2_assign : 2
		tmp_7 : 3
		r_V_9 : 4
		tmp_22 : 5
		phitmp1 : 5
		StgValue_45 : 6
		sel_tmp : 2
		sel_tmp1 : 2
		sel_tmp2 : 2
		or_cond : 3
		newSel : 3
		newSel1 : 3
		newSel2 : 3
		newSel3 : 3
		sel_tmp3 : 3
		bramChapter_1_V_1 : 4
		bramChapter_0_V_1 : 3
		StgValue_57 : 4
		StgValue_58 : 4
		StgValue_59 : 5
		StgValue_60 : 4
		r_V_19 : 1
		r_V_20 : 2
		r_V_s : 2
		r_V_21 : 3
		r_V_22 : 4
		r_V_23 : 4
		r_V_24 : 4
		r_V_25 : 1
		r_V_26 : 2
		r_V_6 : 2
		r_V_27 : 3
		r_V_28 : 4
		r_V_29 : 4
		r_V_30 : 4
		p_Result_s : 4
		StgValue_81 : 5
		scaleLookup_addr : 1
		scale_V : 2
	State 3
		normStage_cast1_cast : 1
		tmp_4 : 2
		tmp_26_cast : 3
		norm_V_addr_1 : 4
		normStage_cast : 1
		exitcond : 1
		normStage_1 : 1
		StgValue_94 : 2
		norm_V_load : 5
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 2
		tmp_13 : 3
		coarseContents_addr : 4
		coarseContents_load : 5
		gradientContents_add : 4
		gradientContents_loa : 5
	State 4
		op2_assign_2_cast : 1
		r_V_14 : 2
		op2_assign_1 : 3
		op2_assign_1_cast : 3
		tmp_15 : 4
		tmp_24 : 5
		phitmp4 : 6
		StgValue_120 : 7
		op2_assign_3_cast : 1
		r_V_16 : 2
		tmp_17 : 1
		bramChapter_3_V_10 : 3
		newSel15 : 4
		bramChapter_3_V_3 : 5
		newSel16 : 4
		bramChapter_3_V_5 : 5
		bramChapter_3_V_7 : 4
		bramChapter_3_V_8 : 5
		bramChapter_3_V_9 : 4
		tmp_19 : 1
		tmp_28_cast : 2
		norm_V_addr_3 : 3
		StgValue_141 : 4
		StgValue_142 : 6
		StgValue_143 : 6
		StgValue_144 : 6
		StgValue_145 : 5
		tmp_16 : 1
		tmp_27_cast : 2
		norm_V_addr_2 : 3
		tmp_39_cast : 3
		r_V_15 : 4
		StgValue_153 : 5
	State 5
		lhs_V_3_cast : 1
		r_V_12 : 2
		tmp12 : 1
		tmp13 : 1
		sel_tmp10 : 1
	State 6
		r_V_11_cast : 1
		noiseGen_0_V : 2
		noiseGen_0_V_2 : 2
		newSel4 : 3
		newSel5 : 3
		newSel6 : 4
		noiseGen_3_V : 5
		newSel8 : 3
		newSel9 : 3
		newSel7 : 4
		newSel10 : 4
		noiseGen_3_V_1 : 5
		newSel11 : 3
		newSel12 : 3
		newSel13 : 4
		newSel14 : 4
		noiseGen_3_V_3 : 5
		noiseGen_3_V_5 : 3
		noiseGen_3_V_6 : 4
	State 7
		tmp : 1
		tmp183_cast : 2
		tmp1 : 1
		tmp184_cast : 2
		centralLimitNoise_V : 3
	State 8
		r_V_31 : 1
	State 9
		r_V : 1
		roundedNoise_V : 2
		tmp_20 : 2
		icmp : 3
		tmp_5 : 3
		saturatedNoise_V : 2
		saturatedNoise_V_1 : 4
		tmp_6 : 4
		ssdm_int_V_write_ass : 4
		StgValue_223 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         newSel_fu_438        |    0    |    0    |    9    |
|          |        newSel1_fu_446        |    0    |    0    |    9    |
|          |        newSel2_fu_454        |    0    |    0    |    9    |
|          |        newSel3_fu_462        |    0    |    0    |    9    |
|          |        sel_tmp3_fu_470       |    0    |    0    |    9    |
|          |   bramChapter_1_V_1_fu_478   |    0    |    0    |    9    |
|          |   bramChapter_0_V_1_fu_486   |    0    |    0    |    9    |
|          |        newSel15_fu_769       |    0    |    0    |    9    |
|          |   bramChapter_3_V_3_fu_776   |    0    |    0    |    9    |
|          |        newSel16_fu_783       |    0    |    0    |    9    |
|          |   bramChapter_3_V_5_fu_790   |    0    |    0    |    9    |
|          |   bramChapter_3_V_7_fu_797   |    0    |    0    |    9    |
|          |   bramChapter_3_V_8_fu_804   |    0    |    0    |    9    |
|          |   bramChapter_3_V_9_fu_811   |    0    |    0    |    9    |
|          |        newSel4_fu_978        |    0    |    0    |    29   |
|  select  |        newSel5_fu_990        |    0    |    0    |    29   |
|          |        newSel6_fu_1003       |    0    |    0    |    29   |
|          |     noiseGen_3_V_fu_1011     |    0    |    0    |    29   |
|          |        newSel8_fu_1019       |    0    |    0    |    29   |
|          |        newSel9_fu_1027       |    0    |    0    |    29   |
|          |        newSel7_fu_1035       |    0    |    0    |    29   |
|          |       newSel10_fu_1042       |    0    |    0    |    29   |
|          |    noiseGen_3_V_1_fu_1050    |    0    |    0    |    29   |
|          |       newSel11_fu_1058       |    0    |    0    |    29   |
|          |       newSel12_fu_1066       |    0    |    0    |    29   |
|          |       newSel13_fu_1073       |    0    |    0    |    29   |
|          |       newSel14_fu_1080       |    0    |    0    |    29   |
|          |    noiseGen_3_V_3_fu_1088    |    0    |    0    |    29   |
|          |    noiseGen_3_V_5_fu_1096    |    0    |    0    |    29   |
|          |    noiseGen_3_V_6_fu_1104    |    0    |    0    |    29   |
|          |  saturatedNoise_V_1_fu_1217  |    0    |    0    |    16   |
|          | ssdm_int_V_write_ass_fu_1231 |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_20_fu_543        |    0    |    0    |    76   |
|          |         r_V_22_fu_563        |    0    |    0    |    76   |
|          |         r_V_24_fu_575        |    0    |    0    |    76   |
|    xor   |         r_V_26_fu_592        |    0    |    0    |    76   |
|          |         r_V_28_fu_612        |    0    |    0    |    76   |
|          |         r_V_30_fu_624        |    0    |    0    |    76   |
|          |      op2_assign_1_fu_722     |    0    |    0    |    4    |
|          |        sel_tmp4_fu_940       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|   lshr   |         r_V_9_fu_390         |    0    |    0    |   406   |
|          |         tmp_15_fu_732        |    0    |    0    |    35   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_351         |    0    |    0    |    5    |
|          |          i_1_fu_368          |    0    |    0    |    3    |
|          |         tmp_4_fu_652         |    0    |    0    |    6    |
|          |      normStage_1_fu_672      |    0    |    0    |    3    |
|          |         tmp_12_fu_691        |    0    |    0    |    9    |
|          |   bramChapter_3_V_10_fu_763  |    0    |    0    |    9    |
|    add   |         tmp_19_fu_821        |    0    |    0    |    6    |
|          |         tmp_16_fu_854        |    0    |    0    |    6    |
|          |     noiseGen_0_V_2_fu_934    |    0    |    0    |    27   |
|          |          tmp_fu_1128         |    0    |    0    |    29   |
|          |         tmp1_fu_1138         |    0    |    0    |    29   |
|          |  centralLimitNoise_V_fu_1148 |    0    |    0    |    30   |
|          |          r_V_fu_1169         |    0    |    0    |    48   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_23_fu_569        |    0    |    0    |    0    |
|          |         r_V_29_fu_618        |    0    |    0    |    0    |
|    shl   |         r_V_14_fu_716        |    0    |    0    |    3    |
|          |         r_V_16_fu_757        |    0    |    0    |    4    |
|          |         r_V_15_fu_868        |    0    |    0    |    35   |
|----------|------------------------------|---------|---------|---------|
|          |      op2_assign_2_fu_706     |    0    |    0    |    3    |
|    sub   |      op2_assign_3_fu_748     |    0    |    0    |    4    |
|          |      noiseGen_0_V_fu_928     |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_362       |    0    |    0    |    2    |
|          |        sel_tmp_fu_414        |    0    |    0    |    1    |
|          |        sel_tmp1_fu_420       |    0    |    0    |    1    |
|          |        sel_tmp2_fu_426       |    0    |    0    |    1    |
|          |        exitcond_fu_666       |    0    |    0    |    2    |
|   icmp   |        phitmp4_fu_742        |    0    |    0    |    3    |
|          |        sel_tmp7_fu_882       |    0    |    0    |    1    |
|          |        sel_tmp8_fu_887       |    0    |    0    |    1    |
|          |        sel_tmp9_fu_892       |    0    |    0    |    1    |
|          |         icmp_fu_1195         |    0    |    0    |    2    |
|          |         tmp_5_fu_1201        |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|    mux   |          grp_fu_318          |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp12_fu_897         |    0    |    0    |    1    |
|          |         tmp13_fu_903         |    0    |    0    |    1    |
|          |       sel_tmp10_fu_908       |    0    |    0    |    1    |
|          |        sel_tmp5_fu_945       |    0    |    0    |    1    |
|    and   |        sel_tmp6_fu_950       |    0    |    0    |    1    |
|          |       sel_tmp11_fu_955       |    0    |    0    |    1    |
|          |       sel_tmp12_fu_959       |    0    |    0    |    1    |
|          |       sel_tmp13_fu_963       |    0    |    0    |    1    |
|          |       sel_tmp14_fu_968       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        or_cond_fu_432        |    0    |    0    |    1    |
|          |        or_cond2_fu_972       |    0    |    0    |    1    |
|    or    |        or_cond3_fu_985       |    0    |    0    |    1    |
|          |        or_cond4_fu_998       |    0    |    0    |    1    |
|          |         tmp_6_fu_1225        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        r_V_31_fu_1160        |    2    |    0    |    2    |
|          |        r_V_12_fu_1239        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |   snr_V_read_1_read_fu_160   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      i_cast_cast_fu_335      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_347      |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_357      |    0    |    0    |    0    |
|          |         tmp_7_fu_386         |    0    |    0    |    0    |
|          |         r_V_21_fu_559        |    0    |    0    |    0    |
|          |         r_V_27_fu_608        |    0    |    0    |    0    |
|          |         tmp_s_fu_644         |    0    |    0    |    0    |
|          |  normStage_cast1_cast_fu_648 |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_657      |    0    |    0    |    0    |
|          |     normStage_cast_fu_662    |    0    |    0    |    0    |
|          |         tmp_11_fu_687        |    0    |    0    |    0    |
|   zext   |         tmp_13_fu_700        |    0    |    0    |    0    |
|          |   op2_assign_2_cast_fu_712   |    0    |    0    |    0    |
|          |   op2_assign_1_cast_fu_728   |    0    |    0    |    0    |
|          |   op2_assign_3_cast_fu_753   |    0    |    0    |    0    |
|          |    tmp_42_cast_cast_fu_818   |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_826      |    0    |    0    |    0    |
|          |    tmp_38_cast_cast_fu_851   |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_859      |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_864      |    0    |    0    |    0    |
|          |      lhs_V_3_cast_fu_875     |    0    |    0    |    0    |
|          |      r_V_11_cast_fu_924      |    0    |    0    |    0    |
|          |         rhs_V_fu_1157        |    0    |    0    |    0    |
|          |         tmp_2_fu_1166        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_339         |    0    |    0    |    0    |
|          |       op2_assign_fu_378      |    0    |    0    |    0    |
|bitconcatenate|         r_V_19_fu_535        |    0    |    0    |    0    |
|          |         r_V_25_fu_584        |    0    |    0    |    0    |
|          |       p_Result_s_fu_630      |    0    |    0    |    0    |
|          |         r_V_13_fu_917        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_21_fu_374        |    0    |    0    |    0    |
|          |        lfsr2_V_fu_523        |    0    |    0    |    0    |
|   trunc  |         tmp_18_fu_581        |    0    |    0    |    0    |
|          |         tmp_23_fu_697        |    0    |    0    |    0    |
|          |         tmp_24_fu_738        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_22_fu_395        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        phitmp1_fu_403        |    0    |    0    |    0    |
|          |        lfsr1_V_fu_514        |    0    |    0    |    0    |
|          |         tmp_9_fu_526         |    0    |    0    |    0    |
|          |         r_V_s_fu_549         |    0    |    0    |    0    |
|partselect|         r_V_6_fu_598         |    0    |    0    |    0    |
|          |        phitmp2_fu_678        |    0    |    0    |    0    |
|          |    roundedNoise_V_fu_1175    |    0    |    0    |    0    |
|          |        tmp_20_fu_1185        |    0    |    0    |    0    |
|          |   saturatedNoise_V_fu_1207   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      rhs_V_2_cast_fu_879     |    0    |    0    |    0    |
|          |         tmp_14_fu_914        |    0    |    0    |    0    |
|          |       p_2_cast_fu_1112       |    0    |    0    |    0    |
|          |       p_3_cast_fu_1116       |    0    |    0    |    0    |
|   sext   |       tmp_cast_fu_1120       |    0    |    0    |    0    |
|          |      tmp_cast_14_fu_1124     |    0    |    0    |    0    |
|          |      tmp183_cast_fu_1134     |    0    |    0    |    0    |
|          |      tmp184_cast_fu_1144     |    0    |    0    |    0    |
|          |         lhs_V_fu_1154        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   1857  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|norm_V|    0   |   30   |    5   |
+------+--------+--------+--------+
| Total|    0   |   30   |    5   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  bramChapter_3_V_1_reg_1245 |    9   |
|  bramChapter_3_V_2_reg_1252 |    9   |
|  bramChapter_3_V_4_reg_1259 |    9   |
|   bramChapter_3_V_reg_1266  |    9   |
| centralLimitNoise_V_reg_1437|   31   |
| coarseContents_addr_reg_1387|    9   |
| coarseContents_load_reg_1400|   17   |
|gradientContents_add_reg_1392|    9   |
|         i_1_reg_1297        |    3   |
|          i_reg_283          |    3   |
|   noiseGen_3_V_1_reg_1422   |   29   |
|    noiseGen_3_V_2_reg_259   |   29   |
|   noiseGen_3_V_3_reg_1427   |   29   |
|    noiseGen_3_V_4_reg_271   |   29   |
|   noiseGen_3_V_6_reg_1432   |   29   |
|    noiseGen_3_V_reg_1417    |   29   |
|     noiseGen_V_2_reg_247    |   29   |
|     noiseGen_V_3_reg_235    |   29   |
|     normStage_1_reg_1375    |    3   |
|   normStage_cast_reg_1367   |    4   |
|      normStage_reg_294      |    3   |
|    norm_V_addr_1_reg_1362   |    5   |
|       or_cond_reg_1351      |    1   |
|      p_Val2_s_reg_1278      |   128  |
|       r_V_12_reg_1405       |   23   |
|       r_V_31_reg_1447       |   48   |
|        r_V_9_reg_1310       |   128  |
|  scaleLookup_addr_reg_1357  |    8   |
|       scale_V_reg_1442      |   17   |
|      sel_tmp10_reg_1410     |    1   |
|      sel_tmp1_reg_1333      |    1   |
|      sel_tmp2_reg_1340      |    1   |
|       sel_tmp_reg_1325      |    1   |
|    snr_V_read_1_reg_1273    |    8   |
|       tmp_21_reg_1302       |    2   |
|       tmp_22_reg_1316       |    1   |
|       tmp_23_reg_1382       |   10   |
|        tmp_8_reg_1287       |    6   |
+-----------------------------+--------+
|            Total            |   739  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_172   |  p0  |   5  |   5  |   25   ||    5    |
|    grp_access_fu_172   |  p1  |   3  |  15  |   45   ||    15   |
|    grp_access_fu_184   |  p0  |   2  |   8  |   16   ||    8    |
|    grp_access_fu_203   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_215   |  p0  |   2  |   9  |   18   ||    9    |
|  noiseGen_V_3_reg_235  |  p0  |   2  |  29  |   58   ||    29   |
|  noiseGen_V_2_reg_247  |  p0  |   2  |  29  |   58   ||    29   |
| noiseGen_3_V_2_reg_259 |  p0  |   2  |  29  |   58   ||    29   |
| noiseGen_3_V_4_reg_271 |  p0  |   2  |  29  |   58   ||    29   |
|    normStage_reg_294   |  p0  |   2  |   3  |    6   ||    3    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   360  ||  13.418 ||   165   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  1857  |
|   Memory  |    0   |    -   |    -   |   30   |    5   |
|Multiplexer|    -   |    -   |   13   |    -   |   165  |
|  Register |    -   |    -   |    -   |   739  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   13   |   769  |  2027  |
+-----------+--------+--------+--------+--------+--------+
