//--------------------------------------------------------------------------------
// Auto-generated by LiteX (094f6945) on 2025-11-25 10:46:13
//--------------------------------------------------------------------------------
#include <generated/soc.h>
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#include <stdint.h>
#include <system.h>
#ifndef CSR_ACCESSORS_DEFINED
#include <hw/common.h>
#endif /* ! CSR_ACCESSORS_DEFINED */
#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#endif

/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x0L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x0L)
#define CSR_LEDS_OUT_SIZE 1
static inline uint32_t leds_out_read(void) {
	return csr_read_simple((CSR_BASE + 0x0L));
}
static inline void leds_out_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x0L));
}

/* ddrphy */
#define CSR_DDRPHY_BASE (CSR_BASE + 0x800L)
#define CSR_DDRPHY_RST_ADDR (CSR_BASE + 0x800L)
#define CSR_DDRPHY_RST_SIZE 1
static inline uint32_t ddrphy_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x800L));
}
static inline void ddrphy_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x800L));
}
#define CSR_DDRPHY_EN_VTC_ADDR (CSR_BASE + 0x804L)
#define CSR_DDRPHY_EN_VTC_SIZE 1
static inline uint32_t ddrphy_en_vtc_read(void) {
	return csr_read_simple((CSR_BASE + 0x804L));
}
static inline void ddrphy_en_vtc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x804L));
}
#define CSR_DDRPHY_HALF_SYS8X_TAPS_ADDR (CSR_BASE + 0x808L)
#define CSR_DDRPHY_HALF_SYS8X_TAPS_SIZE 1
static inline uint32_t ddrphy_half_sys8x_taps_read(void) {
	return csr_read_simple((CSR_BASE + 0x808L));
}
#define CSR_DDRPHY_WLEVEL_EN_ADDR (CSR_BASE + 0x80cL)
#define CSR_DDRPHY_WLEVEL_EN_SIZE 1
static inline uint32_t ddrphy_wlevel_en_read(void) {
	return csr_read_simple((CSR_BASE + 0x80cL));
}
static inline void ddrphy_wlevel_en_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x80cL));
}
#define CSR_DDRPHY_WLEVEL_STROBE_ADDR (CSR_BASE + 0x810L)
#define CSR_DDRPHY_WLEVEL_STROBE_SIZE 1
static inline uint32_t ddrphy_wlevel_strobe_read(void) {
	return csr_read_simple((CSR_BASE + 0x810L));
}
static inline void ddrphy_wlevel_strobe_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x810L));
}
#define CSR_DDRPHY_CDLY_RST_ADDR (CSR_BASE + 0x814L)
#define CSR_DDRPHY_CDLY_RST_SIZE 1
static inline uint32_t ddrphy_cdly_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x814L));
}
static inline void ddrphy_cdly_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x814L));
}
#define CSR_DDRPHY_CDLY_INC_ADDR (CSR_BASE + 0x818L)
#define CSR_DDRPHY_CDLY_INC_SIZE 1
static inline uint32_t ddrphy_cdly_inc_read(void) {
	return csr_read_simple((CSR_BASE + 0x818L));
}
static inline void ddrphy_cdly_inc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x818L));
}
#define CSR_DDRPHY_CDLY_VALUE_ADDR (CSR_BASE + 0x81cL)
#define CSR_DDRPHY_CDLY_VALUE_SIZE 1
static inline uint32_t ddrphy_cdly_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x81cL));
}
#define CSR_DDRPHY_DLY_SEL_ADDR (CSR_BASE + 0x820L)
#define CSR_DDRPHY_DLY_SEL_SIZE 1
static inline uint32_t ddrphy_dly_sel_read(void) {
	return csr_read_simple((CSR_BASE + 0x820L));
}
static inline void ddrphy_dly_sel_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x820L));
}
#define CSR_DDRPHY_RDLY_DQ_RST_ADDR (CSR_BASE + 0x824L)
#define CSR_DDRPHY_RDLY_DQ_RST_SIZE 1
static inline uint32_t ddrphy_rdly_dq_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x824L));
}
static inline void ddrphy_rdly_dq_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x824L));
}
#define CSR_DDRPHY_RDLY_DQ_INC_ADDR (CSR_BASE + 0x828L)
#define CSR_DDRPHY_RDLY_DQ_INC_SIZE 1
static inline uint32_t ddrphy_rdly_dq_inc_read(void) {
	return csr_read_simple((CSR_BASE + 0x828L));
}
static inline void ddrphy_rdly_dq_inc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x828L));
}
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x82cL)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_SIZE 1
static inline uint32_t ddrphy_rdly_dq_bitslip_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x82cL));
}
static inline void ddrphy_rdly_dq_bitslip_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x82cL));
}
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x830L)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_SIZE 1
static inline uint32_t ddrphy_rdly_dq_bitslip_read(void) {
	return csr_read_simple((CSR_BASE + 0x830L));
}
static inline void ddrphy_rdly_dq_bitslip_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x830L));
}
#define CSR_DDRPHY_WDLY_DQ_RST_ADDR (CSR_BASE + 0x834L)
#define CSR_DDRPHY_WDLY_DQ_RST_SIZE 1
static inline uint32_t ddrphy_wdly_dq_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x834L));
}
static inline void ddrphy_wdly_dq_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x834L));
}
#define CSR_DDRPHY_WDLY_DQ_INC_ADDR (CSR_BASE + 0x838L)
#define CSR_DDRPHY_WDLY_DQ_INC_SIZE 1
static inline uint32_t ddrphy_wdly_dq_inc_read(void) {
	return csr_read_simple((CSR_BASE + 0x838L));
}
static inline void ddrphy_wdly_dq_inc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x838L));
}
#define CSR_DDRPHY_WDLY_DQS_RST_ADDR (CSR_BASE + 0x83cL)
#define CSR_DDRPHY_WDLY_DQS_RST_SIZE 1
static inline uint32_t ddrphy_wdly_dqs_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x83cL));
}
static inline void ddrphy_wdly_dqs_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x83cL));
}
#define CSR_DDRPHY_WDLY_DQS_INC_ADDR (CSR_BASE + 0x840L)
#define CSR_DDRPHY_WDLY_DQS_INC_SIZE 1
static inline uint32_t ddrphy_wdly_dqs_inc_read(void) {
	return csr_read_simple((CSR_BASE + 0x840L));
}
static inline void ddrphy_wdly_dqs_inc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x840L));
}
#define CSR_DDRPHY_WDLY_DQS_INC_COUNT_ADDR (CSR_BASE + 0x844L)
#define CSR_DDRPHY_WDLY_DQS_INC_COUNT_SIZE 1
static inline uint32_t ddrphy_wdly_dqs_inc_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x844L));
}
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x848L)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_SIZE 1
static inline uint32_t ddrphy_wdly_dq_bitslip_rst_read(void) {
	return csr_read_simple((CSR_BASE + 0x848L));
}
static inline void ddrphy_wdly_dq_bitslip_rst_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x848L));
}
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x84cL)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_SIZE 1
static inline uint32_t ddrphy_wdly_dq_bitslip_read(void) {
	return csr_read_simple((CSR_BASE + 0x84cL));
}
static inline void ddrphy_wdly_dq_bitslip_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x84cL));
}
#define CSR_DDRPHY_RDPHASE_ADDR (CSR_BASE + 0x850L)
#define CSR_DDRPHY_RDPHASE_SIZE 1
static inline uint32_t ddrphy_rdphase_read(void) {
	return csr_read_simple((CSR_BASE + 0x850L));
}
static inline void ddrphy_rdphase_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x850L));
}
#define CSR_DDRPHY_WRPHASE_ADDR (CSR_BASE + 0x854L)
#define CSR_DDRPHY_WRPHASE_SIZE 1
static inline uint32_t ddrphy_wrphase_read(void) {
	return csr_read_simple((CSR_BASE + 0x854L));
}
static inline void ddrphy_wrphase_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x854L));
}

/* controller_settings */
#define CSR_CONTROLLER_SETTINGS_BASE (CSR_BASE + 0x1000L)
#define CSR_CONTROLLER_SETTINGS_REFRESH_ADDR (CSR_BASE + 0x1000L)
#define CSR_CONTROLLER_SETTINGS_REFRESH_SIZE 1
static inline uint32_t controller_settings_refresh_read(void) {
	return csr_read_simple((CSR_BASE + 0x1000L));
}
static inline void controller_settings_refresh_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1000L));
}

/* ddrctrl */
#define CSR_DDRCTRL_BASE (CSR_BASE + 0x1800L)
#define CSR_DDRCTRL_INIT_DONE_ADDR (CSR_BASE + 0x1800L)
#define CSR_DDRCTRL_INIT_DONE_SIZE 1
static inline uint32_t ddrctrl_init_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x1800L));
}
static inline void ddrctrl_init_done_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1800L));
}
#define CSR_DDRCTRL_INIT_ERROR_ADDR (CSR_BASE + 0x1804L)
#define CSR_DDRCTRL_INIT_ERROR_SIZE 1
static inline uint32_t ddrctrl_init_error_read(void) {
	return csr_read_simple((CSR_BASE + 0x1804L));
}
static inline void ddrctrl_init_error_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1804L));
}

/* rowhammer */
#define CSR_ROWHAMMER_BASE (CSR_BASE + 0x2000L)
#define CSR_ROWHAMMER_ENABLED_ADDR (CSR_BASE + 0x2000L)
#define CSR_ROWHAMMER_ENABLED_SIZE 1
static inline uint32_t rowhammer_enabled_read(void) {
	return csr_read_simple((CSR_BASE + 0x2000L));
}
static inline void rowhammer_enabled_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2000L));
}
#define CSR_ROWHAMMER_ADDRESS1_ADDR (CSR_BASE + 0x2004L)
#define CSR_ROWHAMMER_ADDRESS1_SIZE 1
static inline uint32_t rowhammer_address1_read(void) {
	return csr_read_simple((CSR_BASE + 0x2004L));
}
static inline void rowhammer_address1_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2004L));
}
#define CSR_ROWHAMMER_ADDRESS2_ADDR (CSR_BASE + 0x2008L)
#define CSR_ROWHAMMER_ADDRESS2_SIZE 1
static inline uint32_t rowhammer_address2_read(void) {
	return csr_read_simple((CSR_BASE + 0x2008L));
}
static inline void rowhammer_address2_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2008L));
}
#define CSR_ROWHAMMER_COUNT_ADDR (CSR_BASE + 0x200cL)
#define CSR_ROWHAMMER_COUNT_SIZE 1
static inline uint32_t rowhammer_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x200cL));
}

/* writer */
#define CSR_WRITER_BASE (CSR_BASE + 0x2800L)
#define CSR_WRITER_START_ADDR (CSR_BASE + 0x2800L)
#define CSR_WRITER_START_SIZE 1
static inline uint32_t writer_start_read(void) {
	return csr_read_simple((CSR_BASE + 0x2800L));
}
static inline void writer_start_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2800L));
}
#define CSR_WRITER_READY_ADDR (CSR_BASE + 0x2804L)
#define CSR_WRITER_READY_SIZE 1
static inline uint32_t writer_ready_read(void) {
	return csr_read_simple((CSR_BASE + 0x2804L));
}
#define CSR_WRITER_COUNT_ADDR (CSR_BASE + 0x2808L)
#define CSR_WRITER_COUNT_SIZE 1
static inline uint32_t writer_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x2808L));
}
static inline void writer_count_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2808L));
}
#define CSR_WRITER_DONE_ADDR (CSR_BASE + 0x280cL)
#define CSR_WRITER_DONE_SIZE 1
static inline uint32_t writer_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x280cL));
}
#define CSR_WRITER_MEM_MASK_ADDR (CSR_BASE + 0x2810L)
#define CSR_WRITER_MEM_MASK_SIZE 1
static inline uint32_t writer_mem_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x2810L));
}
static inline void writer_mem_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2810L));
}
#define CSR_WRITER_DATA_MASK_ADDR (CSR_BASE + 0x2814L)
#define CSR_WRITER_DATA_MASK_SIZE 1
static inline uint32_t writer_data_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x2814L));
}
static inline void writer_data_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2814L));
}
#define CSR_WRITER_INVERTER_DIVISOR_MASK_ADDR (CSR_BASE + 0x2818L)
#define CSR_WRITER_INVERTER_DIVISOR_MASK_SIZE 1
static inline uint32_t writer_inverter_divisor_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x2818L));
}
static inline void writer_inverter_divisor_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2818L));
}
#define CSR_WRITER_INVERTER_SELECTION_MASK_ADDR (CSR_BASE + 0x281cL)
#define CSR_WRITER_INVERTER_SELECTION_MASK_SIZE 1
static inline uint32_t writer_inverter_selection_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x281cL));
}
static inline void writer_inverter_selection_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x281cL));
}

/* reader */
#define CSR_READER_BASE (CSR_BASE + 0x3000L)
#define CSR_READER_START_ADDR (CSR_BASE + 0x3000L)
#define CSR_READER_START_SIZE 1
static inline uint32_t reader_start_read(void) {
	return csr_read_simple((CSR_BASE + 0x3000L));
}
static inline void reader_start_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3000L));
}
#define CSR_READER_READY_ADDR (CSR_BASE + 0x3004L)
#define CSR_READER_READY_SIZE 1
static inline uint32_t reader_ready_read(void) {
	return csr_read_simple((CSR_BASE + 0x3004L));
}
#define CSR_READER_COUNT_ADDR (CSR_BASE + 0x3008L)
#define CSR_READER_COUNT_SIZE 1
static inline uint32_t reader_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x3008L));
}
static inline void reader_count_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3008L));
}
#define CSR_READER_DONE_ADDR (CSR_BASE + 0x300cL)
#define CSR_READER_DONE_SIZE 1
static inline uint32_t reader_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x300cL));
}
#define CSR_READER_MEM_MASK_ADDR (CSR_BASE + 0x3010L)
#define CSR_READER_MEM_MASK_SIZE 1
static inline uint32_t reader_mem_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x3010L));
}
static inline void reader_mem_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3010L));
}
#define CSR_READER_DATA_MASK_ADDR (CSR_BASE + 0x3014L)
#define CSR_READER_DATA_MASK_SIZE 1
static inline uint32_t reader_data_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x3014L));
}
static inline void reader_data_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3014L));
}
#define CSR_READER_INVERTER_DIVISOR_MASK_ADDR (CSR_BASE + 0x3018L)
#define CSR_READER_INVERTER_DIVISOR_MASK_SIZE 1
static inline uint32_t reader_inverter_divisor_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x3018L));
}
static inline void reader_inverter_divisor_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3018L));
}
#define CSR_READER_INVERTER_SELECTION_MASK_ADDR (CSR_BASE + 0x301cL)
#define CSR_READER_INVERTER_SELECTION_MASK_SIZE 1
static inline uint32_t reader_inverter_selection_mask_read(void) {
	return csr_read_simple((CSR_BASE + 0x301cL));
}
static inline void reader_inverter_selection_mask_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x301cL));
}
#define CSR_READER_ERROR_COUNT_ADDR (CSR_BASE + 0x3020L)
#define CSR_READER_ERROR_COUNT_SIZE 1
static inline uint32_t reader_error_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x3020L));
}
#define CSR_READER_SKIP_FIFO_ADDR (CSR_BASE + 0x3024L)
#define CSR_READER_SKIP_FIFO_SIZE 1
static inline uint32_t reader_skip_fifo_read(void) {
	return csr_read_simple((CSR_BASE + 0x3024L));
}
static inline void reader_skip_fifo_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3024L));
}
#define CSR_READER_ERROR_OFFSET_ADDR (CSR_BASE + 0x3028L)
#define CSR_READER_ERROR_OFFSET_SIZE 1
static inline uint32_t reader_error_offset_read(void) {
	return csr_read_simple((CSR_BASE + 0x3028L));
}
#define CSR_READER_ERROR_DATA_ADDR (CSR_BASE + 0x302cL)
#define CSR_READER_ERROR_DATA_SIZE 16
#define CSR_READER_ERROR_EXPECTED_ADDR (CSR_BASE + 0x306cL)
#define CSR_READER_ERROR_EXPECTED_SIZE 16
#define CSR_READER_ERROR_READY_ADDR (CSR_BASE + 0x30acL)
#define CSR_READER_ERROR_READY_SIZE 1
static inline uint32_t reader_error_ready_read(void) {
	return csr_read_simple((CSR_BASE + 0x30acL));
}
#define CSR_READER_ERROR_CONTINUE_ADDR (CSR_BASE + 0x30b0L)
#define CSR_READER_ERROR_CONTINUE_SIZE 1
static inline uint32_t reader_error_continue_read(void) {
	return csr_read_simple((CSR_BASE + 0x30b0L));
}
static inline void reader_error_continue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x30b0L));
}

/* dfi_switch */
#define CSR_DFI_SWITCH_BASE (CSR_BASE + 0x3800L)
#define CSR_DFI_SWITCH_REFRESH_COUNT_ADDR (CSR_BASE + 0x3800L)
#define CSR_DFI_SWITCH_REFRESH_COUNT_SIZE 1
static inline uint32_t dfi_switch_refresh_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x3800L));
}
#define CSR_DFI_SWITCH_AT_REFRESH_ADDR (CSR_BASE + 0x3804L)
#define CSR_DFI_SWITCH_AT_REFRESH_SIZE 1
static inline uint32_t dfi_switch_at_refresh_read(void) {
	return csr_read_simple((CSR_BASE + 0x3804L));
}
static inline void dfi_switch_at_refresh_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3804L));
}
#define CSR_DFI_SWITCH_REFRESH_UPDATE_ADDR (CSR_BASE + 0x3808L)
#define CSR_DFI_SWITCH_REFRESH_UPDATE_SIZE 1
static inline uint32_t dfi_switch_refresh_update_read(void) {
	return csr_read_simple((CSR_BASE + 0x3808L));
}
static inline void dfi_switch_refresh_update_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3808L));
}

/* payload_executor */
#define CSR_PAYLOAD_EXECUTOR_BASE (CSR_BASE + 0x4000L)
#define CSR_PAYLOAD_EXECUTOR_START_ADDR (CSR_BASE + 0x4000L)
#define CSR_PAYLOAD_EXECUTOR_START_SIZE 1
static inline uint32_t payload_executor_start_read(void) {
	return csr_read_simple((CSR_BASE + 0x4000L));
}
static inline void payload_executor_start_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4000L));
}
#define CSR_PAYLOAD_EXECUTOR_STATUS_ADDR (CSR_BASE + 0x4004L)
#define CSR_PAYLOAD_EXECUTOR_STATUS_SIZE 1
static inline uint32_t payload_executor_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x4004L));
}
#define CSR_PAYLOAD_EXECUTOR_STATUS_READY_OFFSET 0
#define CSR_PAYLOAD_EXECUTOR_STATUS_READY_SIZE 1
static inline uint32_t payload_executor_status_ready_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t payload_executor_status_ready_read(void) {
	uint32_t word = payload_executor_status_read();
	return payload_executor_status_ready_extract(word);
}
#define CSR_PAYLOAD_EXECUTOR_STATUS_OVERFLOW_OFFSET 1
#define CSR_PAYLOAD_EXECUTOR_STATUS_OVERFLOW_SIZE 1
static inline uint32_t payload_executor_status_overflow_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t payload_executor_status_overflow_read(void) {
	uint32_t word = payload_executor_status_read();
	return payload_executor_status_overflow_extract(word);
}
#define CSR_PAYLOAD_EXECUTOR_READ_COUNT_ADDR (CSR_BASE + 0x4008L)
#define CSR_PAYLOAD_EXECUTOR_READ_COUNT_SIZE 1
static inline uint32_t payload_executor_read_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x4008L));
}

/* i2c */
#define CSR_I2C_BASE (CSR_BASE + 0x4800L)
#define CSR_I2C_W_ADDR (CSR_BASE + 0x4800L)
#define CSR_I2C_W_SIZE 1
static inline uint32_t i2c_w_read(void) {
	return csr_read_simple((CSR_BASE + 0x4800L));
}
static inline void i2c_w_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4800L));
}
#define CSR_I2C_W_SCL_OFFSET 0
#define CSR_I2C_W_SCL_SIZE 1
static inline uint32_t i2c_w_scl_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t i2c_w_scl_read(void) {
	uint32_t word = i2c_w_read();
	return i2c_w_scl_extract(word);
}
static inline uint32_t i2c_w_scl_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void i2c_w_scl_write(uint32_t plain_value) {
	uint32_t oldword = i2c_w_read();
	uint32_t newword = i2c_w_scl_replace(oldword, plain_value);
	i2c_w_write(newword);
}
#define CSR_I2C_W_OE_OFFSET 1
#define CSR_I2C_W_OE_SIZE 1
static inline uint32_t i2c_w_oe_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t i2c_w_oe_read(void) {
	uint32_t word = i2c_w_read();
	return i2c_w_oe_extract(word);
}
static inline uint32_t i2c_w_oe_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void i2c_w_oe_write(uint32_t plain_value) {
	uint32_t oldword = i2c_w_read();
	uint32_t newword = i2c_w_oe_replace(oldword, plain_value);
	i2c_w_write(newword);
}
#define CSR_I2C_W_SDA_OFFSET 2
#define CSR_I2C_W_SDA_SIZE 1
static inline uint32_t i2c_w_sda_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t i2c_w_sda_read(void) {
	uint32_t word = i2c_w_read();
	return i2c_w_sda_extract(word);
}
static inline uint32_t i2c_w_sda_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void i2c_w_sda_write(uint32_t plain_value) {
	uint32_t oldword = i2c_w_read();
	uint32_t newword = i2c_w_sda_replace(oldword, plain_value);
	i2c_w_write(newword);
}
#define CSR_I2C_R_ADDR (CSR_BASE + 0x4804L)
#define CSR_I2C_R_SIZE 1
static inline uint32_t i2c_r_read(void) {
	return csr_read_simple((CSR_BASE + 0x4804L));
}
#define CSR_I2C_R_SDA_OFFSET 0
#define CSR_I2C_R_SDA_SIZE 1
static inline uint32_t i2c_r_sda_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t i2c_r_sda_read(void) {
	uint32_t word = i2c_r_read();
	return i2c_r_sda_extract(word);
}

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x5000L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x5000L)
#define CSR_CTRL_RESET_SIZE 1
static inline uint32_t ctrl_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x5000L));
}
static inline void ctrl_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5000L));
}
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
static inline uint32_t ctrl_reset_soc_rst_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t ctrl_reset_soc_rst_read(void) {
	uint32_t word = ctrl_reset_read();
	return ctrl_reset_soc_rst_extract(word);
}
static inline uint32_t ctrl_reset_soc_rst_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void ctrl_reset_soc_rst_write(uint32_t plain_value) {
	uint32_t oldword = ctrl_reset_read();
	uint32_t newword = ctrl_reset_soc_rst_replace(oldword, plain_value);
	ctrl_reset_write(newword);
}
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1
static inline uint32_t ctrl_reset_cpu_rst_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t ctrl_reset_cpu_rst_read(void) {
	uint32_t word = ctrl_reset_read();
	return ctrl_reset_cpu_rst_extract(word);
}
static inline uint32_t ctrl_reset_cpu_rst_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void ctrl_reset_cpu_rst_write(uint32_t plain_value) {
	uint32_t oldword = ctrl_reset_read();
	uint32_t newword = ctrl_reset_cpu_rst_replace(oldword, plain_value);
	ctrl_reset_write(newword);
}
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x5004L)
#define CSR_CTRL_SCRATCH_SIZE 1
static inline uint32_t ctrl_scratch_read(void) {
	return csr_read_simple((CSR_BASE + 0x5004L));
}
static inline void ctrl_scratch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5004L));
}
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x5008L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1
static inline uint32_t ctrl_bus_errors_read(void) {
	return csr_read_simple((CSR_BASE + 0x5008L));
}

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x5800L)

/* sdram */
#define CSR_SDRAM_BASE (CSR_BASE + 0x6000L)
#define CSR_SDRAM_DFII_CONTROL_ADDR (CSR_BASE + 0x6000L)
#define CSR_SDRAM_DFII_CONTROL_SIZE 1
static inline uint32_t sdram_dfii_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x6000L));
}
static inline void sdram_dfii_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6000L));
}
#define CSR_SDRAM_DFII_CONTROL_SEL_OFFSET 0
#define CSR_SDRAM_DFII_CONTROL_SEL_SIZE 1
static inline uint32_t sdram_dfii_control_sel_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_dfii_control_sel_read(void) {
	uint32_t word = sdram_dfii_control_read();
	return sdram_dfii_control_sel_extract(word);
}
static inline uint32_t sdram_dfii_control_sel_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_dfii_control_sel_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_control_read();
	uint32_t newword = sdram_dfii_control_sel_replace(oldword, plain_value);
	sdram_dfii_control_write(newword);
}
#define CSR_SDRAM_DFII_CONTROL_CKE_OFFSET 1
#define CSR_SDRAM_DFII_CONTROL_CKE_SIZE 1
static inline uint32_t sdram_dfii_control_cke_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_dfii_control_cke_read(void) {
	uint32_t word = sdram_dfii_control_read();
	return sdram_dfii_control_cke_extract(word);
}
static inline uint32_t sdram_dfii_control_cke_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_dfii_control_cke_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_control_read();
	uint32_t newword = sdram_dfii_control_cke_replace(oldword, plain_value);
	sdram_dfii_control_write(newword);
}
#define CSR_SDRAM_DFII_CONTROL_ODT_OFFSET 2
#define CSR_SDRAM_DFII_CONTROL_ODT_SIZE 1
static inline uint32_t sdram_dfii_control_odt_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t sdram_dfii_control_odt_read(void) {
	uint32_t word = sdram_dfii_control_read();
	return sdram_dfii_control_odt_extract(word);
}
static inline uint32_t sdram_dfii_control_odt_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void sdram_dfii_control_odt_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_control_read();
	uint32_t newword = sdram_dfii_control_odt_replace(oldword, plain_value);
	sdram_dfii_control_write(newword);
}
#define CSR_SDRAM_DFII_CONTROL_RESET_N_OFFSET 3
#define CSR_SDRAM_DFII_CONTROL_RESET_N_SIZE 1
static inline uint32_t sdram_dfii_control_reset_n_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 3) & mask );
}
static inline uint32_t sdram_dfii_control_reset_n_read(void) {
	uint32_t word = sdram_dfii_control_read();
	return sdram_dfii_control_reset_n_extract(word);
}
static inline uint32_t sdram_dfii_control_reset_n_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 3))) | (mask & plain_value)<< 3 ;
}
static inline void sdram_dfii_control_reset_n_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_control_read();
	uint32_t newword = sdram_dfii_control_reset_n_replace(oldword, plain_value);
	sdram_dfii_control_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR (CSR_BASE + 0x6004L)
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_read(void) {
	return csr_read_simple((CSR_BASE + 0x6004L));
}
static inline void sdram_dfii_pi0_command_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6004L));
}
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_OFFSET 0
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_cs_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_cs_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_cs_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_cs_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_dfii_pi0_command_cs_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_cs_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_WE_OFFSET 1
#define CSR_SDRAM_DFII_PI0_COMMAND_WE_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_we_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_we_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_we_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_we_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_dfii_pi0_command_we_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_we_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_CAS_OFFSET 2
#define CSR_SDRAM_DFII_PI0_COMMAND_CAS_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_cas_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_cas_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_cas_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_cas_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void sdram_dfii_pi0_command_cas_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_cas_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_RAS_OFFSET 3
#define CSR_SDRAM_DFII_PI0_COMMAND_RAS_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_ras_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 3) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_ras_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_ras_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_ras_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 3))) | (mask & plain_value)<< 3 ;
}
static inline void sdram_dfii_pi0_command_ras_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_ras_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_WREN_OFFSET 4
#define CSR_SDRAM_DFII_PI0_COMMAND_WREN_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_wren_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 4) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_wren_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_wren_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_wren_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 4))) | (mask & plain_value)<< 4 ;
}
static inline void sdram_dfii_pi0_command_wren_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_wren_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_RDEN_OFFSET 5
#define CSR_SDRAM_DFII_PI0_COMMAND_RDEN_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_rden_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 5) & mask );
}
static inline uint32_t sdram_dfii_pi0_command_rden_read(void) {
	uint32_t word = sdram_dfii_pi0_command_read();
	return sdram_dfii_pi0_command_rden_extract(word);
}
static inline uint32_t sdram_dfii_pi0_command_rden_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 5))) | (mask & plain_value)<< 5 ;
}
static inline void sdram_dfii_pi0_command_rden_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi0_command_read();
	uint32_t newword = sdram_dfii_pi0_command_rden_replace(oldword, plain_value);
	sdram_dfii_pi0_command_write(newword);
}
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR (CSR_BASE + 0x6008L)
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1
static inline uint32_t sdram_dfii_pi0_command_issue_read(void) {
	return csr_read_simple((CSR_BASE + 0x6008L));
}
static inline void sdram_dfii_pi0_command_issue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6008L));
}
#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR (CSR_BASE + 0x600cL)
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi0_address_read(void) {
	return csr_read_simple((CSR_BASE + 0x600cL));
}
static inline void sdram_dfii_pi0_address_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x600cL));
}
#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR (CSR_BASE + 0x6010L)
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi0_baddress_read(void) {
	return csr_read_simple((CSR_BASE + 0x6010L));
}
static inline void sdram_dfii_pi0_baddress_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6010L));
}
#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR (CSR_BASE + 0x6014L)
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR (CSR_BASE + 0x6024L)
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_COMMAND_ADDR (CSR_BASE + 0x6034L)
#define CSR_SDRAM_DFII_PI1_COMMAND_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_read(void) {
	return csr_read_simple((CSR_BASE + 0x6034L));
}
static inline void sdram_dfii_pi1_command_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6034L));
}
#define CSR_SDRAM_DFII_PI1_COMMAND_CS_OFFSET 0
#define CSR_SDRAM_DFII_PI1_COMMAND_CS_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_cs_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_cs_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_cs_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_cs_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_dfii_pi1_command_cs_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_cs_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_WE_OFFSET 1
#define CSR_SDRAM_DFII_PI1_COMMAND_WE_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_we_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_we_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_we_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_we_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_dfii_pi1_command_we_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_we_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_CAS_OFFSET 2
#define CSR_SDRAM_DFII_PI1_COMMAND_CAS_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_cas_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_cas_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_cas_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_cas_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void sdram_dfii_pi1_command_cas_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_cas_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_RAS_OFFSET 3
#define CSR_SDRAM_DFII_PI1_COMMAND_RAS_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_ras_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 3) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_ras_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_ras_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_ras_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 3))) | (mask & plain_value)<< 3 ;
}
static inline void sdram_dfii_pi1_command_ras_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_ras_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_WREN_OFFSET 4
#define CSR_SDRAM_DFII_PI1_COMMAND_WREN_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_wren_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 4) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_wren_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_wren_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_wren_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 4))) | (mask & plain_value)<< 4 ;
}
static inline void sdram_dfii_pi1_command_wren_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_wren_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_RDEN_OFFSET 5
#define CSR_SDRAM_DFII_PI1_COMMAND_RDEN_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_rden_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 5) & mask );
}
static inline uint32_t sdram_dfii_pi1_command_rden_read(void) {
	uint32_t word = sdram_dfii_pi1_command_read();
	return sdram_dfii_pi1_command_rden_extract(word);
}
static inline uint32_t sdram_dfii_pi1_command_rden_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 5))) | (mask & plain_value)<< 5 ;
}
static inline void sdram_dfii_pi1_command_rden_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi1_command_read();
	uint32_t newword = sdram_dfii_pi1_command_rden_replace(oldword, plain_value);
	sdram_dfii_pi1_command_write(newword);
}
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_ADDR (CSR_BASE + 0x6038L)
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_SIZE 1
static inline uint32_t sdram_dfii_pi1_command_issue_read(void) {
	return csr_read_simple((CSR_BASE + 0x6038L));
}
static inline void sdram_dfii_pi1_command_issue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6038L));
}
#define CSR_SDRAM_DFII_PI1_ADDRESS_ADDR (CSR_BASE + 0x603cL)
#define CSR_SDRAM_DFII_PI1_ADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi1_address_read(void) {
	return csr_read_simple((CSR_BASE + 0x603cL));
}
static inline void sdram_dfii_pi1_address_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x603cL));
}
#define CSR_SDRAM_DFII_PI1_BADDRESS_ADDR (CSR_BASE + 0x6040L)
#define CSR_SDRAM_DFII_PI1_BADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi1_baddress_read(void) {
	return csr_read_simple((CSR_BASE + 0x6040L));
}
static inline void sdram_dfii_pi1_baddress_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6040L));
}
#define CSR_SDRAM_DFII_PI1_WRDATA_ADDR (CSR_BASE + 0x6044L)
#define CSR_SDRAM_DFII_PI1_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_RDDATA_ADDR (CSR_BASE + 0x6054L)
#define CSR_SDRAM_DFII_PI1_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_COMMAND_ADDR (CSR_BASE + 0x6064L)
#define CSR_SDRAM_DFII_PI2_COMMAND_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_read(void) {
	return csr_read_simple((CSR_BASE + 0x6064L));
}
static inline void sdram_dfii_pi2_command_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6064L));
}
#define CSR_SDRAM_DFII_PI2_COMMAND_CS_OFFSET 0
#define CSR_SDRAM_DFII_PI2_COMMAND_CS_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_cs_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_cs_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_cs_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_cs_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_dfii_pi2_command_cs_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_cs_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_WE_OFFSET 1
#define CSR_SDRAM_DFII_PI2_COMMAND_WE_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_we_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_we_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_we_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_we_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_dfii_pi2_command_we_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_we_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_CAS_OFFSET 2
#define CSR_SDRAM_DFII_PI2_COMMAND_CAS_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_cas_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_cas_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_cas_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_cas_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void sdram_dfii_pi2_command_cas_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_cas_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_RAS_OFFSET 3
#define CSR_SDRAM_DFII_PI2_COMMAND_RAS_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_ras_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 3) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_ras_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_ras_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_ras_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 3))) | (mask & plain_value)<< 3 ;
}
static inline void sdram_dfii_pi2_command_ras_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_ras_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_WREN_OFFSET 4
#define CSR_SDRAM_DFII_PI2_COMMAND_WREN_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_wren_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 4) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_wren_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_wren_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_wren_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 4))) | (mask & plain_value)<< 4 ;
}
static inline void sdram_dfii_pi2_command_wren_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_wren_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_RDEN_OFFSET 5
#define CSR_SDRAM_DFII_PI2_COMMAND_RDEN_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_rden_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 5) & mask );
}
static inline uint32_t sdram_dfii_pi2_command_rden_read(void) {
	uint32_t word = sdram_dfii_pi2_command_read();
	return sdram_dfii_pi2_command_rden_extract(word);
}
static inline uint32_t sdram_dfii_pi2_command_rden_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 5))) | (mask & plain_value)<< 5 ;
}
static inline void sdram_dfii_pi2_command_rden_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi2_command_read();
	uint32_t newword = sdram_dfii_pi2_command_rden_replace(oldword, plain_value);
	sdram_dfii_pi2_command_write(newword);
}
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_ADDR (CSR_BASE + 0x6068L)
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_SIZE 1
static inline uint32_t sdram_dfii_pi2_command_issue_read(void) {
	return csr_read_simple((CSR_BASE + 0x6068L));
}
static inline void sdram_dfii_pi2_command_issue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6068L));
}
#define CSR_SDRAM_DFII_PI2_ADDRESS_ADDR (CSR_BASE + 0x606cL)
#define CSR_SDRAM_DFII_PI2_ADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi2_address_read(void) {
	return csr_read_simple((CSR_BASE + 0x606cL));
}
static inline void sdram_dfii_pi2_address_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x606cL));
}
#define CSR_SDRAM_DFII_PI2_BADDRESS_ADDR (CSR_BASE + 0x6070L)
#define CSR_SDRAM_DFII_PI2_BADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi2_baddress_read(void) {
	return csr_read_simple((CSR_BASE + 0x6070L));
}
static inline void sdram_dfii_pi2_baddress_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6070L));
}
#define CSR_SDRAM_DFII_PI2_WRDATA_ADDR (CSR_BASE + 0x6074L)
#define CSR_SDRAM_DFII_PI2_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_RDDATA_ADDR (CSR_BASE + 0x6084L)
#define CSR_SDRAM_DFII_PI2_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_COMMAND_ADDR (CSR_BASE + 0x6094L)
#define CSR_SDRAM_DFII_PI3_COMMAND_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_read(void) {
	return csr_read_simple((CSR_BASE + 0x6094L));
}
static inline void sdram_dfii_pi3_command_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6094L));
}
#define CSR_SDRAM_DFII_PI3_COMMAND_CS_OFFSET 0
#define CSR_SDRAM_DFII_PI3_COMMAND_CS_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_cs_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_cs_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_cs_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_cs_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_dfii_pi3_command_cs_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_cs_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_WE_OFFSET 1
#define CSR_SDRAM_DFII_PI3_COMMAND_WE_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_we_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_we_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_we_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_we_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_dfii_pi3_command_we_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_we_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_CAS_OFFSET 2
#define CSR_SDRAM_DFII_PI3_COMMAND_CAS_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_cas_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 2) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_cas_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_cas_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_cas_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 2))) | (mask & plain_value)<< 2 ;
}
static inline void sdram_dfii_pi3_command_cas_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_cas_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_RAS_OFFSET 3
#define CSR_SDRAM_DFII_PI3_COMMAND_RAS_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_ras_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 3) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_ras_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_ras_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_ras_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 3))) | (mask & plain_value)<< 3 ;
}
static inline void sdram_dfii_pi3_command_ras_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_ras_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_WREN_OFFSET 4
#define CSR_SDRAM_DFII_PI3_COMMAND_WREN_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_wren_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 4) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_wren_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_wren_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_wren_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 4))) | (mask & plain_value)<< 4 ;
}
static inline void sdram_dfii_pi3_command_wren_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_wren_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_RDEN_OFFSET 5
#define CSR_SDRAM_DFII_PI3_COMMAND_RDEN_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_rden_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 5) & mask );
}
static inline uint32_t sdram_dfii_pi3_command_rden_read(void) {
	uint32_t word = sdram_dfii_pi3_command_read();
	return sdram_dfii_pi3_command_rden_extract(word);
}
static inline uint32_t sdram_dfii_pi3_command_rden_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 5))) | (mask & plain_value)<< 5 ;
}
static inline void sdram_dfii_pi3_command_rden_write(uint32_t plain_value) {
	uint32_t oldword = sdram_dfii_pi3_command_read();
	uint32_t newword = sdram_dfii_pi3_command_rden_replace(oldword, plain_value);
	sdram_dfii_pi3_command_write(newword);
}
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_ADDR (CSR_BASE + 0x6098L)
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_SIZE 1
static inline uint32_t sdram_dfii_pi3_command_issue_read(void) {
	return csr_read_simple((CSR_BASE + 0x6098L));
}
static inline void sdram_dfii_pi3_command_issue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6098L));
}
#define CSR_SDRAM_DFII_PI3_ADDRESS_ADDR (CSR_BASE + 0x609cL)
#define CSR_SDRAM_DFII_PI3_ADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi3_address_read(void) {
	return csr_read_simple((CSR_BASE + 0x609cL));
}
static inline void sdram_dfii_pi3_address_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x609cL));
}
#define CSR_SDRAM_DFII_PI3_BADDRESS_ADDR (CSR_BASE + 0x60a0L)
#define CSR_SDRAM_DFII_PI3_BADDRESS_SIZE 1
static inline uint32_t sdram_dfii_pi3_baddress_read(void) {
	return csr_read_simple((CSR_BASE + 0x60a0L));
}
static inline void sdram_dfii_pi3_baddress_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60a0L));
}
#define CSR_SDRAM_DFII_PI3_WRDATA_ADDR (CSR_BASE + 0x60a4L)
#define CSR_SDRAM_DFII_PI3_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_RDDATA_ADDR (CSR_BASE + 0x60b4L)
#define CSR_SDRAM_DFII_PI3_RDDATA_SIZE 4
#define CSR_SDRAM_CONTROLLER_TRP_ADDR (CSR_BASE + 0x60c4L)
#define CSR_SDRAM_CONTROLLER_TRP_SIZE 1
static inline uint32_t sdram_controller_tRP_read(void) {
	return csr_read_simple((CSR_BASE + 0x60c4L));
}
static inline void sdram_controller_tRP_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60c4L));
}
#define CSR_SDRAM_CONTROLLER_TRCD_ADDR (CSR_BASE + 0x60c8L)
#define CSR_SDRAM_CONTROLLER_TRCD_SIZE 1
static inline uint32_t sdram_controller_tRCD_read(void) {
	return csr_read_simple((CSR_BASE + 0x60c8L));
}
static inline void sdram_controller_tRCD_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60c8L));
}
#define CSR_SDRAM_CONTROLLER_TWR_ADDR (CSR_BASE + 0x60ccL)
#define CSR_SDRAM_CONTROLLER_TWR_SIZE 1
static inline uint32_t sdram_controller_tWR_read(void) {
	return csr_read_simple((CSR_BASE + 0x60ccL));
}
static inline void sdram_controller_tWR_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60ccL));
}
#define CSR_SDRAM_CONTROLLER_TWTR_ADDR (CSR_BASE + 0x60d0L)
#define CSR_SDRAM_CONTROLLER_TWTR_SIZE 1
static inline uint32_t sdram_controller_tWTR_read(void) {
	return csr_read_simple((CSR_BASE + 0x60d0L));
}
static inline void sdram_controller_tWTR_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60d0L));
}
#define CSR_SDRAM_CONTROLLER_TREFI_ADDR (CSR_BASE + 0x60d4L)
#define CSR_SDRAM_CONTROLLER_TREFI_SIZE 1
static inline uint32_t sdram_controller_tREFI_read(void) {
	return csr_read_simple((CSR_BASE + 0x60d4L));
}
static inline void sdram_controller_tREFI_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60d4L));
}
#define CSR_SDRAM_CONTROLLER_TRFC_ADDR (CSR_BASE + 0x60d8L)
#define CSR_SDRAM_CONTROLLER_TRFC_SIZE 1
static inline uint32_t sdram_controller_tRFC_read(void) {
	return csr_read_simple((CSR_BASE + 0x60d8L));
}
static inline void sdram_controller_tRFC_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60d8L));
}
#define CSR_SDRAM_CONTROLLER_TFAW_ADDR (CSR_BASE + 0x60dcL)
#define CSR_SDRAM_CONTROLLER_TFAW_SIZE 1
static inline uint32_t sdram_controller_tFAW_read(void) {
	return csr_read_simple((CSR_BASE + 0x60dcL));
}
static inline void sdram_controller_tFAW_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60dcL));
}
#define CSR_SDRAM_CONTROLLER_TCCD_ADDR (CSR_BASE + 0x60e0L)
#define CSR_SDRAM_CONTROLLER_TCCD_SIZE 1
static inline uint32_t sdram_controller_tCCD_read(void) {
	return csr_read_simple((CSR_BASE + 0x60e0L));
}
static inline void sdram_controller_tCCD_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60e0L));
}
#define CSR_SDRAM_CONTROLLER_TRRD_ADDR (CSR_BASE + 0x60e4L)
#define CSR_SDRAM_CONTROLLER_TRRD_SIZE 1
static inline uint32_t sdram_controller_tRRD_read(void) {
	return csr_read_simple((CSR_BASE + 0x60e4L));
}
static inline void sdram_controller_tRRD_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60e4L));
}
#define CSR_SDRAM_CONTROLLER_TRC_ADDR (CSR_BASE + 0x60e8L)
#define CSR_SDRAM_CONTROLLER_TRC_SIZE 1
static inline uint32_t sdram_controller_tRC_read(void) {
	return csr_read_simple((CSR_BASE + 0x60e8L));
}
static inline void sdram_controller_tRC_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60e8L));
}
#define CSR_SDRAM_CONTROLLER_TRAS_ADDR (CSR_BASE + 0x60ecL)
#define CSR_SDRAM_CONTROLLER_TRAS_SIZE 1
static inline uint32_t sdram_controller_tRAS_read(void) {
	return csr_read_simple((CSR_BASE + 0x60ecL));
}
static inline void sdram_controller_tRAS_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60ecL));
}
#define CSR_SDRAM_CONTROLLER_TZQCS_ADDR (CSR_BASE + 0x60f0L)
#define CSR_SDRAM_CONTROLLER_TZQCS_SIZE 1
static inline uint32_t sdram_controller_tZQCS_read(void) {
	return csr_read_simple((CSR_BASE + 0x60f0L));
}
static inline void sdram_controller_tZQCS_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x60f0L));
}

/* sdram_checker */
#define CSR_SDRAM_CHECKER_BASE (CSR_BASE + 0x6800L)
#define CSR_SDRAM_CHECKER_RESET_ADDR (CSR_BASE + 0x6800L)
#define CSR_SDRAM_CHECKER_RESET_SIZE 1
static inline uint32_t sdram_checker_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x6800L));
}
static inline void sdram_checker_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6800L));
}
#define CSR_SDRAM_CHECKER_START_ADDR (CSR_BASE + 0x6804L)
#define CSR_SDRAM_CHECKER_START_SIZE 1
static inline uint32_t sdram_checker_start_read(void) {
	return csr_read_simple((CSR_BASE + 0x6804L));
}
static inline void sdram_checker_start_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6804L));
}
#define CSR_SDRAM_CHECKER_DONE_ADDR (CSR_BASE + 0x6808L)
#define CSR_SDRAM_CHECKER_DONE_SIZE 1
static inline uint32_t sdram_checker_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x6808L));
}
#define CSR_SDRAM_CHECKER_BASE_ADDR (CSR_BASE + 0x680cL)
#define CSR_SDRAM_CHECKER_BASE_SIZE 2
static inline uint64_t sdram_checker_base_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x680cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x6810L));
	return r;
}
static inline void sdram_checker_base_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x680cL));
	csr_write_simple(v, (CSR_BASE + 0x6810L));
}
#define CSR_SDRAM_CHECKER_END_ADDR (CSR_BASE + 0x6814L)
#define CSR_SDRAM_CHECKER_END_SIZE 2
static inline uint64_t sdram_checker_end_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x6814L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x6818L));
	return r;
}
static inline void sdram_checker_end_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x6814L));
	csr_write_simple(v, (CSR_BASE + 0x6818L));
}
#define CSR_SDRAM_CHECKER_LENGTH_ADDR (CSR_BASE + 0x681cL)
#define CSR_SDRAM_CHECKER_LENGTH_SIZE 2
static inline uint64_t sdram_checker_length_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x681cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x6820L));
	return r;
}
static inline void sdram_checker_length_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x681cL));
	csr_write_simple(v, (CSR_BASE + 0x6820L));
}
#define CSR_SDRAM_CHECKER_RANDOM_ADDR (CSR_BASE + 0x6824L)
#define CSR_SDRAM_CHECKER_RANDOM_SIZE 1
static inline uint32_t sdram_checker_random_read(void) {
	return csr_read_simple((CSR_BASE + 0x6824L));
}
static inline void sdram_checker_random_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6824L));
}
#define CSR_SDRAM_CHECKER_RANDOM_DATA_OFFSET 0
#define CSR_SDRAM_CHECKER_RANDOM_DATA_SIZE 1
static inline uint32_t sdram_checker_random_data_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_checker_random_data_read(void) {
	uint32_t word = sdram_checker_random_read();
	return sdram_checker_random_data_extract(word);
}
static inline uint32_t sdram_checker_random_data_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_checker_random_data_write(uint32_t plain_value) {
	uint32_t oldword = sdram_checker_random_read();
	uint32_t newword = sdram_checker_random_data_replace(oldword, plain_value);
	sdram_checker_random_write(newword);
}
#define CSR_SDRAM_CHECKER_RANDOM_ADDR_OFFSET 1
#define CSR_SDRAM_CHECKER_RANDOM_ADDR_SIZE 1
static inline uint32_t sdram_checker_random_addr_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_checker_random_addr_read(void) {
	uint32_t word = sdram_checker_random_read();
	return sdram_checker_random_addr_extract(word);
}
static inline uint32_t sdram_checker_random_addr_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_checker_random_addr_write(uint32_t plain_value) {
	uint32_t oldword = sdram_checker_random_read();
	uint32_t newword = sdram_checker_random_addr_replace(oldword, plain_value);
	sdram_checker_random_write(newword);
}
#define CSR_SDRAM_CHECKER_TICKS_ADDR (CSR_BASE + 0x6828L)
#define CSR_SDRAM_CHECKER_TICKS_SIZE 1
static inline uint32_t sdram_checker_ticks_read(void) {
	return csr_read_simple((CSR_BASE + 0x6828L));
}
#define CSR_SDRAM_CHECKER_ERRORS_ADDR (CSR_BASE + 0x682cL)
#define CSR_SDRAM_CHECKER_ERRORS_SIZE 1
static inline uint32_t sdram_checker_errors_read(void) {
	return csr_read_simple((CSR_BASE + 0x682cL));
}

/* sdram_generator */
#define CSR_SDRAM_GENERATOR_BASE (CSR_BASE + 0x7000L)
#define CSR_SDRAM_GENERATOR_RESET_ADDR (CSR_BASE + 0x7000L)
#define CSR_SDRAM_GENERATOR_RESET_SIZE 1
static inline uint32_t sdram_generator_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x7000L));
}
static inline void sdram_generator_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7000L));
}
#define CSR_SDRAM_GENERATOR_START_ADDR (CSR_BASE + 0x7004L)
#define CSR_SDRAM_GENERATOR_START_SIZE 1
static inline uint32_t sdram_generator_start_read(void) {
	return csr_read_simple((CSR_BASE + 0x7004L));
}
static inline void sdram_generator_start_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7004L));
}
#define CSR_SDRAM_GENERATOR_DONE_ADDR (CSR_BASE + 0x7008L)
#define CSR_SDRAM_GENERATOR_DONE_SIZE 1
static inline uint32_t sdram_generator_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x7008L));
}
#define CSR_SDRAM_GENERATOR_BASE_ADDR (CSR_BASE + 0x700cL)
#define CSR_SDRAM_GENERATOR_BASE_SIZE 2
static inline uint64_t sdram_generator_base_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x700cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x7010L));
	return r;
}
static inline void sdram_generator_base_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x700cL));
	csr_write_simple(v, (CSR_BASE + 0x7010L));
}
#define CSR_SDRAM_GENERATOR_END_ADDR (CSR_BASE + 0x7014L)
#define CSR_SDRAM_GENERATOR_END_SIZE 2
static inline uint64_t sdram_generator_end_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x7014L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x7018L));
	return r;
}
static inline void sdram_generator_end_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x7014L));
	csr_write_simple(v, (CSR_BASE + 0x7018L));
}
#define CSR_SDRAM_GENERATOR_LENGTH_ADDR (CSR_BASE + 0x701cL)
#define CSR_SDRAM_GENERATOR_LENGTH_SIZE 2
static inline uint64_t sdram_generator_length_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x701cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x7020L));
	return r;
}
static inline void sdram_generator_length_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x701cL));
	csr_write_simple(v, (CSR_BASE + 0x7020L));
}
#define CSR_SDRAM_GENERATOR_RANDOM_ADDR (CSR_BASE + 0x7024L)
#define CSR_SDRAM_GENERATOR_RANDOM_SIZE 1
static inline uint32_t sdram_generator_random_read(void) {
	return csr_read_simple((CSR_BASE + 0x7024L));
}
static inline void sdram_generator_random_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7024L));
}
#define CSR_SDRAM_GENERATOR_RANDOM_DATA_OFFSET 0
#define CSR_SDRAM_GENERATOR_RANDOM_DATA_SIZE 1
static inline uint32_t sdram_generator_random_data_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t sdram_generator_random_data_read(void) {
	uint32_t word = sdram_generator_random_read();
	return sdram_generator_random_data_extract(word);
}
static inline uint32_t sdram_generator_random_data_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void sdram_generator_random_data_write(uint32_t plain_value) {
	uint32_t oldword = sdram_generator_random_read();
	uint32_t newword = sdram_generator_random_data_replace(oldword, plain_value);
	sdram_generator_random_write(newword);
}
#define CSR_SDRAM_GENERATOR_RANDOM_ADDR_OFFSET 1
#define CSR_SDRAM_GENERATOR_RANDOM_ADDR_SIZE 1
static inline uint32_t sdram_generator_random_addr_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t sdram_generator_random_addr_read(void) {
	uint32_t word = sdram_generator_random_read();
	return sdram_generator_random_addr_extract(word);
}
static inline uint32_t sdram_generator_random_addr_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void sdram_generator_random_addr_write(uint32_t plain_value) {
	uint32_t oldword = sdram_generator_random_read();
	uint32_t newword = sdram_generator_random_addr_replace(oldword, plain_value);
	sdram_generator_random_write(newword);
}
#define CSR_SDRAM_GENERATOR_TICKS_ADDR (CSR_BASE + 0x7028L)
#define CSR_SDRAM_GENERATOR_TICKS_SIZE 1
static inline uint32_t sdram_generator_ticks_read(void) {
	return csr_read_simple((CSR_BASE + 0x7028L));
}

/* timer0 */
#define CSR_TIMER0_BASE (CSR_BASE + 0x7800L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x7800L)
#define CSR_TIMER0_LOAD_SIZE 1
static inline uint32_t timer0_load_read(void) {
	return csr_read_simple((CSR_BASE + 0x7800L));
}
static inline void timer0_load_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7800L));
}
#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x7804L)
#define CSR_TIMER0_RELOAD_SIZE 1
static inline uint32_t timer0_reload_read(void) {
	return csr_read_simple((CSR_BASE + 0x7804L));
}
static inline void timer0_reload_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7804L));
}
#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x7808L)
#define CSR_TIMER0_EN_SIZE 1
static inline uint32_t timer0_en_read(void) {
	return csr_read_simple((CSR_BASE + 0x7808L));
}
static inline void timer0_en_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7808L));
}
#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x780cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
static inline uint32_t timer0_update_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x780cL));
}
static inline void timer0_update_value_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x780cL));
}
#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x7810L)
#define CSR_TIMER0_VALUE_SIZE 1
static inline uint32_t timer0_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x7810L));
}
#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x7814L)
#define CSR_TIMER0_EV_STATUS_SIZE 1
static inline uint32_t timer0_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x7814L));
}
#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
static inline uint32_t timer0_ev_status_zero_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_status_zero_read(void) {
	uint32_t word = timer0_ev_status_read();
	return timer0_ev_status_zero_extract(word);
}
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x7818L)
#define CSR_TIMER0_EV_PENDING_SIZE 1
static inline uint32_t timer0_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x7818L));
}
static inline void timer0_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7818L));
}
#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
static inline uint32_t timer0_ev_pending_zero_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_pending_zero_read(void) {
	uint32_t word = timer0_ev_pending_read();
	return timer0_ev_pending_zero_extract(word);
}
static inline uint32_t timer0_ev_pending_zero_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void timer0_ev_pending_zero_write(uint32_t plain_value) {
	uint32_t oldword = timer0_ev_pending_read();
	uint32_t newword = timer0_ev_pending_zero_replace(oldword, plain_value);
	timer0_ev_pending_write(newword);
}
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x781cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1
static inline uint32_t timer0_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x781cL));
}
static inline void timer0_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x781cL));
}
#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1
static inline uint32_t timer0_ev_enable_zero_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_enable_zero_read(void) {
	uint32_t word = timer0_ev_enable_read();
	return timer0_ev_enable_zero_extract(word);
}
static inline uint32_t timer0_ev_enable_zero_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void timer0_ev_enable_zero_write(uint32_t plain_value) {
	uint32_t oldword = timer0_ev_enable_read();
	uint32_t newword = timer0_ev_enable_zero_replace(oldword, plain_value);
	timer0_ev_enable_write(newword);
}

/* uart */
#define CSR_UART_BASE (CSR_BASE + 0x8000L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x8000L)
#define CSR_UART_RXTX_SIZE 1
static inline uint32_t uart_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x8000L));
}
static inline void uart_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8000L));
}
#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x8004L)
#define CSR_UART_TXFULL_SIZE 1
static inline uint32_t uart_txfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x8004L));
}
#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x8008L)
#define CSR_UART_RXEMPTY_SIZE 1
static inline uint32_t uart_rxempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x8008L));
}
#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0x800cL)
#define CSR_UART_EV_STATUS_SIZE 1
static inline uint32_t uart_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x800cL));
}
#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
static inline uint32_t uart_ev_status_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_status_tx_read(void) {
	uint32_t word = uart_ev_status_read();
	return uart_ev_status_tx_extract(word);
}
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
static inline uint32_t uart_ev_status_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_status_rx_read(void) {
	uint32_t word = uart_ev_status_read();
	return uart_ev_status_rx_extract(word);
}
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x8010L)
#define CSR_UART_EV_PENDING_SIZE 1
static inline uint32_t uart_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x8010L));
}
static inline void uart_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8010L));
}
#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
static inline uint32_t uart_ev_pending_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_pending_tx_read(void) {
	uint32_t word = uart_ev_pending_read();
	return uart_ev_pending_tx_extract(word);
}
static inline uint32_t uart_ev_pending_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_ev_pending_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_pending_read();
	uint32_t newword = uart_ev_pending_tx_replace(oldword, plain_value);
	uart_ev_pending_write(newword);
}
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
static inline uint32_t uart_ev_pending_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_pending_rx_read(void) {
	uint32_t word = uart_ev_pending_read();
	return uart_ev_pending_rx_extract(word);
}
static inline uint32_t uart_ev_pending_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_ev_pending_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_pending_read();
	uint32_t newword = uart_ev_pending_rx_replace(oldword, plain_value);
	uart_ev_pending_write(newword);
}
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x8014L)
#define CSR_UART_EV_ENABLE_SIZE 1
static inline uint32_t uart_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x8014L));
}
static inline void uart_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8014L));
}
#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
static inline uint32_t uart_ev_enable_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_enable_tx_read(void) {
	uint32_t word = uart_ev_enable_read();
	return uart_ev_enable_tx_extract(word);
}
static inline uint32_t uart_ev_enable_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_ev_enable_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_enable_read();
	uint32_t newword = uart_ev_enable_tx_replace(oldword, plain_value);
	uart_ev_enable_write(newword);
}
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1
static inline uint32_t uart_ev_enable_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_enable_rx_read(void) {
	uint32_t word = uart_ev_enable_read();
	return uart_ev_enable_rx_extract(word);
}
static inline uint32_t uart_ev_enable_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_ev_enable_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_enable_read();
	uint32_t newword = uart_ev_enable_rx_replace(oldword, plain_value);
	uart_ev_enable_write(newword);
}
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x8018L)
#define CSR_UART_TXEMPTY_SIZE 1
static inline uint32_t uart_txempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x8018L));
}
#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x801cL)
#define CSR_UART_RXFULL_SIZE 1
static inline uint32_t uart_rxfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x801cL));
}
#define CSR_UART_XOVER_RXTX_ADDR (CSR_BASE + 0x8020L)
#define CSR_UART_XOVER_RXTX_SIZE 1
static inline uint32_t uart_xover_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x8020L));
}
static inline void uart_xover_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8020L));
}
#define CSR_UART_XOVER_TXFULL_ADDR (CSR_BASE + 0x8024L)
#define CSR_UART_XOVER_TXFULL_SIZE 1
static inline uint32_t uart_xover_txfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x8024L));
}
#define CSR_UART_XOVER_RXEMPTY_ADDR (CSR_BASE + 0x8028L)
#define CSR_UART_XOVER_RXEMPTY_SIZE 1
static inline uint32_t uart_xover_rxempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x8028L));
}
#define CSR_UART_XOVER_EV_STATUS_ADDR (CSR_BASE + 0x802cL)
#define CSR_UART_XOVER_EV_STATUS_SIZE 1
static inline uint32_t uart_xover_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x802cL));
}
#define CSR_UART_XOVER_EV_STATUS_TX_OFFSET 0
#define CSR_UART_XOVER_EV_STATUS_TX_SIZE 1
static inline uint32_t uart_xover_ev_status_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_xover_ev_status_tx_read(void) {
	uint32_t word = uart_xover_ev_status_read();
	return uart_xover_ev_status_tx_extract(word);
}
#define CSR_UART_XOVER_EV_STATUS_RX_OFFSET 1
#define CSR_UART_XOVER_EV_STATUS_RX_SIZE 1
static inline uint32_t uart_xover_ev_status_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_xover_ev_status_rx_read(void) {
	uint32_t word = uart_xover_ev_status_read();
	return uart_xover_ev_status_rx_extract(word);
}
#define CSR_UART_XOVER_EV_PENDING_ADDR (CSR_BASE + 0x8030L)
#define CSR_UART_XOVER_EV_PENDING_SIZE 1
static inline uint32_t uart_xover_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x8030L));
}
static inline void uart_xover_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8030L));
}
#define CSR_UART_XOVER_EV_PENDING_TX_OFFSET 0
#define CSR_UART_XOVER_EV_PENDING_TX_SIZE 1
static inline uint32_t uart_xover_ev_pending_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_xover_ev_pending_tx_read(void) {
	uint32_t word = uart_xover_ev_pending_read();
	return uart_xover_ev_pending_tx_extract(word);
}
static inline uint32_t uart_xover_ev_pending_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_xover_ev_pending_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_xover_ev_pending_read();
	uint32_t newword = uart_xover_ev_pending_tx_replace(oldword, plain_value);
	uart_xover_ev_pending_write(newword);
}
#define CSR_UART_XOVER_EV_PENDING_RX_OFFSET 1
#define CSR_UART_XOVER_EV_PENDING_RX_SIZE 1
static inline uint32_t uart_xover_ev_pending_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_xover_ev_pending_rx_read(void) {
	uint32_t word = uart_xover_ev_pending_read();
	return uart_xover_ev_pending_rx_extract(word);
}
static inline uint32_t uart_xover_ev_pending_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_xover_ev_pending_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_xover_ev_pending_read();
	uint32_t newword = uart_xover_ev_pending_rx_replace(oldword, plain_value);
	uart_xover_ev_pending_write(newword);
}
#define CSR_UART_XOVER_EV_ENABLE_ADDR (CSR_BASE + 0x8034L)
#define CSR_UART_XOVER_EV_ENABLE_SIZE 1
static inline uint32_t uart_xover_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x8034L));
}
static inline void uart_xover_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8034L));
}
#define CSR_UART_XOVER_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_XOVER_EV_ENABLE_TX_SIZE 1
static inline uint32_t uart_xover_ev_enable_tx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_xover_ev_enable_tx_read(void) {
	uint32_t word = uart_xover_ev_enable_read();
	return uart_xover_ev_enable_tx_extract(word);
}
static inline uint32_t uart_xover_ev_enable_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_xover_ev_enable_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_xover_ev_enable_read();
	uint32_t newword = uart_xover_ev_enable_tx_replace(oldword, plain_value);
	uart_xover_ev_enable_write(newword);
}
#define CSR_UART_XOVER_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_XOVER_EV_ENABLE_RX_SIZE 1
static inline uint32_t uart_xover_ev_enable_rx_extract(uint32_t oldword) {
	uint32_t mask = 0x1;
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_xover_ev_enable_rx_read(void) {
	uint32_t word = uart_xover_ev_enable_read();
	return uart_xover_ev_enable_rx_extract(word);
}
static inline uint32_t uart_xover_ev_enable_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = 0x1;
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_xover_ev_enable_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_xover_ev_enable_read();
	uint32_t newword = uart_xover_ev_enable_rx_replace(oldword, plain_value);
	uart_xover_ev_enable_write(newword);
}
#define CSR_UART_XOVER_TXEMPTY_ADDR (CSR_BASE + 0x8038L)
#define CSR_UART_XOVER_TXEMPTY_SIZE 1
static inline uint32_t uart_xover_txempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x8038L));
}
#define CSR_UART_XOVER_RXFULL_ADDR (CSR_BASE + 0x803cL)
#define CSR_UART_XOVER_RXFULL_SIZE 1
static inline uint32_t uart_xover_rxfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x803cL));
}

#endif
