###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33808   # Number of WRITE/WRITEP commands
num_reads_done                 =      1735720   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1490299   # Number of read row buffer hits
num_read_cmds                  =      1735704   # Number of READ/READP commands
num_writes_done                =        33841   # Number of read requests issued
num_write_row_hits             =        19601   # Number of write row buffer hits
num_act_cmds                   =       261243   # Number of ACT commands
num_pre_cmds                   =       261214   # Number of PRE commands
num_ondemand_pres              =       235401   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9564586   # Cyles of rank active rank.0
rank_active_cycles.1           =      9365643   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       435414   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       634357   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1634312   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        60815   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18967   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13089   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10242   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5985   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4136   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2980   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2089   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1679   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15302   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           49   # Write cmd latency (cycles)
write_latency[120-139]         =           65   # Write cmd latency (cycles)
write_latency[140-159]         =          109   # Write cmd latency (cycles)
write_latency[160-179]         =          116   # Write cmd latency (cycles)
write_latency[180-199]         =          128   # Write cmd latency (cycles)
write_latency[200-]            =        33277   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       460447   # Read request latency (cycles)
read_latency[40-59]            =       185000   # Read request latency (cycles)
read_latency[60-79]            =       158149   # Read request latency (cycles)
read_latency[80-99]            =       105470   # Read request latency (cycles)
read_latency[100-119]          =        84686   # Read request latency (cycles)
read_latency[120-139]          =        73508   # Read request latency (cycles)
read_latency[140-159]          =        59905   # Read request latency (cycles)
read_latency[160-179]          =        50683   # Read request latency (cycles)
read_latency[180-199]          =        43902   # Read request latency (cycles)
read_latency[200-]             =       513950   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.6877e+08   # Write energy
read_energy                    =  6.99836e+09   # Read energy
act_energy                     =  7.14761e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08999e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.04491e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9683e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84416e+09   # Active standby energy rank.1
average_read_latency           =      231.158   # Average read request latency (cycles)
average_interarrival           =      5.65094   # Average request interarrival latency (cycles)
total_energy                   =  2.09125e+10   # Total energy (pJ)
average_power                  =      2091.25   # Average power (mW)
average_bandwidth              =      15.1003   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        34035   # Number of WRITE/WRITEP commands
num_reads_done                 =      1785382   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1487485   # Number of read row buffer hits
num_read_cmds                  =      1785373   # Number of READ/READP commands
num_writes_done                =        34059   # Number of read requests issued
num_write_row_hits             =        19457   # Number of write row buffer hits
num_act_cmds                   =       314476   # Number of ACT commands
num_pre_cmds                   =       314447   # Number of PRE commands
num_ondemand_pres              =       288289   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9483614   # Cyles of rank active rank.0
rank_active_cycles.1           =      9427961   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       516386   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       572039   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1686930   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        58737   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18367   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12966   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10023   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5920   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4237   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3058   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1712   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15483   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           47   # Write cmd latency (cycles)
write_latency[140-159]         =           70   # Write cmd latency (cycles)
write_latency[160-179]         =          111   # Write cmd latency (cycles)
write_latency[180-199]         =          133   # Write cmd latency (cycles)
write_latency[200-]            =        33614   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       420603   # Read request latency (cycles)
read_latency[40-59]            =       176195   # Read request latency (cycles)
read_latency[60-79]            =       166314   # Read request latency (cycles)
read_latency[80-99]            =       112632   # Read request latency (cycles)
read_latency[100-119]          =        94300   # Read request latency (cycles)
read_latency[120-139]          =        83728   # Read request latency (cycles)
read_latency[140-159]          =        68626   # Read request latency (cycles)
read_latency[160-179]          =        57649   # Read request latency (cycles)
read_latency[180-199]          =        49266   # Read request latency (cycles)
read_latency[200-]             =       556060   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.69903e+08   # Write energy
read_energy                    =  7.19862e+09   # Read energy
act_energy                     =  8.60406e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.47865e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.74579e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91778e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88305e+09   # Active standby energy rank.1
average_read_latency           =      225.476   # Average read request latency (cycles)
average_interarrival           =      5.49599   # Average request interarrival latency (cycles)
total_energy                   =  2.12568e+10   # Total energy (pJ)
average_power                  =      2125.68   # Average power (mW)
average_bandwidth              =      15.5259   # Average bandwidth
