INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.gen/sources_1/ip/deconv_fifo_generator_1/sim/deconv_fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deconv_fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sim_1/new/bram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sources_1/new/deconv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deconv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sources_1/new/deconv_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deconv_xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sources_1/new/deconv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deconv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sources_1/new/deonc_transposed_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deconv_transposed_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jungh/vivado_jungho/DECONV_renamed/DECONV_renamed.srcs/sim_1/new/deconv_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
