Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri May  5 10:41:59 2023
| Host         : n-62-30-3 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file PWF_timing_summary_routed.rpt -pb PWF_timing_summary_routed.pb -rpx PWF_timing_summary_routed.rpx -warn_on_violation
| Design       : PWF
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DisplayClock/Clk1_D_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[6]/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 681 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.650        0.000                      0                   47        0.264        0.000                      0                   47       24.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                45.650        0.000                      0                   47        0.264        0.000                      0                   47       24.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       45.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.650ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.818ns (42.103%)  route 2.500ns (57.897%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.221     9.262    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.373     9.635 r  DisplayClock/Cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.635    DisplayClock/Cnt1[3]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.031    55.284    DisplayClock/Cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         55.284    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 45.650    

Slack (MET) :             45.650ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.818ns (42.129%)  route 2.497ns (57.871%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.219     9.259    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.373     9.632 r  DisplayClock/Cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.632    DisplayClock/Cnt1[1]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[1]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.029    55.282    DisplayClock/Cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 45.650    

Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.846ns (42.476%)  route 2.500ns (57.524%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.221     9.262    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.401     9.663 r  DisplayClock/Cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.663    DisplayClock/Cnt1[4]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.075    55.328    DisplayClock/Cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         55.328    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.668ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.846ns (42.502%)  route 2.497ns (57.498%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.219     9.259    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.401     9.660 r  DisplayClock/Cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.660    DisplayClock/Cnt1[2]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[2]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.075    55.328    DisplayClock/Cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         55.328    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 45.668    

Slack (MET) :             45.846ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.818ns (44.108%)  route 2.304ns (55.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.025     9.065    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.373     9.438 r  DisplayClock/Cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     9.438    DisplayClock/Cnt1[5]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[5]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.031    55.284    DisplayClock/Cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         55.284    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 45.846    

Slack (MET) :             45.850ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.818ns (44.107%)  route 2.304ns (55.893%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 55.020 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.025     9.065    DisplayClock/Clear1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.373     9.438 r  DisplayClock/Cnt1[21]_i_1/O
                         net (fo=1, routed)           0.000     9.438    DisplayClock/Cnt1[21]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.597    55.020    DisplayClock/CLK_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[21]/C
                         clock pessimism              0.275    55.295    
                         clock uncertainty           -0.035    55.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029    55.288    DisplayClock/Cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         55.288    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 45.850    

Slack (MET) :             45.852ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.818ns (44.166%)  route 2.298ns (55.834%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.020     9.060    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.373     9.433 r  DisplayClock/Cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.433    DisplayClock/Cnt1[7]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[7]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.032    55.285    DisplayClock/Cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         55.285    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 45.852    

Slack (MET) :             45.860ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.848ns (44.512%)  route 2.304ns (55.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.025     9.065    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.403     9.468 r  DisplayClock/Cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     9.468    DisplayClock/Cnt1[6]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[6]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.075    55.328    DisplayClock/Cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         55.328    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 45.860    

Slack (MET) :             45.868ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.846ns (44.484%)  route 2.304ns (55.516%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 55.020 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.025     9.065    DisplayClock/Clear1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.401     9.466 r  DisplayClock/Cnt1[23]_i_1/O
                         net (fo=1, routed)           0.000     9.466    DisplayClock/Cnt1[23]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.597    55.020    DisplayClock/CLK_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[23]/C
                         clock pessimism              0.275    55.295    
                         clock uncertainty           -0.035    55.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.075    55.334    DisplayClock/Cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         55.334    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 45.868    

Slack (MET) :             45.869ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.844ns (44.516%)  route 2.298ns (55.484%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 55.014 - 50.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.714     5.317    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           1.279     7.113    DisplayClock/Cnt1[13]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  DisplayClock/Clk1_D0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.237    DisplayClock/Clk1_D0_carry__0_i_4_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.769 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.040 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.020     9.060    DisplayClock/Clear1
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.399     9.459 r  DisplayClock/Cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     9.459    DisplayClock/Cnt1[8]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.591    55.014    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[8]/C
                         clock pessimism              0.275    55.289    
                         clock uncertainty           -0.035    55.253    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.075    55.328    DisplayClock/Cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         55.328    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 45.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DisplayClock/Clk1_D_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Clk1_D_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Clk1_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DisplayClock/Clk1_D_reg/Q
                         net (fo=3, routed)           0.175     1.856    DisplayClock/CLK
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.901 r  DisplayClock/Clk1_D_i_1/O
                         net (fo=1, routed)           0.000     1.901    DisplayClock/Clk1_D_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Clk1_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     2.033    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Clk1_D_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.120     1.636    DisplayClock/Clk1_D_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.395%)  route 0.572ns (71.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    MPC/InstReg/CLK
    SLICE_X7Y76          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  MPC/InstReg/IR_reg[2]/Q
                         net (fo=3, routed)           0.256     1.894    MPC/InstDecCont/IR_reg[15][2]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.099     1.993 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_15/O
                         net (fo=12, routed)          0.317     2.310    RAM/BRAM_SINGLE_MACRO_inst/D[2]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.858    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.513    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  DisplayClock/Cnt1_reg[3]/Q
                         net (fo=2, routed)           0.063     1.717    DisplayClock/Cnt1[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  DisplayClock/Cnt1_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.990    DisplayClock/Cnt10[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.108     2.098 r  DisplayClock/Cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    DisplayClock/Cnt1[3]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     2.029    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092     1.605    DisplayClock/Cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.399ns (64.019%)  route 0.224ns (35.981%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.513    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  DisplayClock/Cnt1_reg[3]/Q
                         net (fo=2, routed)           0.063     1.717    DisplayClock/Cnt1[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  DisplayClock/Cnt1_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.161     2.023    DisplayClock/Cnt10[4]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.114     2.137 r  DisplayClock/Cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.137    DisplayClock/Cnt1[4]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     2.029    DisplayClock/CLK_0
    SLICE_X0Y77          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.107     1.620    DisplayClock/Cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.226ns (36.214%)  route 0.398ns (63.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.398     2.009    counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.227ns (36.316%)  route 0.398ns (63.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.398     2.009    counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.099     2.108 r  SCLK_i_1/O
                         net (fo=1, routed)           0.000     2.108    SCLK_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.229%)  route 0.450ns (70.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    DisplayClock/CLK_0
    SLICE_X0Y76          FDPE                                         r  DisplayClock/Cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  DisplayClock/Cnt1_reg[0]/Q
                         net (fo=3, routed)           0.450     2.103    DisplayClock/Cnt1[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.045     2.148 r  DisplayClock/Cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    DisplayClock/Cnt1[0]_i_1_n_0
    SLICE_X0Y76          FDPE                                         r  DisplayClock/Cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    DisplayClock/CLK_0
    SLICE_X0Y76          FDPE                                         r  DisplayClock/Cnt1_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDPE (Hold_fdpe_C_D)         0.091     1.602    DisplayClock/Cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.422ns (61.196%)  route 0.268ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DisplayClock/Cnt1_reg[17]/Q
                         net (fo=2, routed)           0.106     1.786    DisplayClock/Cnt1[17]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  DisplayClock/Cnt1_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.162     2.099    DisplayClock/Cnt10[18]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.107     2.206 r  DisplayClock/Cnt1[18]_i_1/O
                         net (fo=1, routed)           0.000     2.206    DisplayClock/Cnt1[18]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  DisplayClock/Cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     2.033    DisplayClock/CLK_0
    SLICE_X0Y81          FDCE                                         r  DisplayClock/Cnt1_reg[18]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.092     1.622    DisplayClock/Cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.398ns (56.973%)  route 0.301ns (43.027%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    DisplayClock/CLK_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  DisplayClock/Cnt1_reg[23]/Q
                         net (fo=2, routed)           0.128     1.774    DisplayClock/Cnt1[23]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.939 r  DisplayClock/Cnt1_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.111    DisplayClock/Cnt10[23]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.105     2.216 r  DisplayClock/Cnt1[23]_i_1/O
                         net (fo=1, routed)           0.000     2.216    DisplayClock/Cnt1[23]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    DisplayClock/CLK_0
    SLICE_X0Y82          FDCE                                         r  DisplayClock/Cnt1_reg[23]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.107     1.624    DisplayClock/Cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.423ns (58.508%)  route 0.300ns (41.492%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.148     1.664 r  DisplayClock/Cnt1_reg[15]/Q
                         net (fo=2, routed)           0.166     1.830    DisplayClock/Cnt1[15]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.994 r  DisplayClock/Cnt1_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.134     2.128    DisplayClock/Cnt10[15]
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.111     2.239 r  DisplayClock/Cnt1[15]_i_1/O
                         net (fo=1, routed)           0.000     2.239    DisplayClock/Cnt1[15]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     2.033    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.131     1.647    DisplayClock/Cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y30    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y81     DisplayClock/Clk1_D_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y82     DisplayClock/Cnt1_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81     DisplayClock/Clk1_D_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y81     DisplayClock/Cnt1_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77     MPC/InstReg/IR_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77     MPC/InstReg/IR_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y76     MPC/InstReg/IR_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77     MPC/InstReg/IR_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77     MPC/InstReg/IR_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y76     MPC/InstReg/IR_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y76     MPC/InstReg/IR_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y76     MPC/InstReg/IR_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81     DisplayClock/Clk1_D_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y82     DisplayClock/Cnt1_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y81     DisplayClock/Cnt1_reg[9]/C



