0.7
2020.1
May 27 2020
20:09:33
C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/harwareTest.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/src/counter.sv,1604500523,systemVerilog,,C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/src/counter_tb.sv,,counter,,,,,,,,
C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/src/counter_tb.sv,1604438497,systemVerilog,,,,counter_tb,,,,,,,,
