
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123505                       # Number of seconds simulated
sim_ticks                                123504852819                       # Number of ticks simulated
final_tick                               688803284646                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161745                       # Simulator instruction rate (inst/s)
host_op_rate                                   204913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2116506                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375592                       # Number of bytes of host memory used
host_seconds                                 58353.17                       # Real time elapsed on the host
sim_insts                                  9438345654                       # Number of instructions simulated
sim_ops                                   11957312233                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2072192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3406592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1226880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1225600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1225344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       940928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2016512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       940800                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13095808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5180416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5180416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        26614                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9585                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15754                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7350                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                102311                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40472                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40472                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16778223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27582657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9933861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9923497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9921424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7618551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16327391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        42492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7617514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106034765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36274                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        42492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             331647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41945040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41945040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41945040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16778223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27582657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9933861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9923497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9921424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7618551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16327391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        42492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7617514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              147979805                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21802816                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19461218                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738647                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14482872                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14206728                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310644                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52108                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230277619                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123887319                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21802816                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15517372                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27611070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714963                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5357882                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936721                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267213124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239602054     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201317      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134511      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157240      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1335200      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839395      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608538      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989092      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10345777      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267213124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073615                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418291                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228298755                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7390025                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556004                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22189                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946147                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2063476                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20376                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138601176                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38432                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946147                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228528116                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4564428                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2104304                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27330285                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       739840                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138403462                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106787                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       552681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181410800                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627345439                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627345439                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034304                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34376470                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18590                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9399                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1764548                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24941093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26247                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925795                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137693893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128900149                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24924638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51101881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267213124                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210752697     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17716721      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18926062      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10970233      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5674251      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421303      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1679140      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39490      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33227      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267213124                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215257     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87436     23.27%     80.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73008     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101090871     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012791      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22755540     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031757      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128900149                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375701                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525471477                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162637524                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125619507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129275850                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5103028                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100021                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946147                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3757301                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91286                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137712641                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24941093                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065965                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9394                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172462                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       670368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1842830                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127269622                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22432884                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630527                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464420                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19334832                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031536                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429711                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125648017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125619507                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76004546                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165676211                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424140                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458754                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615984                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25101715                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727787                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263266977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427763                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221306834     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500482      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10572366      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352266      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531291      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080598      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685621      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628060      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609459      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263266977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615984                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838061                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436178                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609459                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397374840                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279384751                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28961584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.961747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.961747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337639                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337639                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591524759                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163700114                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147153801                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18514                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus1.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22824459                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18663715                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2229950                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9628957                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9024783                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2352037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    221753053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129436376                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22824459                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11376820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27134316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6445715                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6163336                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13631138                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2245559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    259217726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       232083410     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1465105      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2321222      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3693247      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1543615      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1738045      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1822357      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1201127      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13349598      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    259217726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077064                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437027                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       219734813                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8197838                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27050601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        67949                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4166523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3744608                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          478                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158094982                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3162                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4166523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220048392                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2118973                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5138323                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26808601                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       936912                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158007060                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30822                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        270086                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       346931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        50061                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219365214                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    735016708                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    735016708                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    187626934                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31738266                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40261                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22122                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2812722                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15068658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8097732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       244365                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1838564                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157812763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149526496                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       185347                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19692841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43740877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    259217726                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268932                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    196140865     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25330107      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13853983      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9426814      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8818017      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2546015      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1968082      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       673398      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       460445      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    259217726                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34773     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        105992     38.45%     51.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       134922     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125270624     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2359174      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18137      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13820946      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8057615      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149526496                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504859                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             275687                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    558731749                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177547623                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147139180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149802183                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       453402                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2686525                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          422                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1679                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226954                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9321                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4166523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1348014                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135853                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157853289                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15068658                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8097732                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1679                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1306437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1267837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2574274                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147409538                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13002207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2116955                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  151                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21057802                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20754459                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8055595                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497711                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147140150                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147139180                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86030454                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224711880                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496799                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382848                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110207649                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    135084343                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22769278                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2277126                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255051203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529636                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    200213055     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26555509     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10341689      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5568727      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4175807      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2327170      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1435081      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1283609      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3150556      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255051203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110207649                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     135084343                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20252905                       # Number of memory references committed
system.switch_cpus1.commit.loads             12382127                       # Number of loads committed
system.switch_cpus1.commit.membars              18252                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19390493                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121720860                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2743862                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3150556                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           409753527                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          319874007                       # The number of ROB writes
system.switch_cpus1.timesIdled                3579653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               36956982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110207649                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            135084343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110207649                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687424                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687424                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372104                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372104                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664763524                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203973676                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147453760                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36550                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus2.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24095966                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19715924                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2349417                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9952442                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9488942                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2486268                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       106804                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    231849436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134758822                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24095966                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11975210                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28128650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6417434                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6272131                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14183706                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2351382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    270287670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       242159020     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1313263      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2081999      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2817828      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2903833      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2453718      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1381519      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2036682      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13139808      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    270287670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081357                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454998                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       229465309                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8676647                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28076093                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32575                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4037045                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3967083                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          385                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165350960                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1998                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4037045                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       230098586                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1725896                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5490250                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27482504                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1453386                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     165289083                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          203                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        214132                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       624501                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    230605108                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    768989380                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    768989380                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    199903336                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30701747                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40782                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21132                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4290647                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15468648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8383278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        98496                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1952941                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         165078676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156733148                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        21469                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18302957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     43879213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1301                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    270287670                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579875                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    204003352     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27226737     10.07%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13793931      5.10%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10437447      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8203407      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3319618      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2072512      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1085910      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       144756      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    270287670                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          29508     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         97111     37.08%     48.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       135248     51.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    131817040     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2343302      1.50%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        19647      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14196027      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8357132      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156733148                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529192                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             261867                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    584037295                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183423203                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    154396396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156995015                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320287                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2482616                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122275                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4037045                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1376774                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       141595                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    165119769                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        67234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15468648                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8383278                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21135                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        119189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1363950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1323888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2687838                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154584868                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13359051                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2148273                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  165                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21715862                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21966236                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8356811                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             154396648                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            154396396                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88629376                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238851780                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521302                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371064                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    116531628                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    143390169                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21729591                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        39627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2379180                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    266250625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538553                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    207454782     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29130680     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11015042      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5249432      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4414659      1.66%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2534731      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2229474      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1002626      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3219199      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    266250625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    116531628                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     143390169                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21247032                       # Number of memory references committed
system.switch_cpus2.commit.loads             12986029                       # Number of loads committed
system.switch_cpus2.commit.membars              19770                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20677444                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        129192330                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2952663                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3219199                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           428150393                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          334276647                       # The number of ROB writes
system.switch_cpus2.timesIdled                3511379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25887038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          116531628                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            143390169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    116531628                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.541582                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.541582                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393456                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393456                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       695737410                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      215061012                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153284982                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         39592                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus3.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24035187                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19665754                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2349883                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10147824                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9486331                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2485783                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       107386                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    231627489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             134328812                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24035187                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11972114                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28062958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6385941                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6353576                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14168489                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2351406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    270049562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       241986604     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1314404      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2081395      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2816207      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2898527      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2451899      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1378526      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2036712      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13085288      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    270049562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081152                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453546                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       229248225                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8753160                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28010849                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32194                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4005133                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3956416                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          382                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164861975                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1988                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4005133                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       229878787                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1731771                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5566530                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27419618                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1447720                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164797696                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          216                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        213949                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       621918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    229940347                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    766662238                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    766662238                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    199636940                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30303392                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41292                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21668                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4272593                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15443637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8363044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        98006                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1987677                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         164593634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156421820                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21380                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18020947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42998106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    270049562                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579234                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270239                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    203829502     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27248439     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13799699      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10393615      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8167794      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3313334      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2068248      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1085644      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       143287      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    270049562                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29636     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         95650     36.80%     48.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134600     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    131554080     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2331990      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19621      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14179917      9.07%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8336212      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156421820                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528140                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             259886                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    583174467                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182656663                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154083110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156681706                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       316672                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2474901                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       113042                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4005133                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1382732                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       141447                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    164635231                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62810                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15443637                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8363044                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21671                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        119040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1370474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1315029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2685503                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154271424                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13342359                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2150395                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  158                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21678263                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21928970                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8335904                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.520880                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154083374                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154083110                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         88451724                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238328275                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520244                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371134                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    116376371                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    143199111                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21436136                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        39576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2379607                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    266044429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386708                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207294487     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     29119743     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11000854      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5243571      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4426487      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2535286      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2212093      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1003253      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3208655      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    266044429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    116376371                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     143199111                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21218735                       # Number of memory references committed
system.switch_cpus3.commit.loads             12968733                       # Number of loads committed
system.switch_cpus3.commit.membars              19744                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20649889                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        129020195                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2948729                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3208655                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           427470228                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          333275707                       # The number of ROB writes
system.switch_cpus3.timesIdled                3509634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               26125146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          116376371                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            143199111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    116376371                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.544973                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.544973                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392931                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392931                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       694358636                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214636212                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      152821565                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         39542                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus4.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        24057111                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19684711                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2349111                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9993979                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9476329                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2482195                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       106811                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    231570888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             134508792                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           24057111                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11958524                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             28083402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6409882                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6429716                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         14167999                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2351150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    270114266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       242030864     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1312541      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2078411      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2814408      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2899999      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2451782      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1378263      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2034367      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13113631      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    270114266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081226                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454154                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       229190357                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      8830514                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         28030865                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        32677                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       4029852                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3959836                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          385                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     165063062                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1998                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       4029852                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       229822445                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1736480                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5636020                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27438522                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1450944                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164999674                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          194                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214233                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       623263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    230207072                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    767621674                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    767621674                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    199591509                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30615563                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40847                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21226                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4284292                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15453763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8367851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        98341                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1947688                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164790794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        40991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        156481749                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21358                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18243648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43690842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    270114266                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579317                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270682                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    203927890     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27189470     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13781447      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10416576      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8187829      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3312455      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2068714      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1085298      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       144587      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    270114266                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29381     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         97783     37.29%     48.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       135030     51.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    131608791     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2336740      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19617      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     14175162      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8341439      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     156481749                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528343                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             262194                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    583361316                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    183076071                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154141544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     156743943                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       319373                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2487960                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       119694                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       4029852                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1388335                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141244                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164831948                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        66088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15453763                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8367851                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21229                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        118773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1364313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1322715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2687028                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154330287                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13338799                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2151462                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  163                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21679912                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21932248                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8341113                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521079                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154141790                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154141544                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         88484846                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        238469797                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520441                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371053                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    116349954                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    143166614                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21665347                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        39567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2378827                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    266084414                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538050                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386988                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    207378293     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     29086241     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     11000635      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5238034      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4409532      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2529480      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2228514      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1001091      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3212594      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    266084414                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    116349954                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     143166614                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21213960                       # Number of memory references committed
system.switch_cpus4.commit.loads             12965803                       # Number of loads committed
system.switch_cpus4.commit.membars              19740                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20645175                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        128990960                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2948068                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3212594                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           427702988                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          333693836                       # The number of ROB writes
system.switch_cpus4.timesIdled                3508573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26060442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          116349954                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            143166614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    116349954                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.545551                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.545551                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392842                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392842                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       694586138                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      214713687                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      153003435                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         39532                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus5.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        26534437                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     22091050                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2411305                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     10183185                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9716147                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2851812                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       112216                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    230914151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             145604674                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           26534437                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12567959                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             30341599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6701596                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      11564394                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         3353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         14338128                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2304846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    277091911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       246750312     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1862310      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2343938      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3734254      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1561638      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2013448      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2350987      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1076728      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        15398296      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    277091911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089590                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491618                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       229558490                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13054334                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         30195853                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        15675                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4267554                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      4040329                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          814                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     177932514                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3923                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4267554                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       229793344                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         744974                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles     11654508                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         29976855                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       654666                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     176835445                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          179                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         94190                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       456562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    246951639                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    822299310                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    822299310                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    206794712                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        40156909                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        42877                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22390                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2299020                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     16536523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8669560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       102061                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      2019814                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         172659322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        43030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        165721673                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       165716                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20810199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     42220451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1709                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    277091911                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598075                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319740                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    206853594     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     32011331     11.55%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13156899      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7333290      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9915828      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3065370      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3009225      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1619830      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       126544      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    277091911                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1142281     79.21%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        152735     10.59%     89.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       147099     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    139595320     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2269456      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        20486      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     15194685      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8641726      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     165721673                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559540                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1442116                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    610143088                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    193513491                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    161417271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     167163789                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       124438                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3080311                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          943                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       124839                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4267554                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         565022                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        71122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    172702356                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       134858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     16536523                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8669560                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22391                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         61940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           78                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          943                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1429760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1351825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2781585                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    162840758                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     14950501                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2880914                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23591401                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        23025636                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8640900                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549813                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             161417850                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            161417271                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         96705129                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        259651636                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545007                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372442                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    120334510                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    148276696                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     24426322                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        41321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2431724                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    272824357                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543488                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363692                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    210082947     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     31789977     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11539470      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5760322      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5257423      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2213978      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2186026      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1042637      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2951577      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    272824357                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    120334510                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     148276696                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              22000933                       # Number of memory references committed
system.switch_cpus5.commit.loads             13456212                       # Number of loads committed
system.switch_cpus5.commit.membars              20614                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          21486490                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        133497583                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      3059436                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2951577                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           442574966                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          349673639                       # The number of ROB writes
system.switch_cpus5.timesIdled                3496560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19082797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          120334510                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            148276696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    120334510                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.461262                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.461262                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406296                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406296                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       732772610                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      225502731                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      164632977                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         41286                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23330262                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19132769                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2285677                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9576451                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9109802                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2391634                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       102290                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222573504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132610795                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23330262                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11501436                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             29169529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6500265                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      11851802                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13713504                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2268890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    267773158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.952228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       238603629     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3162593      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3666276      1.37%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2008534      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2307842      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1270092      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          866373      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2258169      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13629650      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    267773158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078772                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447745                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220766753                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     13692851                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         28924523                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       231915                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4157112                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3787121                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        21211                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161886080                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts       104354                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4157112                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       221120616                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        5026384                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7675107                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         28815715                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       978220                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161788656                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          247                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        253303                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       452150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    224843631                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    753295517                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    753295517                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191905103                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32938467                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        41996                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        23286                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2609262                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15438613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8410162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       221635                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1870069                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         161543090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        42051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152624003                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       213442                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20253103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     46873025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    267773158                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569975                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260725                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    203471840     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25855506      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13893962      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9626773      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8411699      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      4299871      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1043087      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       667779      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       502641      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    267773158                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          39989     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        141494     43.03%     55.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       147370     44.81%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127763036     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2387054      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18688      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14105219      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8350006      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152624003                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515317                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             328853                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    573563459                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181839682                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150083421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152952856                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       383203                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2724035                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          928                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1443                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       184702                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9345                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4157112                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        4453934                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       170156                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161585278                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        66904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15438613                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8410162                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        23229                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        119054                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1443                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1322843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1284942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2607785                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150366574                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13244141                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2257429                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21592148                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21040847                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8348007                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507696                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150085719                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150083421                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         89201716                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        233692832                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506739                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381705                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112691297                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    138258375                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23328269                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37689                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2298686                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    263616046                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524469                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342789                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    207138092     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26191317      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10976485      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      6591719      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4566720      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2949452      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1530994      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1231309      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2439958      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    263616046                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112691297                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     138258375                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20940015                       # Number of memory references committed
system.switch_cpus6.commit.loads             12714564                       # Number of loads committed
system.switch_cpus6.commit.membars              18804                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19788375                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124644197                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2812884                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2439958                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           422761978                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          327330540                       # The number of ROB writes
system.switch_cpus6.timesIdled                3411008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               28401550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112691297                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            138258375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112691297                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628195                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628195                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380489                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380489                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       678259356                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      208302804                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      151067202                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37654                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus7.numCycles               296174708                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        26541109                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     22100064                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2412309                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     10211375                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9727074                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2852370                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       112176                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    231037279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             145646513                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           26541109                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12579444                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             30354880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6700626                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      11423850                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         2583                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         14344065                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2305392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    277084965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       246730085     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1861522      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2353051      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3736024      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1563854      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2012873      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2351225      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1073249      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        15403082      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    277084965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089613                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491759                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       229679034                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     12916126                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         30208603                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        15677                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4265520                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      4037717                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          807                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     177972758                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3885                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4265520                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       229913878                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         746702                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     11513873                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         29989560                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       655422                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     176874769                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         94060                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       457537                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    247025189                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    822519458                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    822519458                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    206911014                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        40114175                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42909                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        22410                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2298371                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     16538068                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8668268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       102971                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      2020136                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         172703382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        43063                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        165778357                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       162556                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20794946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     42158535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    277084965                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598294                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319883                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    206815655     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     32031345     11.56%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13159908      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7336378      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      9922408      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3060888      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3011156      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1620762      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       126465      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    277084965                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1142349     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             1      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        152047     10.55%     89.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       147185     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    139647076     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2271149      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        20498      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     15199262      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8640372      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     165778357                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559732                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1441582                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008696                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    610245817                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    193542294                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    161477007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     167219939                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       125260                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      3074296                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          910                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       118749                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4265520                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         566249                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        71454                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    172746448                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       134885                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     16538068                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8668268                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        22411                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         62248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           80                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          910                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1433172                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1350224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2783396                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    162897933                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     14955407                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2880424                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23595134                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        23032494                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8639727                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550006                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             161477448                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            161477007                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         96756912                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        259792328                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545209                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372439                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    120402199                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    148360088                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     24387045                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        41345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2432806                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    272819445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543803                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363988                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    210041269     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     31808271     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11546363      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5764471      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      5261268      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2214660      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2187476      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1042886      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2952781      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    272819445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    120402199                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     148360088                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              22013291                       # Number of memory references committed
system.switch_cpus7.commit.loads             13463772                       # Number of loads committed
system.switch_cpus7.commit.membars              20626                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          21498590                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        133572662                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      3061159                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2952781                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           442612965                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          349759818                       # The number of ROB writes
system.switch_cpus7.timesIdled                3499359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19089743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          120402199                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            148360088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    120402199                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.459878                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.459878                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406524                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406524                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       733048924                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      225599278                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      164679286                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         41310                       # number of misc regfile writes
system.l20.replacements                         16224                       # number of replacements
system.l20.tagsinuse                      4095.789491                       # Cycle average of tags in use
system.l20.total_refs                          258785                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20320                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.735482                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.276267                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.559192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3006.111882                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1031.842150                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012519                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001601                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733914                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.251915                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999949                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46119                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46120                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8262                       # number of Writeback hits
system.l20.Writeback_hits::total                 8262                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           86                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   86                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46205                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46205                       # number of overall hits
system.l20.overall_hits::total                  46206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16189                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16224                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16189                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16224                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16189                       # number of overall misses
system.l20.overall_misses::total                16224                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19925904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7222926170                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7242852074                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19925904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7222926170                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7242852074                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19925904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7222926170                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7242852074                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62308                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62344                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8262                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8262                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           86                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               86                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62394                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62394                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259822                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260234                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259464                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259875                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259464                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259875                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 446162.590030                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 446428.258999                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 446162.590030                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 446428.258999                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 446162.590030                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 446428.258999                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2444                       # number of writebacks
system.l20.writebacks::total                     2444                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16189                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16224                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16189                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16224                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16189                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16224                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6059883369                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6077295737                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6059883369                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6077295737                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6059883369                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6077295737                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259822                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260234                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259464                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259875                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259464                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259875                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 374321.043239                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 374586.768799                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 374321.043239                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 374586.768799                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 374321.043239                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 374586.768799                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26653                       # number of replacements
system.l21.tagsinuse                      4095.569228                       # Cycle average of tags in use
system.l21.total_refs                          379768                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30749                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.350581                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.267686                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.603312                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2708.134497                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1341.563733                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002100                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.661166                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.327530                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        53733                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53734                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15191                       # number of Writeback hits
system.l21.Writeback_hits::total                15191                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        53883                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53884                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        53883                       # number of overall hits
system.l21.overall_hits::total                  53884                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        26613                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26650                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        26614                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26651                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        26614                       # number of overall misses
system.l21.overall_misses::total                26651                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     26592961                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14291167121                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14317760082                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       404866                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       404866                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     26592961                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14291571987                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14318164948                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     26592961                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14291571987                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14318164948                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        80346                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              80384                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15191                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15191                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          151                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        80497                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               80535                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        80497                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              80535                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.331230                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331534                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.006623                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.330621                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.330924                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.330621                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.330924                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 718728.675676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536999.478488                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 537251.785441                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       404866                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       404866                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 718728.675676                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536994.513677                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 537246.818056                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 718728.675676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536994.513677                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 537246.818056                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4576                       # number of writebacks
system.l21.writebacks::total                     4576                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        26613                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26650                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        26614                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26651                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        26614                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26651                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23935257                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12378985822                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12402921079                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       333066                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       333066                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23935257                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12379318888                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12403254145                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23935257                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12379318888                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12403254145                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331230                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331534                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.330621                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.330924                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.330621                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.330924                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 646898.837838                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 465148.078834                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 465400.415722                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       333066                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       333066                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 646898.837838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 465143.115954                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 465395.450265                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 646898.837838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 465143.115954                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 465395.450265                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          9632                       # number of replacements
system.l22.tagsinuse                      4095.379528                       # Cycle average of tags in use
system.l22.total_refs                          331331                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13728                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.135417                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.530634                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.135664                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2586.467228                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1417.246002                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019173                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003207                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.631462                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.346007                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        37755                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37757                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11625                       # number of Writeback hits
system.l22.Writeback_hits::total                11625                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          177                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  177                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        37932                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37934                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        37932                       # number of overall hits
system.l22.overall_hits::total                  37934                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         9586                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 9630                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         9586                       # number of demand (read+write) misses
system.l22.demand_misses::total                  9630                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         9586                       # number of overall misses
system.l22.overall_misses::total                 9630                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     38332762                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4313168444                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4351501206                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     38332762                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4313168444                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4351501206                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     38332762                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4313168444                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4351501206                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        47341                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              47387                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11625                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11625                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          177                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              177                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        47518                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               47564                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        47518                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              47564                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.202488                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.203220                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201734                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.202464                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201734                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.202464                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 871199.136364                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449944.548717                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451869.284112                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 871199.136364                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449944.548717                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451869.284112                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 871199.136364                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449944.548717                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451869.284112                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5120                       # number of writebacks
system.l22.writebacks::total                     5120                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         9585                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            9629                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         9585                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             9629                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         9585                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            9629                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     35172568                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3624306628                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3659479196                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     35172568                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3624306628                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3659479196                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     35172568                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3624306628                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3659479196                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202467                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.203199                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201713                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.202443                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201713                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.202443                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 799376.545455                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378122.757225                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 380047.688857                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 799376.545455                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378122.757225                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 380047.688857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 799376.545455                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378122.757225                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 380047.688857                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9619                       # number of replacements
system.l23.tagsinuse                      4095.380060                       # Cycle average of tags in use
system.l23.total_refs                          331277                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13715                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.154357                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.533567                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.250053                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2587.415598                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1417.180842                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019173                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002991                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.631693                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.345991                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        37716                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37718                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11610                       # number of Writeback hits
system.l23.Writeback_hits::total                11610                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          177                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  177                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        37893                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37895                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        37893                       # number of overall hits
system.l23.overall_hits::total                  37895                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9576                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9617                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9576                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9617                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9576                       # number of overall misses
system.l23.overall_misses::total                 9617                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     30411277                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4459147226                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4489558503                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     30411277                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4459147226                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4489558503                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     30411277                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4459147226                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4489558503                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        47292                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              47335                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11610                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11610                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          177                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              177                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        47469                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               47512                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        47469                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              47512                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202487                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.203169                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201732                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.202412                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201732                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.202412                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 465658.649332                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 466835.655922                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 465658.649332                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 466835.655922                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 465658.649332                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 466835.655922                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5115                       # number of writebacks
system.l23.writebacks::total                     5115                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9575                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9616                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9575                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9616                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9575                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9616                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3770492354                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3797959268                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3770492354                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3797959268                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3770492354                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3797959268                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202466                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.203148                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201711                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.202391                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201711                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.202391                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 393785.102245                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 394962.486273                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 393785.102245                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 394962.486273                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 393785.102245                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 394962.486273                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          9620                       # number of replacements
system.l24.tagsinuse                      4095.397678                       # Cycle average of tags in use
system.l24.total_refs                          331276                       # Total number of references to valid blocks.
system.l24.sampled_refs                         13716                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.152523                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.554584                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.156677                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2585.326529                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1418.359888                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019178                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003212                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.631183                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.346279                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999853                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        37715                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  37717                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           11610                       # number of Writeback hits
system.l24.Writeback_hits::total                11610                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          172                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  172                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        37887                       # number of demand (read+write) hits
system.l24.demand_hits::total                   37889                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        37887                       # number of overall hits
system.l24.overall_hits::total                  37889                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         9574                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 9618                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         9574                       # number of demand (read+write) misses
system.l24.demand_misses::total                  9618                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         9574                       # number of overall misses
system.l24.overall_misses::total                 9618                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     38380476                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4468226346                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4506606822                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     38380476                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4468226346                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4506606822                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     38380476                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4468226346                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4506606822                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           46                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        47289                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              47335                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        11610                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            11610                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          172                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              172                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           46                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        47461                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               47507                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           46                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        47461                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              47507                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.202457                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.203190                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201724                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.202454                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201724                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.202454                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 872283.545455                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 466704.235011                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 468559.661260                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 872283.545455                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 466704.235011                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 468559.661260                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 872283.545455                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 466704.235011                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 468559.661260                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5114                       # number of writebacks
system.l24.writebacks::total                     5114                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         9573                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            9617                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         9573                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             9617                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         9573                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            9617                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     35220284                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3779004824                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3814225108                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     35220284                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3779004824                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3814225108                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     35220284                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3779004824                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3814225108                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.202436                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.203169                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.201702                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.202433                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.201702                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.202433                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       800461                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 394756.588739                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 396612.780285                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       800461                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 394756.588739                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 396612.780285                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       800461                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 394756.588739                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 396612.780285                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          7392                       # number of replacements
system.l25.tagsinuse                      4095.072264                       # Cycle average of tags in use
system.l25.total_refs                          317070                       # Total number of references to valid blocks.
system.l25.sampled_refs                         11488                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.600104                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          125.500301                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.945960                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2363.452575                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1590.173428                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.030640                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003893                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.577015                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.388226                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999774                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            3                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        34827                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  34830                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           11167                       # number of Writeback hits
system.l25.Writeback_hits::total                11167                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          250                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            3                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        35077                       # number of demand (read+write) hits
system.l25.demand_hits::total                   35080                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            3                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        35077                       # number of overall hits
system.l25.overall_hits::total                  35080                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         7333                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 7374                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           18                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         7351                       # number of demand (read+write) misses
system.l25.demand_misses::total                  7392                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         7351                       # number of overall misses
system.l25.overall_misses::total                 7392                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     61256698                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3407008357                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3468265055                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      8139152                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      8139152                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     61256698                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3415147509                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3476404207                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     61256698                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3415147509                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3476404207                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        42160                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              42204                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        11167                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            11167                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          268                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              268                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        42428                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               42472                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        42428                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              42472                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931818                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173933                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174723                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.067164                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.067164                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931818                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.173258                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.174044                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931818                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.173258                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.174044                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1494065.804878                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 464613.167462                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 470337.002305                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 452175.111111                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 452175.111111                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1494065.804878                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 464582.711060                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 470292.776921                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1494065.804878                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 464582.711060                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 470292.776921                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4313                       # number of writebacks
system.l25.writebacks::total                     4313                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         7333                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            7374                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           18                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         7351                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             7392                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         7351                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            7392                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     58312793                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2880226977                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2938539770                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      6846752                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      6846752                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     58312793                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2887073729                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2945386522                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     58312793                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2887073729                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2945386522                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173933                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174723                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.067164                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.067164                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931818                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.173258                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.174044                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931818                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.173258                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.174044                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1422263.243902                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 392776.077594                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 398500.104421                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 380375.111111                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 380375.111111                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1422263.243902                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 392745.712012                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 398455.968885                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1422263.243902                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 392745.712012                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 398455.968885                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         15795                       # number of replacements
system.l26.tagsinuse                      4095.467059                       # Cycle average of tags in use
system.l26.total_refs                          437570                       # Total number of references to valid blocks.
system.l26.sampled_refs                         19891                       # Sample count of references to valid blocks.
system.l26.avg_refs                         21.998391                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           82.413392                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.053926                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2851.449088                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1154.550652                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020120                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001722                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.696155                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.281873                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        47304                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  47305                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           26516                       # number of Writeback hits
system.l26.Writeback_hits::total                26516                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          174                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        47478                       # number of demand (read+write) hits
system.l26.demand_hits::total                   47479                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        47478                       # number of overall hits
system.l26.overall_hits::total                  47479                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        15754                       # number of ReadReq misses
system.l26.ReadReq_misses::total                15791                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        15755                       # number of demand (read+write) misses
system.l26.demand_misses::total                 15792                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        15755                       # number of overall misses
system.l26.overall_misses::total                15792                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33647498                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   8036266394                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     8069913892                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       644722                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       644722                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33647498                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   8036911116                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      8070558614                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33647498                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   8036911116                       # number of overall miss cycles
system.l26.overall_miss_latency::total     8070558614                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        63058                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              63096                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        26516                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            26516                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          175                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        63233                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               63271                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        63233                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              63271                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249833                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250269                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.005714                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.005714                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249158                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249593                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249158                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249593                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 510109.584486                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 511045.145463                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       644722                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       644722                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 510118.128594                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 511053.610309                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 510118.128594                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 511053.610309                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                9479                       # number of writebacks
system.l26.writebacks::total                     9479                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        15754                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           15791                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        15755                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            15792                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        15755                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           15792                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   6904379711                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   6935369294                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       572922                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       572922                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   6904952633                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   6935942216                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   6904952633                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   6935942216                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249833                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250269                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249158                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249593                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249158                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249593                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 438262.010347                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 439197.599519                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       572922                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       572922                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 438270.557474                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 439206.067376                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 438270.557474                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 439206.067376                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          7391                       # number of replacements
system.l27.tagsinuse                      4095.075921                       # Cycle average of tags in use
system.l27.total_refs                          317129                       # Total number of references to valid blocks.
system.l27.sampled_refs                         11487                       # Sample count of references to valid blocks.
system.l27.avg_refs                         27.607643                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          125.505792                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.935740                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2363.734046                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1589.900343                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.030641                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003891                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.577084                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.388159                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999774                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        34882                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  34884                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           11172                       # number of Writeback hits
system.l27.Writeback_hits::total                11172                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          249                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  249                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        35131                       # number of demand (read+write) hits
system.l27.demand_hits::total                   35133                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        35131                       # number of overall hits
system.l27.overall_hits::total                  35133                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         7332                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 7373                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           18                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         7350                       # number of demand (read+write) misses
system.l27.demand_misses::total                  7391                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         7350                       # number of overall misses
system.l27.overall_misses::total                 7391                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     57626107                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3342458124                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3400084231                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     10471918                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     10471918                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     57626107                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3352930042                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3410556149                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     57626107                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3352930042                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3410556149                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42214                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42257                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        11172                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            11172                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          267                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        42481                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               42524                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        42481                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              42524                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.173686                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.174480                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.067416                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.067416                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.173019                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.173808                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.173019                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.173808                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1405514.804878                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 455872.630115                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 461153.428862                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 581773.222222                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 581773.222222                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1405514.804878                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 456180.958095                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 461447.185631                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1405514.804878                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 456180.958095                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 461447.185631                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4311                       # number of writebacks
system.l27.writebacks::total                     4311                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         7332                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            7373                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           18                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         7350                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             7391                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         7350                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            7391                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     54682307                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2815814656                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2870496963                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      9179518                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      9179518                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     54682307                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2824994174                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2879676481                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     54682307                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2824994174                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2879676481                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.173686                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.174480                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.067416                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.067416                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.173019                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.173808                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.173019                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.173808                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1333714.804878                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 384044.552100                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 389325.506985                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 509973.222222                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 509973.222222                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1333714.804878                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 384352.948844                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 389619.331755                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1333714.804878                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 384352.948844                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 389619.331755                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089118                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968942                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801010.554174                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948117                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.141001                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936673                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936673                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936673                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25512499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25512499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936721                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936721                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936721                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936721                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62394                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243195855                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62650                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3881.817318                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516114                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483886                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20486479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20486479                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946796                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9257                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9257                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24433275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24433275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24433275                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24433275                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212948                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          427                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213375                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213375                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213375                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48738341068                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48738341068                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     36742851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36742851                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48775083919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48775083919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48775083919                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48775083919                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20699427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20699427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24646650                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24646650                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24646650                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24646650                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000108                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008657                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228874.378102                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228874.378102                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86048.831382                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86048.831382                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228588.559667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228588.559667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228588.559667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228588.559667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8262                       # number of writebacks
system.cpu0.dcache.writebacks::total             8262                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          341                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150981                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62308                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           86                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           86                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62394                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62394                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10378102843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10378102843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5589409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5589409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10383692252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10383692252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10383692252                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10383692252                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166561.321869                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166561.321869                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64993.127907                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64993.127907                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166421.326602                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166421.326602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166421.326602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166421.326602                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.047016                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1092817563                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2069730.232955                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.047016                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059370                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.844627                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13631086                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13631086                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13631086                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13631086                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13631086                       # number of overall hits
system.cpu1.icache.overall_hits::total       13631086                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33658557                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33658557                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33658557                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33658557                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33658557                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33658557                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13631138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13631138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13631138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13631138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13631138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13631138                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 647279.942308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 647279.942308                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 647279.942308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 647279.942308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 647279.942308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 647279.942308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     26983052                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26983052                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     26983052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26983052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     26983052                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26983052                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 710080.315789                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 710080.315789                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 710080.315789                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 710080.315789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 710080.315789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 710080.315789                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80497                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194443153                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80753                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2407.875286                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.361202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.638798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915473                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084527                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9450375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9450375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7832935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7832935                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21902                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21902                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18275                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18275                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17283310                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17283310                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17283310                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17283310                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       206753                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       206753                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          917                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          917                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       207670                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        207670                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       207670                       # number of overall misses
system.cpu1.dcache.overall_misses::total       207670                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  48434306107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  48434306107                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     80098461                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     80098461                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  48514404568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  48514404568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  48514404568                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  48514404568                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9657128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9657128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7833852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7833852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17490980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17490980                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17490980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17490980                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021409                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011873                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011873                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011873                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011873                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234261.684749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234261.684749                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87348.376227                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87348.376227                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233612.965609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233612.965609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233612.965609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233612.965609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15191                       # number of writebacks
system.cpu1.dcache.writebacks::total            15191                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127173                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80346                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80497                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18039973162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18039973162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10131467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10131467                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18050104629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18050104629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18050104629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18050104629                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004602                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004602                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224528.578423                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 224528.578423                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67095.807947                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67095.807947                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 224233.258743                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 224233.258743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 224233.258743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 224233.258743                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.921580                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1087319185                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   2086985                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    44.921580                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.071990                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.833208                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14183648                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14183648                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14183648                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14183648                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14183648                       # number of overall hits
system.cpu2.icache.overall_hits::total       14183648                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     46363244                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46363244                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     46363244                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46363244                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     46363244                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46363244                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14183706                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14183706                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14183706                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14183706                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14183706                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14183706                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 799366.275862                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 799366.275862                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 799366.275862                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 799366.275862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 799366.275862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 799366.275862                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38860536                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38860536                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38860536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38860536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38860536                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38860536                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 844794.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 844794.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 844794.260870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 844794.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 844794.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 844794.260870                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47518                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180221157                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 47774                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3772.369008                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.519805                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.480195                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912187                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087813                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9767537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9767537                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8221966                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8221966                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20989                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20989                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17989503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17989503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17989503                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17989503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       151945                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       151945                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         1046                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152991                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152991                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152991                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152991                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  27756594842                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27756594842                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     88060620                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     88060620                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  27844655462                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  27844655462                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  27844655462                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  27844655462                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9919482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9919482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8223012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8223012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18142494                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18142494                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18142494                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18142494                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015318                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015318                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008433                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008433                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008433                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182675.276199                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182675.276199                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84187.973231                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84187.973231                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 182001.918165                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 182001.918165                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 182001.918165                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 182001.918165                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11625                       # number of writebacks
system.cpu2.dcache.writebacks::total            11625                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104604                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104604                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          869                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          869                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105473                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105473                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47341                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          177                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47518                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47518                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6854172545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6854172545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11421447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11421447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6865593992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6865593992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6865593992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6865593992                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002619                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002619                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144783.011449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144783.011449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64527.949153                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64527.949153                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144484.069026                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144484.069026                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144484.069026                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144484.069026                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.984375                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087303970                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2099042.413127                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.984375                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067283                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828501                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14168433                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14168433                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14168433                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14168433                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14168433                       # number of overall hits
system.cpu3.icache.overall_hits::total       14168433                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     35647248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35647248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     35647248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35647248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     35647248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35647248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14168489                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14168489                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14168489                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14168489                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14168489                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14168489                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       636558                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       636558                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       636558                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       636558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       636558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       636558                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30891701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30891701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30891701                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 718411.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47469                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               180201390                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47725                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3775.827973                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.523126                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.476874                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912200                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087800                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9758217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9758217                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8211013                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8211013                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        21520                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21520                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19771                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19771                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17969230                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17969230                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17969230                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17969230                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       151803                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       151803                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1044                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152847                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152847                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152847                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152847                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28405084153                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28405084153                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     88028138                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     88028138                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  28493112291                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  28493112291                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  28493112291                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  28493112291                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9910020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9910020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8212057                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8212057                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18122077                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18122077                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18122077                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18122077                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015318                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015318                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008434                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008434                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008434                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008434                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 187118.068503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 187118.068503                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84318.139847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84318.139847                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 186415.908006                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 186415.908006                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 186415.908006                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 186415.908006                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11610                       # number of writebacks
system.cpu3.dcache.writebacks::total            11610                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       104511                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       104511                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          867                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          867                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105378                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105378                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47292                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47292                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          177                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47469                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47469                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6997576904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6997576904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11414065                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11414065                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7008990969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7008990969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7008990969                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7008990969                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147965.340946                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147965.340946                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64486.242938                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64486.242938                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147654.068318                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147654.068318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147654.068318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147654.068318                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.920539                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087303478                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2086954.852207                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    44.920539                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.071988                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833206                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     14167941                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14167941                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     14167941                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14167941                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     14167941                       # number of overall hits
system.cpu4.icache.overall_hits::total       14167941                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46693547                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46693547                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46693547                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46693547                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46693547                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46693547                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     14167999                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14167999                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     14167999                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14167999                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     14167999                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14167999                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 805061.155172                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 805061.155172                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 805061.155172                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 805061.155172                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 805061.155172                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 805061.155172                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           46                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           46                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38931161                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38931161                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38931161                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38931161                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38931161                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38931161                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 846329.586957                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 846329.586957                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 846329.586957                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 846329.586957                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 846329.586957                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 846329.586957                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 47461                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180194095                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 47717                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3776.308129                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.519379                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.480621                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912185                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087815                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9753168                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9753168                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8209214                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8209214                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        21078                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        21078                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19766                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19766                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17962382                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17962382                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17962382                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17962382                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       151742                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       151742                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1006                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1006                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       152748                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        152748                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       152748                       # number of overall misses
system.cpu4.dcache.overall_misses::total       152748                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  28263741348                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  28263741348                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     84580295                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     84580295                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  28348321643                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  28348321643                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  28348321643                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  28348321643                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9904910                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9904910                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8210220                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8210220                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        21078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        21078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19766                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19766                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18115130                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18115130                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18115130                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18115130                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015320                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015320                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000123                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008432                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008432                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008432                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008432                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186261.821697                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186261.821697                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84075.839960                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84075.839960                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 185588.823703                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 185588.823703                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 185588.823703                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 185588.823703                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        11610                       # number of writebacks
system.cpu4.dcache.writebacks::total            11610                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       104453                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       104453                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          834                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          834                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       105287                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       105287                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       105287                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       105287                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        47289                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        47289                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          172                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        47461                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        47461                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        47461                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        47461                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7006736995                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7006736995                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11102049                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11102049                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7017839044                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7017839044                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7017839044                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7017839044                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148168.432299                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148168.432299                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64546.796512                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64546.796512                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147865.385137                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147865.385137                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147865.385137                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147865.385137                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               495.840530                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1090462083                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2185294.755511                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.840530                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.065450                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.794616                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14338069                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14338069                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14338069                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14338069                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14338069                       # number of overall hits
system.cpu5.icache.overall_hits::total       14338069                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     97328758                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     97328758                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     97328758                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     97328758                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     97328758                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     97328758                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14338126                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14338126                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14338126                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14338126                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14338126                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14338126                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1707522.070175                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1707522.070175                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1707522.070175                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1707522.070175                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1707522.070175                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1707522.070175                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs      1458058                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       729029                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     61792822                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     61792822                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     61792822                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     61792822                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     61792822                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     61792822                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1404382.318182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1404382.318182                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1404382.318182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1404382.318182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1404382.318182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1404382.318182                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 42428                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178345748                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 42684                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4178.281042                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.493629                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.506371                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912084                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087916                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     11451658                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11451658                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8500064                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8500064                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        22066                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        22066                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20643                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20643                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19951722                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19951722                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19951722                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19951722                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       109130                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       109130                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2682                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2682                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       111812                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        111812                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       111812                       # number of overall misses
system.cpu5.dcache.overall_misses::total       111812                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  15056570631                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15056570631                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    234648843                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    234648843                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  15291219474                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15291219474                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  15291219474                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15291219474                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11560788                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11560788                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8502746                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8502746                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        22066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        20643                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        20643                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20063534                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20063534                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20063534                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20063534                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009440                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000315                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000315                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137969.125181                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137969.125181                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87490.247204                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87490.247204                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 136758.303885                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 136758.303885                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 136758.303885                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 136758.303885                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       424267                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 106066.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11167                       # number of writebacks
system.cpu5.dcache.writebacks::total            11167                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        66970                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        66970                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2414                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2414                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        69384                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        69384                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        69384                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        69384                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        42160                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        42160                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          268                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        42428                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        42428                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        42428                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        42428                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5735117087                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5735117087                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     26636503                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     26636503                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5761753590                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5761753590                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5761753590                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5761753590                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 136032.188971                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 136032.188971                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 99389.936567                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 99389.936567                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 135800.735128                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 135800.735128                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 135800.735128                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 135800.735128                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.275788                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1088381280                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2093040.923077                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.275788                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059737                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832173                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13713453                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13713453                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13713453                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13713453                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13713453                       # number of overall hits
system.cpu6.icache.overall_hits::total       13713453                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46463031                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46463031                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46463031                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46463031                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46463031                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46463031                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13713504                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13713504                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13713504                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13713504                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13713504                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13713504                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 911039.823529                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 911039.823529                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 911039.823529                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34025649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34025649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34025649                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 895411.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 63232                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               186240090                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 63488                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2933.469160                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.252818                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.747182                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915050                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084950                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9668291                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9668291                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8179796                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8179796                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19918                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19918                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18827                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18827                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17848087                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17848087                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17848087                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17848087                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       215274                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       215274                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5452                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5452                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       220726                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        220726                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       220726                       # number of overall misses
system.cpu6.dcache.overall_misses::total       220726                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  50397303186                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  50397303186                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2158480063                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2158480063                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  52555783249                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  52555783249                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  52555783249                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  52555783249                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9883565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9883565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8185248                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8185248                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18827                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18827                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     18068813                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     18068813                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     18068813                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     18068813                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021781                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021781                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000666                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000666                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012216                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012216                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012216                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012216                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234107.710109                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234107.710109                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 395906.101064                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 395906.101064                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238104.180065                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238104.180065                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238104.180065                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238104.180065                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     13436628                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 176797.736842                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        26516                       # number of writebacks
system.cpu6.dcache.writebacks::total            26516                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       152216                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       152216                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5277                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5277                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       157493                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       157493                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       157493                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       157493                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        63058                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        63058                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        63233                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        63233                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        63233                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        63233                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  11275424491                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  11275424491                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11963697                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11963697                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  11287388188                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  11287388188                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  11287388188                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  11287388188                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003500                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003500                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178810.372847                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178810.372847                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68363.982857                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68363.982857                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178504.707795                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178504.707795                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178504.707795                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178504.707795                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.479924                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1090468021                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2189694.821285                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.479924                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064872                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794038                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     14344007                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       14344007                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     14344007                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        14344007                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     14344007                       # number of overall hits
system.cpu7.icache.overall_hits::total       14344007                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     89871930                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     89871930                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     89871930                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     89871930                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     89871930                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     89871930                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     14344063                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     14344063                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     14344063                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     14344063                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     14344063                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     14344063                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1604855.892857                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1604855.892857                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1604855.892857                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1604855.892857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1604855.892857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1604855.892857                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs      1137112                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       568556                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     58100365                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     58100365                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     58100365                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     58100365                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     58100365                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     58100365                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1351171.279070                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1351171.279070                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1351171.279070                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1351171.279070                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1351171.279070                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1351171.279070                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 42481                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               178352765                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 42737                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4173.263566                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.494194                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.505806                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912087                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087913                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     11453853                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       11453853                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8504856                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8504856                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        22084                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        22084                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        20655                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        20655                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     19958709                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        19958709                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19958709                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19958709                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       109182                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       109182                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2664                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2664                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       111846                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        111846                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       111846                       # number of overall misses
system.cpu7.dcache.overall_misses::total       111846                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  14939367266                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14939367266                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    255651201                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    255651201                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15195018467                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15195018467                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15195018467                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15195018467                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     11563035                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     11563035                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8507520                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8507520                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        22084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        22084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        20655                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        20655                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     20070555                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20070555                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     20070555                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20070555                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009442                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009442                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000313                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005573                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005573                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 136829.946933                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 136829.946933                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 95965.165541                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 95965.165541                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 135856.610581                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 135856.610581                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 135856.610581                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 135856.610581                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1005356                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 143622.285714                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        11172                       # number of writebacks
system.cpu7.dcache.writebacks::total            11172                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        66968                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        66968                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         2397                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2397                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        69365                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        69365                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        69365                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        69365                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42214                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42214                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          267                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        42481                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        42481                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        42481                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        42481                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5674227212                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5674227212                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     28882011                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     28882011                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5703109223                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5703109223                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5703109223                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5703109223                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002117                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002117                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 134415.767565                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 134415.767565                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 108172.325843                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 108172.325843                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 134250.823262                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 134250.823262                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 134250.823262                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 134250.823262                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
