ðŸ‘‹ Hi, Iâ€™m Bao Nguyen Phuoc

ðŸŽ“ Graduated from the University of Science, Vietnam National University â€“ Ho Chi Minh City

ðŸ“š Major in Electronics and Telecommunications | Focus on RTL Design & IC Design

Iâ€™m passionate about digital designâ€”transforming abstract logic into real, high-performance systems through RTL coding, FPGA implementation, and the ASIC design flow. My expertise lies in developing and verifying digital IP cores, optimizing for both performance and reliability, and working with industry-standard simulation tools.

ðŸš€ Key Projects
64-bit Timer IP Core (Verilog, APB 3.0) â€“ Designed from scratch with modular architecture, interrupt handling, and automated simulation on a remote Linux server.

Square Multiplier Block â€“ Implemented using the Vedic algorithm (Urdhva Tiryakbhyam) on FPGA with a hierarchical design approach for efficiency and scalability.

ðŸ›  Core Skills
Verilog HDL | RTL Design & Verification | FPGA Implementation (Intel Quartus, Altera DE2) | APB/AHB Protocols | Testbench Development | ModelSim | Synopsys VCS/DVE | Design Compiler | Linux (MobaXterm)

ðŸŒŸ What Iâ€™m Looking For
Iâ€™m eager to collaborate on open-source IC design projects, contribute to RTL-based IP core development, and take on new challenges in functional verification and digital system optimization.

ðŸ“© Contact: npbao1404@gmail.com
-> My CV: file:///C:/Users/npb14/Downloads/CV-NguyenPhuocBao.pdf
