#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eb2d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eb2aa0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1ec0f10 .functor NOT 1, L_0x1f00cf0, C4<0>, C4<0>, C4<0>;
L_0x1f00af0 .functor XOR 298, L_0x1f00890, L_0x1f00a50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f00c00 .functor XOR 298, L_0x1f00af0, L_0x1f00b60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1efdbd0_0 .net *"_ivl_10", 297 0, L_0x1f00b60;  1 drivers
v0x1efdcd0_0 .net *"_ivl_12", 297 0, L_0x1f00c00;  1 drivers
v0x1efddb0_0 .net *"_ivl_2", 297 0, L_0x1f007f0;  1 drivers
v0x1efde70_0 .net *"_ivl_4", 297 0, L_0x1f00890;  1 drivers
v0x1efdf50_0 .net *"_ivl_6", 297 0, L_0x1f00a50;  1 drivers
v0x1efe080_0 .net *"_ivl_8", 297 0, L_0x1f00af0;  1 drivers
v0x1efe160_0 .var "clk", 0 0;
v0x1efe200_0 .net "in", 99 0, v0x1efc650_0;  1 drivers
v0x1efe2a0_0 .net "out_any_dut", 99 1, L_0x1effdd0;  1 drivers
v0x1efe3f0_0 .net "out_any_ref", 99 1, L_0x1eff1f0;  1 drivers
v0x1efe4c0_0 .net "out_both_dut", 98 0, L_0x1eff9a0;  1 drivers
v0x1efe590_0 .net "out_both_ref", 98 0, L_0x1efede0;  1 drivers
v0x1efe660_0 .net "out_different_dut", 99 0, L_0x1f003b0;  1 drivers
v0x1efe730_0 .net "out_different_ref", 99 0, L_0x1eff750;  1 drivers
v0x1efe800_0 .var/2u "stats1", 287 0;
v0x1efe8c0_0 .var/2u "strobe", 0 0;
v0x1efe980_0 .net "tb_match", 0 0, L_0x1f00cf0;  1 drivers
v0x1efea50_0 .net "tb_mismatch", 0 0, L_0x1ec0f10;  1 drivers
E_0x1ec5db0/0 .event negedge, v0x1efc570_0;
E_0x1ec5db0/1 .event posedge, v0x1efc570_0;
E_0x1ec5db0 .event/or E_0x1ec5db0/0, E_0x1ec5db0/1;
L_0x1f007f0 .concat [ 100 99 99 0], L_0x1eff750, L_0x1eff1f0, L_0x1efede0;
L_0x1f00890 .concat [ 100 99 99 0], L_0x1eff750, L_0x1eff1f0, L_0x1efede0;
L_0x1f00a50 .concat [ 100 99 99 0], L_0x1f003b0, L_0x1effdd0, L_0x1eff9a0;
L_0x1f00b60 .concat [ 100 99 99 0], L_0x1eff750, L_0x1eff1f0, L_0x1efede0;
L_0x1f00cf0 .cmp/eeq 298, L_0x1f007f0, L_0x1f00c00;
S_0x1eb28a0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1eb2aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1efed20 .functor AND 100, v0x1efc650_0, L_0x1efebe0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1eff130 .functor OR 100, v0x1efc650_0, L_0x1efeff0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1eff750 .functor XOR 100, v0x1efc650_0, L_0x1eff610, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1ecc9f0_0 .net *"_ivl_1", 98 0, L_0x1efeb40;  1 drivers
v0x1efb5e0_0 .net *"_ivl_11", 98 0, L_0x1efef20;  1 drivers
v0x1efb6c0_0 .net *"_ivl_12", 99 0, L_0x1efeff0;  1 drivers
L_0x7f1c47da0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1efb780_0 .net *"_ivl_15", 0 0, L_0x7f1c47da0060;  1 drivers
v0x1efb860_0 .net *"_ivl_16", 99 0, L_0x1eff130;  1 drivers
v0x1efb990_0 .net *"_ivl_2", 99 0, L_0x1efebe0;  1 drivers
v0x1efba70_0 .net *"_ivl_21", 0 0, L_0x1eff370;  1 drivers
v0x1efbb50_0 .net *"_ivl_23", 98 0, L_0x1eff520;  1 drivers
v0x1efbc30_0 .net *"_ivl_24", 99 0, L_0x1eff610;  1 drivers
L_0x7f1c47da0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1efbda0_0 .net *"_ivl_5", 0 0, L_0x7f1c47da0018;  1 drivers
v0x1efbe80_0 .net *"_ivl_6", 99 0, L_0x1efed20;  1 drivers
v0x1efbf60_0 .net "in", 99 0, v0x1efc650_0;  alias, 1 drivers
v0x1efc040_0 .net "out_any", 99 1, L_0x1eff1f0;  alias, 1 drivers
v0x1efc120_0 .net "out_both", 98 0, L_0x1efede0;  alias, 1 drivers
v0x1efc200_0 .net "out_different", 99 0, L_0x1eff750;  alias, 1 drivers
L_0x1efeb40 .part v0x1efc650_0, 1, 99;
L_0x1efebe0 .concat [ 99 1 0 0], L_0x1efeb40, L_0x7f1c47da0018;
L_0x1efede0 .part L_0x1efed20, 0, 99;
L_0x1efef20 .part v0x1efc650_0, 1, 99;
L_0x1efeff0 .concat [ 99 1 0 0], L_0x1efef20, L_0x7f1c47da0060;
L_0x1eff1f0 .part L_0x1eff130, 0, 99;
L_0x1eff370 .part v0x1efc650_0, 0, 1;
L_0x1eff520 .part v0x1efc650_0, 1, 99;
L_0x1eff610 .concat [ 99 1 0 0], L_0x1eff520, L_0x1eff370;
S_0x1efc360 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1eb2aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1efc570_0 .net "clk", 0 0, v0x1efe160_0;  1 drivers
v0x1efc650_0 .var "in", 99 0;
v0x1efc710_0 .net "tb_match", 0 0, L_0x1f00cf0;  alias, 1 drivers
E_0x1ec5930 .event posedge, v0x1efc570_0;
E_0x1ec6240 .event negedge, v0x1efc570_0;
S_0x1efc810 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1eb2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1eff9a0 .functor AND 99, L_0x1eff860, L_0x1eff900, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1effd10 .functor OR 100, v0x1efc650_0, L_0x1effba0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f002a0 .functor XOR 1, L_0x1efff10, L_0x1effff0, C4<0>, C4<0>;
L_0x1f006e0 .functor XOR 99, L_0x1f00540, L_0x1f005e0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1efca80_0 .net *"_ivl_1", 98 0, L_0x1eff860;  1 drivers
L_0x7f1c47da00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1efcb40_0 .net *"_ivl_11", 1 0, L_0x7f1c47da00a8;  1 drivers
v0x1efcc20_0 .net *"_ivl_12", 99 0, L_0x1effd10;  1 drivers
v0x1efcd10_0 .net *"_ivl_19", 0 0, L_0x1efff10;  1 drivers
v0x1efcdf0_0 .net *"_ivl_21", 0 0, L_0x1effff0;  1 drivers
v0x1efcf20_0 .net *"_ivl_22", 0 0, L_0x1f002a0;  1 drivers
v0x1efd000_0 .net *"_ivl_28", 98 0, L_0x1f00540;  1 drivers
v0x1efd0e0_0 .net *"_ivl_3", 98 0, L_0x1eff900;  1 drivers
v0x1efd1c0_0 .net *"_ivl_30", 98 0, L_0x1f005e0;  1 drivers
v0x1efd330_0 .net *"_ivl_31", 98 0, L_0x1f006e0;  1 drivers
v0x1efd410_0 .net *"_ivl_7", 97 0, L_0x1effb00;  1 drivers
v0x1efd4f0_0 .net *"_ivl_8", 99 0, L_0x1effba0;  1 drivers
v0x1efd5d0_0 .net "in", 99 0, v0x1efc650_0;  alias, 1 drivers
v0x1efd690_0 .net "out_any", 99 1, L_0x1effdd0;  alias, 1 drivers
v0x1efd770_0 .net "out_both", 98 0, L_0x1eff9a0;  alias, 1 drivers
v0x1efd850_0 .net "out_different", 99 0, L_0x1f003b0;  alias, 1 drivers
L_0x1eff860 .part v0x1efc650_0, 1, 99;
L_0x1eff900 .part v0x1efc650_0, 0, 99;
L_0x1effb00 .part v0x1efc650_0, 1, 98;
L_0x1effba0 .concat [ 98 2 0 0], L_0x1effb00, L_0x7f1c47da00a8;
L_0x1effdd0 .part L_0x1effd10, 0, 99;
L_0x1efff10 .part v0x1efc650_0, 0, 1;
L_0x1effff0 .part v0x1efc650_0, 99, 1;
L_0x1f003b0 .concat8 [ 1 99 0 0], L_0x1f002a0, L_0x1f006e0;
L_0x1f00540 .part v0x1efc650_0, 1, 99;
L_0x1f005e0 .part v0x1efc650_0, 0, 99;
S_0x1efd9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1eb2aa0;
 .timescale -12 -12;
E_0x1eafa20 .event anyedge, v0x1efe8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1efe8c0_0;
    %nor/r;
    %assign/vec4 v0x1efe8c0_0, 0;
    %wait E_0x1eafa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1efc360;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1efc650_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec6240;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1efc650_0, 0;
    %wait E_0x1ec5930;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1efc650_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1eb2aa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efe160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efe8c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1eb2aa0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1efe160_0;
    %inv;
    %store/vec4 v0x1efe160_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1eb2aa0;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1efc570_0, v0x1efea50_0, v0x1efe200_0, v0x1efe590_0, v0x1efe4c0_0, v0x1efe3f0_0, v0x1efe2a0_0, v0x1efe730_0, v0x1efe660_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eb2aa0;
T_5 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1eb2aa0;
T_6 ;
    %wait E_0x1ec5db0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efe800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
    %load/vec4 v0x1efe980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efe800_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1efe590_0;
    %load/vec4 v0x1efe590_0;
    %load/vec4 v0x1efe4c0_0;
    %xor;
    %load/vec4 v0x1efe590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1efe3f0_0;
    %load/vec4 v0x1efe3f0_0;
    %load/vec4 v0x1efe2a0_0;
    %xor;
    %load/vec4 v0x1efe3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1efe730_0;
    %load/vec4 v0x1efe730_0;
    %load/vec4 v0x1efe660_0;
    %xor;
    %load/vec4 v0x1efe730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1efe800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efe800_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/gatesv100/iter0/response1/top_module.sv";
