Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 23 19:09:48 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.649        0.000                      0                   39        0.149        0.000                      0                   39        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.649        0.000                      0                   39        0.149        0.000                      0                   39        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.129ns (33.488%)  route 2.242ns (66.512%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.310    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/Q
                         net (fo=6, routed)           1.138     6.926    u_SPI/SPI_InInstructionSixteenCounter_reg[3]
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.323     7.249 r  u_SPI/SPI_InBits[10]_i_2/O
                         net (fo=2, routed)           1.105     8.354    u_SPI/SPI_InBits[10]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.328     8.682 r  u_SPI/SPI_InBits[10]_i_1/O
                         net (fo=1, routed)           0.000     8.682    u_SPI/SPI_InBits[10]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[10]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.081    15.331    u_SPI/SPI_InBits_reg[10]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.129ns (37.454%)  route 1.885ns (62.546%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.310    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/Q
                         net (fo=6, routed)           1.138     6.926    u_SPI/SPI_InInstructionSixteenCounter_reg[3]
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.323     7.249 r  u_SPI/SPI_InBits[10]_i_2/O
                         net (fo=2, routed)           0.748     7.997    u_SPI/SPI_InBits[10]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.328     8.325 r  u_SPI/SPI_InBits[9]_i_1/O
                         net (fo=1, routed)           0.000     8.325    u_SPI/SPI_InBits[9]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.077    15.327    u_SPI/SPI_InBits_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.931%)  route 1.910ns (73.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           0.697     7.612    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDSE (Setup_fdse_C_CE)      -0.169    15.081    u_SPI/SPI_InInstructionSixteenCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.931%)  route 1.910ns (73.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           0.697     7.612    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDSE (Setup_fdse_C_CE)      -0.169    15.081    u_SPI/SPI_InInstructionSixteenCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.931%)  route 1.910ns (73.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           0.697     7.612    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDSE (Setup_fdse_C_CE)      -0.169    15.081    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.931%)  route 1.910ns (73.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           0.697     7.612    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    u_SPI/CLK
    SLICE_X2Y107         FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDSE (Setup_fdse_C_CE)      -0.169    15.081    u_SPI/SPI_InInstructionSixteenCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.703%)  route 2.035ns (74.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           1.011     7.926    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.050 r  u_SPI/SPI_InBits[15]_i_1/O
                         net (fo=1, routed)           0.000     8.050    u_SPI/SPI_InBits[15]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    u_SPI/CLK
    SLICE_X3Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.029    15.280    u_SPI/SPI_InBits_reg[15]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/new_instruction_strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.153%)  route 1.988ns (73.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           0.632     7.547    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  u_SPI/new_instruction_strobe_i_1/O
                         net (fo=1, routed)           0.332     8.003    u_SPI/new_instruction_strobe6_out
    SLICE_X2Y106         FDRE                                         r  u_SPI/new_instruction_strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    u_SPI/CLK
    SLICE_X2Y106         FDRE                                         r  u_SPI/new_instruction_strobe_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.016    15.235    u_SPI/new_instruction_strobe_reg
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.563%)  route 2.050ns (74.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           1.026     7.941    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.065 r  u_SPI/SPI_InBits[13]_i_1/O
                         net (fo=1, routed)           0.000     8.065    u_SPI/SPI_InBits[13]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    u_SPI/CLK
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.077    15.328    u_SPI/SPI_InBits_reg[13]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.704ns (25.656%)  route 2.040ns (74.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=8, routed)           1.024     6.791    u_SPI/Reg_RdEn
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=8, routed)           1.016     7.931    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.055 r  u_SPI/SPI_InBits[14]_i_1/O
                         net (fo=1, routed)           0.000     8.055    u_SPI/SPI_InBits[14]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    u_SPI/CLK
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.081    15.332    u_SPI/SPI_InBits_reg[14]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  7.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_SPI/SPI_Cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/Reg_RdEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_SPI/SPI_Cmd_reg[2]/Q
                         net (fo=3, routed)           0.068     1.727    u_SPI/SPI_Cmd[2]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  u_SPI/__2/i_/O
                         net (fo=1, routed)           0.000     1.772    u_SPI/__2/i__n_0
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_RdEn_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092     1.622    u_SPI/Reg_RdEn_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_SPI/SPI_Cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/Reg_WrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_SPI/SPI_Cmd_reg[0]/Q
                         net (fo=3, routed)           0.108     1.766    u_SPI/SPI_Cmd[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.048     1.814 r  u_SPI/__5/i_/O
                         net (fo=1, routed)           0.000     1.814    u_SPI/__5/i__n_0
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_WrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Reg_WrEn_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107     1.637    u_SPI/Reg_WrEn_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_SPI/SPI_Cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/Buffer_RdEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_SPI/SPI_Cmd_reg[0]/Q
                         net (fo=3, routed)           0.108     1.766    u_SPI/SPI_Cmd[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  u_SPI//i_/O
                         net (fo=1, routed)           0.000     1.811    u_SPI//i__n_0
    SLICE_X0Y106         FDRE                                         r  u_SPI/Buffer_RdEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X0Y106         FDRE                                         r  u_SPI/Buffer_RdEn_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.621    u_SPI/Buffer_RdEn_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    u_SPI/CLK
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u_SPI/SPI_InBits_reg[10]/Q
                         net (fo=2, routed)           0.112     1.793    u_SPI/SPI_InBits_reg_n_0_[10]
    SLICE_X1Y108         FDRE                                         r  u_SPI/SPI_Params_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    u_SPI/CLK
    SLICE_X1Y108         FDRE                                         r  u_SPI/SPI_Params_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.066     1.598    u_SPI/SPI_Params_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u_SPI/SPI_InBits_reg[14]/Q
                         net (fo=2, routed)           0.112     1.794    u_SPI/p_0_in[1]
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.066     1.599    u_SPI/SPI_Cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X3Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_SPI/SPI_InBits_reg[15]/Q
                         net (fo=2, routed)           0.172     1.831    u_SPI/p_0_in[2]
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.603    u_SPI/SPI_Cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.963%)  route 0.164ns (50.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    u_SPI/CLK
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u_SPI/SPI_InBits_reg[9]/Q
                         net (fo=2, routed)           0.164     1.845    u_SPI/SPI_InBits_reg_n_0_[9]
    SLICE_X1Y108         FDRE                                         r  u_SPI/SPI_Params_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    u_SPI/CLK
    SLICE_X1Y108         FDRE                                         r  u_SPI/SPI_Params_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.602    u_SPI/SPI_Params_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.963%)  route 0.164ns (50.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    u_SPI/CLK
    SLICE_X2Y106         FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u_SPI/SPI_InBits_reg[13]/Q
                         net (fo=2, routed)           0.164     1.846    u_SPI/p_0_in[0]
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    u_SPI/CLK
    SLICE_X1Y106         FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.603    u_SPI/SPI_Cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  reset_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  reset_p1_reg/Q
                         net (fo=1, routed)           0.174     1.829    reset_p1
    SLICE_X0Y112         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  reset_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.066     1.580    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_SPI/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.969%)  route 0.202ns (52.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    u_SPI/CLK
    SLICE_X1Y109         FDRE                                         r  u_SPI/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_SPI/MOSI_reg/Q
                         net (fo=6, routed)           0.202     1.859    u_SPI/MOSI
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  u_SPI/SPI_InBits[10]_i_1/O
                         net (fo=1, routed)           0.000     1.904    u_SPI/SPI_InBits[10]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    u_SPI/CLK
    SLICE_X2Y108         FDRE                                         r  u_SPI/SPI_InBits_reg[10]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121     1.653    u_SPI/SPI_InBits_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    reset_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u_SPI/Buffer_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    u_SPI/MISO_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    u_SPI/MOSI_raw_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    u_SPI/MOSI_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u_SPI/Reg_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    u_SPI/Reg_WrEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    u_SPI/SPI_Cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    u_SPI/SPI_InBits_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    u_SPI/SPI_InBits_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    u_SPI/SPI_InInstructionSixteenCounter_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    u_SPI/SPI_OutEightCount_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    u_SPI/SPI_OutEightCount_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    u_SPI/SPI_OutEightCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    u_SPI/SPI_Params_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    reset_p1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    reset_p1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    u_SPI/Buffer_RdEn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    u_SPI/MISO_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    u_SPI/MISO_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    u_SPI/MOSI_raw_p1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    u_SPI/MOSI_raw_p1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    u_SPI/MOSI_reg/C



