m255
K3
13
cModel Technology
Z0 dC:\Users\Michael\Documents\GitHub\374Computer\Phase3\simulation\modelsim
Ealu
Z1 w1490214824
Z2 DPx3 lpm 14 lpm_components 0 22 aHRA3clF>2DcWDhgFTAbM3
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z6 dC:\Users\Michael\Documents\GitHub\374Computer\Phase3\simulation\modelsim
Z7 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/alu.vhd
Z8 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/alu.vhd
l0
L10
VDd[3=@l4NOjhiU^[5QKDG0
Z9 OV;C;10.1d;51
31
Z10 !s108 1491085130.982000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/alu.vhd|
Z12 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/alu.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 Z>4;1AZ[2O<JMMTQYiG5T2
!i10b 1
Abehavioral
R2
R3
R4
R5
DEx4 work 3 alu 0 22 Dd[3=@l4NOjhiU^[5QKDG0
l32
L21
VMeFSAa1iSd0>eQj4Qd:o@2
R9
31
R10
R11
R12
R13
R14
!s100 2Y<_mR2z6Yl_ic[AlOM?D3
!i10b 1
Eand32
R1
R4
R3
R6
Z15 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/and32.vhd
Z16 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/and32.vhd
l0
L4
VFhKZif=Md[O[@82E:lR_[0
R9
31
Z17 !s108 1491085134.435000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/and32.vhd|
Z19 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/and32.vhd|
R13
R14
!s100 <V@MDlYIKhYk_>Gm3h^CE0
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 and32 0 22 FhKZif=Md[O[@82E:lR_[0
l14
L13
V=C2Q6`974L`6j4Pdz6^j=1
R9
31
R17
R18
R19
R13
R14
!s100 9a2B3Zl>@]=PE3Nb=3H1O1
!i10b 1
Ebus_mux32
R1
R4
R3
R6
Z20 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/bus_mux32.vhd
Z21 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/bus_mux32.vhd
l0
L7
V2W50mUlc[ajPP<=7OZL?V3
R9
31
Z22 !s108 1491085131.985000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/bus_mux32.vhd|
Z24 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/bus_mux32.vhd|
R13
R14
!s100 _O[Vm5L]fC_e4nY42VbV20
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 bus_mux32 0 22 2W50mUlc[ajPP<=7OZL?V3
l53
L52
V`JIh<gm<2e[8di>>NXMi[2
R9
31
R22
R23
R24
R13
R14
!s100 eUjI8Y4^3L>>EFW4eo4Po2
!i10b 1
Econfflogic
R1
R4
R3
R6
Z25 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/confflogic.vhd
Z26 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/confflogic.vhd
l0
L4
VdOTYbV9ob<RS7OlB22jg@0
R9
31
Z27 !s108 1491085134.879000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/confflogic.vhd|
Z29 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/confflogic.vhd|
R13
R14
!s100 5o8ZjKH:@lbd?c:?=:fW81
!i10b 1
Abehavioral
R4
R3
DEx4 work 10 confflogic 0 22 dOTYbV9ob<RS7OlB22jg@0
l14
L13
V7NIo?7go<LQimg21YeINh3
R9
31
R27
R28
R29
R13
R14
!s100 gH9Ah3C?3E`IEMBdB3A5l0
!i10b 1
Econtrol_unit
Z30 w1490670447
R4
R3
R6
Z31 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/control_unit.vhd
Z32 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/control_unit.vhd
l0
L6
VVa7GD28LaHagHBz:S4agz2
R9
31
Z33 !s108 1491085135.712000
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/control_unit.vhd|
Z35 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/control_unit.vhd|
R13
R14
!s100 gzY^cjaL=k:m9U2GWIAn?0
!i10b 1
Abehavioral
R4
R3
DEx4 work 12 control_unit 0 22 Va7GD28LaHagHBz:S4agz2
l51
L21
VMj:4oY@AogWj9P>HRf0?o1
R9
31
R33
R34
R35
R13
R14
!s100 fNkSCNcH6lecSDze[<5QD0
!i10b 1
Eencoder32
Z36 w1490214835
R4
R3
R6
Z37 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/encoder32.vhd
Z38 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/encoder32.vhd
l0
L7
VlHf8J^8K]O]j^XeiG2X6i1
R9
31
Z39 !s108 1491085132.793000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/encoder32.vhd|
Z41 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/encoder32.vhd|
R13
R14
!s100 5Qd5_]9c0M_c@WP]oaeTL1
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 encoder32 0 22 lHf8J^8K]O]j^XeiG2X6i1
l51
L50
VI6B2d_3InHcOl[:ORfJZj3
R9
31
R39
R40
R41
R13
R14
!s100 ?a3OmPYXiA76FV14k:_OW0
!i10b 1
Emult32
Z42 w1490214836
R4
R3
R6
Z43 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/mult32.vhd
Z44 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/mult32.vhd
l0
L42
V6_]47`D0;JH?6Ih^82@5l2
R9
31
Z45 !s108 1491085133.385000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/mult32.vhd|
Z47 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/mult32.vhd|
R13
R14
!s100 Ua[Tf`;GS3@WD<HLdk?341
!i10b 1
Asyn
R4
R3
DEx4 work 6 mult32 0 22 6_]47`D0;JH?6Ih^82@5l2
l74
L52
VP44JJU^Om`Abicc9h_85R0
R9
31
R45
R46
R47
R13
R14
!s100 k8[Bo7iEjFVFOzQh;9m>M0
!i10b 1
Emuxmdr
R42
R4
R3
R6
Z48 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/muxMDR.vhd
Z49 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/muxMDR.vhd
l0
L7
VCDHaNBB_4<kY4o4In9neI1
R9
31
Z50 !s108 1491085132.351000
Z51 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/muxMDR.vhd|
Z52 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/muxMDR.vhd|
R13
R14
!s100 ?HfDPjm:MK_C=<K2_ZLeG0
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 muxmdr 0 22 CDHaNBB_4<kY4o4In9neI1
l19
L18
V2]>H?O>nYbKLG^Imd6`5@1
R9
31
R50
R51
R52
R13
R14
!s100 Kofc3@BZm7H^W<PeD[k?83
!i10b 1
Ephase1
Z53 w1490588252
R4
R3
R6
Z54 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/phase1.vhd
Z55 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/phase1.vhd
l0
L24
VB9maAYVAlEUK;PeJ6cC:41
R9
31
Z56 !s108 1491085130.643000
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/phase1.vhd|
Z58 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/phase1.vhd|
R13
R14
!s100 Xhi^k52i[9TLQRKR8X93f3
!i10b 1
Abdf_type
R4
R3
DEx4 work 6 phase1 0 22 B9maAYVAlEUK;PeJ6cC:41
l345
L133
V9297MQn8DooC4BOh5n3<F0
R9
31
R56
R57
R58
R13
R14
!s100 PEllNVi=>bnd=HfS7E@dO2
!i10b 1
Ephase1_vhd_tst
Z59 w1490671922
R4
R3
R6
Z60 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/simulation/modelsim/phase1.vht
Z61 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/simulation/modelsim/phase1.vht
l0
L30
VW:4=?n`oK3SfeZa]O@Q9W1
!s100 ]EW6<D7I?OZ`za`>bVY:P1
R9
31
!i10b 1
Z62 !s108 1491085136.123000
Z63 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/simulation/modelsim/phase1.vht|
Z64 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/simulation/modelsim/phase1.vht|
R13
R14
Aphase1_arch
R4
R3
DEx4 work 14 phase1_vhd_tst 0 22 W:4=?n`oK3SfeZa]O@Q9W1
l245
L32
VXa8jDT=RYUf[FFY6idGJb2
!s100 ?Z0`oBaKIMM>E[lN`CQ[W1
R9
31
!i10b 1
R62
R63
R64
R13
R14
Eram
Z65 w1490670912
R4
R3
R6
Z66 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/ram.vhd
Z67 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/ram.vhd
l0
L42
V?LnGh@[I_PZZMAX[M1UKf0
R9
31
Z68 !s108 1491085135.314000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/ram.vhd|
Z70 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/ram.vhd|
R13
R14
!s100 V:Jf`5B9iaeOO5FQi9IRU2
!i10b 1
Asyn
R4
R3
DEx4 work 3 ram 0 22 ?LnGh@[I_PZZMAX[M1UKf0
l89
L55
VdDHGU0Am5eo92URZ[2>^e1
R9
31
R68
R69
R70
R13
R14
!s100 FE6k1Fh00cc>X7mgRADDY0
!i10b 1
Ereg32
Z71 w1490214837
R4
R3
R6
Z72 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/reg32.vhd
Z73 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/reg32.vhd
l0
L6
V2MO:5f2lKMQ[ZZ:hAf>m82
R9
31
Z74 !s108 1491085131.401000
Z75 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/reg32.vhd|
Z76 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/reg32.vhd|
R13
R14
!s100 Gn<:NU0jI]QP^ke5B9_001
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 reg32 0 22 2MO:5f2lKMQ[ZZ:hAf>m82
l18
L17
V[_Ia6Vfe;2[LMAWHR1b:M0
R9
31
R74
R75
R76
R13
R14
!s100 R0@gB1HO><J`W7Z:OznGg2
!i10b 1
Eregmar
Z77 w1490214838
R4
R3
R6
Z78 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/regMAR.vhd
Z79 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/regMAR.vhd
l0
L6
V>F1EO]4?6[^B5j^nFlMY@2
R9
31
Z80 !s108 1491085133.735000
Z81 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/regMAR.vhd|
Z82 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/regMAR.vhd|
R13
R14
!s100 RXa>1>EEE62g68h`5=SEh1
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 regmar 0 22 >F1EO]4?6[^B5j^nFlMY@2
l18
L17
Vbaf]4bFC@XliE1WLFDWjJ3
R9
31
R80
R81
R82
R13
R14
!s100 Wcm8FU`<3Y75aA^i_MRk30
!i10b 1
Eselencodelogic
R77
R4
R3
R6
Z83 8C:/Users/Michael/Documents/GitHub/374Computer/Phase3/selEncodeLogic.vhd
Z84 FC:/Users/Michael/Documents/GitHub/374Computer/Phase3/selEncodeLogic.vhd
l0
L6
VlKzIVF18F7gl4A`8EDI]01
R9
31
Z85 !s108 1491085134.102000
Z86 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase3/selEncodeLogic.vhd|
Z87 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase3/selEncodeLogic.vhd|
R13
R14
!s100 :8dgk=`c<@Q_oS>0=g3b@0
!i10b 1
Abehavioral
R4
R3
DEx4 work 14 selencodelogic 0 22 lKzIVF18F7gl4A`8EDI]01
l19
L18
VPd]cg3O6NgMbJJCol_VdJ2
R9
31
R85
R86
R87
R13
R14
!s100 ODMR43@5QUbFi1hkKKMR21
!i10b 1
