$date
	Mon Oct 16 15:03:01 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_decoder $end
$var wire 16 ! out [0:15] $end
$var reg 4 " in [0:3] $end
$scope module inst $end
$var wire 4 # in [0:3] $end
$var reg 16 $ out [0:15] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#100
b10 $
b10 !
b1 "
b1 #
#200
b100 $
b100 !
b10 "
b10 #
#300
b1000 $
b1000 !
b11 "
b11 #
#400
b10000 $
b10000 !
b100 "
b100 #
#500
b100000 $
b100000 !
b101 "
b101 #
#600
b1000000 $
b1000000 !
b110 "
b110 #
#700
b10000000 $
b10000000 !
b111 "
b111 #
#800
b100000000 $
b100000000 !
b1000 "
b1000 #
#900
b1000000000 $
b1000000000 !
b1001 "
b1001 #
#1000
b10000000000 $
b10000000000 !
b1010 "
b1010 #
#1100
b100000000000 $
b100000000000 !
b1011 "
b1011 #
#1200
b1000000000000 $
b1000000000000 !
b1100 "
b1100 #
#1300
b10000000000000 $
b10000000000000 !
b1101 "
b1101 #
#1400
b100000000000000 $
b100000000000000 !
b1110 "
b1110 #
#1500
b1000000000000000 $
b1000000000000000 !
b1111 "
b1111 #
#1600
