

================================================================
== Vitis HLS Report for 'extend_matrix'
================================================================
* Date:           Wed Dec  8 14:01:17 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        extend_matrix
* Solution:       extend_matrix_soln (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y  |       74|       74|        21|          6|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 6, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lid_1 = alloca i32 1"   --->   Operation 25 'alloca' 'lid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lid_2 = alloca i32 1"   --->   Operation 26 'alloca' 'lid_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%hb_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %hb"   --->   Operation 28 'read' 'hb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ha_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ha"   --->   Operation 29 'read' 'ha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%global_offset_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_z"   --->   Operation 30 'read' 'global_offset_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%global_offset_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_y"   --->   Operation 31 'read' 'global_offset_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%global_offset_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_x"   --->   Operation 32 'read' 'global_offset_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%group_id_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_z"   --->   Operation 33 'read' 'group_id_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%group_id_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_y"   --->   Operation 34 'read' 'group_id_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%group_id_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_x"   --->   Operation 35 'read' 'group_id_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node global_id_base_z)   --->   "%empty = shl i32 %group_id_z_read, i32 1"   --->   Operation 36 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.14ns) (out node of the LUT)   --->   "%global_id_base_z = add i32 %empty, i32 %global_offset_z_read"   --->   Operation 37 'add' 'global_id_base_z' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_25 = shl i32 %group_id_y_read, i32 2"   --->   Operation 38 'shl' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %group_id_y_read, i32 %global_offset_y_read"   --->   Operation 39 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%global_id_base_y = add i32 %tmp, i32 %empty_25"   --->   Operation 40 'add' 'global_id_base_y' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %group_id_x_read, i32 3"   --->   Operation 41 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %group_id_x_read, i32 1"   --->   Operation 42 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_28 = sub i32 %empty_26, i32 %empty_27"   --->   Operation 43 'sub' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%global_id_base_x = add i32 %empty_28, i32 %global_offset_x_read"   --->   Operation 44 'add' 'global_id_base_x' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (3.90ns)   --->   "%mul_ln3 = mul i32 %global_id_base_z, i32 %ha_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 45 'mul' 'mul_ln3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln3 = add i32 %mul_ln3, i32 %global_id_base_y" [extend_matrix/extend_matrix.cl:3]   --->   Operation 46 'add' 'add_ln3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (3.90ns)   --->   "%mul_ln3_3 = mul i32 %global_id_base_z, i32 %hb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 47 'mul' 'mul_ln3_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%add_ln3_2 = add i32 %mul_ln3_3, i32 %global_id_base_y" [extend_matrix/extend_matrix.cl:3]   --->   Operation 48 'add' 'add_ln3_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln3 = store i4 0, i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:3]   --->   Operation 49 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln3 = store i2 0, i2 %lid_2" [extend_matrix/extend_matrix.cl:3]   --->   Operation 50 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln3 = store i3 0, i3 %lid_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 51 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @extend_matrix_str"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.00ns)   --->   "%wb_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wb"   --->   Operation 53 'read' 'wb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %B"   --->   Operation 54 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/1] (1.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %p"   --->   Operation 55 'read' 'p_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 56 [1/1] (1.00ns)   --->   "%wa_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wa"   --->   Operation 56 'read' 'wa_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 57 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %A"   --->   Operation 57 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wa"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ha"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ha, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ha, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wb"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wb, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wb, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hb"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hb, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hb, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.90ns)   --->   "%mul_ln3_1 = mul i32 %add_ln3, i32 %wa_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 92 'mul' 'mul_ln3_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.14ns)   --->   "%add_ln3_1 = add i32 %mul_ln3_1, i32 %global_id_base_x" [extend_matrix/extend_matrix.cl:3]   --->   Operation 93 'add' 'add_ln3_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (3.90ns)   --->   "%mul_ln3_2 = mul i32 %ha_read, i32 %wa_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 94 'mul' 'mul_ln3_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (3.90ns)   --->   "%mul_ln3_4 = mul i32 %add_ln3_2, i32 %wb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 95 'mul' 'mul_ln3_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.14ns)   --->   "%add_ln3_3 = add i32 %wb_read, i32 1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 96 'add' 'add_ln3_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (3.90ns)   --->   "%mul_ln3_5 = mul i32 %add_ln3_3, i32 %p_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 97 'mul' 'mul_ln3_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln3_4 = add i32 %global_id_base_x, i32 %mul_ln3_4" [extend_matrix/extend_matrix.cl:3]   --->   Operation 98 'add' 'add_ln3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln3_5 = add i32 %add_ln3_4, i32 %mul_ln3_5" [extend_matrix/extend_matrix.cl:3]   --->   Operation 99 'add' 'add_ln3_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (3.90ns)   --->   "%mul_ln3_6 = mul i32 %hb_read, i32 %wb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 100 'mul' 'mul_ln3_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln3 = br void %kernel.loop.0" [extend_matrix/extend_matrix.cl:3]   --->   Operation 101 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:15]   --->   Operation 102 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %indvar_flatten_load, i4 10" [extend_matrix/extend_matrix.cl:15]   --->   Operation 104 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.80ns)   --->   "%add_ln15 = add i4 %indvar_flatten_load, i4 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 105 'add' 'add_ln15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %kernel.loop.inc2, void %kernel.entry.split.split.split" [extend_matrix/extend_matrix.cl:15]   --->   Operation 106 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%lid_1_load = load i3 %lid_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 107 'load' 'lid_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%lid_2_load = load i2 %lid_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 108 'load' 'lid_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.56ns)   --->   "%icmp_ln15_1 = icmp_eq  i3 %lid_1_load, i3 5" [extend_matrix/extend_matrix.cl:15]   --->   Operation 109 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.34ns)   --->   "%lid_1_mid2 = select i1 %icmp_ln15_1, i3 0, i3 %lid_1_load" [extend_matrix/extend_matrix.cl:15]   --->   Operation 110 'select' 'lid_1_mid2' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln15_2 = add i2 %lid_2_load, i2 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 111 'add' 'add_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.34ns)   --->   "%p_cast4_mid2_v_v = select i1 %icmp_ln15_1, i2 %add_ln15_2, i2 %lid_2_load" [extend_matrix/extend_matrix.cl:15]   --->   Operation 112 'select' 'p_cast4_mid2_v_v' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast4_mid2_v = zext i2 %p_cast4_mid2_v_v" [extend_matrix/extend_matrix.cl:15]   --->   Operation 113 'zext' 'p_cast4_mid2_v' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.90ns)   --->   "%p_cast4_mid2 = mul i32 %p_cast4_mid2_v, i32 %mul_ln3_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 114 'mul' 'p_cast4_mid2' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.71ns)   --->   "%add_ln15_1 = add i3 %lid_1_mid2, i3 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 115 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.46ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:15]   --->   Operation 116 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_3 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln15 = store i2 %p_cast4_mid2_v_v, i2 %lid_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 117 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_3 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln15 = store i3 %add_ln15_1, i3 %lid_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 118 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.16>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%lid_1_mid2_cast = zext i3 %lid_1_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 119 'zext' 'lid_1_mid2_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (3.90ns)   --->   "%p_cast = mul i32 %lid_1_mid2_cast, i32 %wa_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 120 'mul' 'p_cast' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %p_cast, i32 %add_ln3_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 121 'add' 'tmp2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_30 = add i32 %tmp2, i32 %p_cast4_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 122 'add' 'empty_30' <Predicate = (!icmp_ln15)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_30, i2 0" [extend_matrix/extend_matrix.cl:15]   --->   Operation 123 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast9 = zext i34 %tmp_6" [extend_matrix/extend_matrix.cl:15]   --->   Operation 124 'zext' 'p_cast9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.36ns)   --->   "%empty_31 = add i64 %p_cast9, i64 %A_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 125 'add' 'empty_31' <Predicate = (!icmp_ln15)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63" [extend_matrix/extend_matrix.cl:3]   --->   Operation 126 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i62 %trunc_ln3" [extend_matrix/extend_matrix.cl:3]   --->   Operation 127 'sext' 'sext_ln3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln3" [extend_matrix/extend_matrix.cl:3]   --->   Operation 128 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [7/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 129 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 130 [1/1] (3.90ns)   --->   "%p_cast6 = mul i32 %lid_1_mid2_cast, i32 %wb_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 130 'mul' 'p_cast6' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [6/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 131 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 132 [5/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 132 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 133 [4/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 133 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 134 [3/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 134 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 135 [2/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 135 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [1/1] (3.90ns)   --->   "%mul_ln3_7_mid2 = mul i32 %p_cast4_mid2_v, i32 %mul_ln3_6" [extend_matrix/extend_matrix.cl:15]   --->   Operation 136 'mul' 'mul_ln3_7_mid2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %p_cast6, i32 %add_ln3_5" [extend_matrix/extend_matrix.cl:15]   --->   Operation 137 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_32 = add i32 %tmp3, i32 %mul_ln3_7_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 138 'add' 'empty_32' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_32, i2 0" [extend_matrix/extend_matrix.cl:15]   --->   Operation 139 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast10 = zext i34 %tmp_7" [extend_matrix/extend_matrix.cl:15]   --->   Operation 140 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.36ns)   --->   "%empty_33 = add i64 %p_cast10, i64 %B_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 141 'add' 'empty_33' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 142 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln3_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_33, i32 2, i32 63" [extend_matrix/extend_matrix.cl:3]   --->   Operation 143 'partselect' 'trunc_ln3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln3_1 = sext i62 %trunc_ln3_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 144 'sext' 'sext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln3_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 145 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 146 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 147 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 148 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 149 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 150 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 151 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_1, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 151 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 152 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 153 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_2, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 153 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 154 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 154 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 155 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_3, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 155 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 156 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 156 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 157 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_4, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 157 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 158 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_5, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 158 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 159 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 159 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 160 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 160 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 161 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 161 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 162 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 162 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @XCL_WG_DIM_Z_XCL_WG_DIM_Y_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 164 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%specparallelloop_ln0 = specparallelloop void @_ssdm_op_SpecParallelLoop"   --->   Operation 166 'specparallelloop' 'specparallelloop_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 168 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %kernel.loop.0"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [extend_matrix/extend_matrix.cl:15]   --->   Operation 170 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ group_id_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ group_id_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ group_id_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lid_1                (alloca           ) [ 0111111111111111111111110]
lid_2                (alloca           ) [ 0111111111111111111111110]
indvar_flatten       (alloca           ) [ 0111111111111111111111110]
hb_read              (read             ) [ 0010000000000000000000000]
ha_read              (read             ) [ 0010000000000000000000000]
global_offset_z_read (read             ) [ 0000000000000000000000000]
global_offset_y_read (read             ) [ 0000000000000000000000000]
global_offset_x_read (read             ) [ 0000000000000000000000000]
group_id_z_read      (read             ) [ 0000000000000000000000000]
group_id_y_read      (read             ) [ 0000000000000000000000000]
group_id_x_read      (read             ) [ 0000000000000000000000000]
empty                (shl              ) [ 0000000000000000000000000]
global_id_base_z     (add              ) [ 0000000000000000000000000]
empty_25             (shl              ) [ 0000000000000000000000000]
tmp                  (add              ) [ 0000000000000000000000000]
global_id_base_y     (add              ) [ 0000000000000000000000000]
empty_26             (shl              ) [ 0000000000000000000000000]
empty_27             (shl              ) [ 0000000000000000000000000]
empty_28             (sub              ) [ 0000000000000000000000000]
global_id_base_x     (add              ) [ 0010000000000000000000000]
mul_ln3              (mul              ) [ 0000000000000000000000000]
add_ln3              (add              ) [ 0010000000000000000000000]
mul_ln3_3            (mul              ) [ 0000000000000000000000000]
add_ln3_2            (add              ) [ 0010000000000000000000000]
store_ln3            (store            ) [ 0000000000000000000000000]
store_ln3            (store            ) [ 0000000000000000000000000]
store_ln3            (store            ) [ 0000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000000000]
wb_read              (read             ) [ 0001111111111111111111110]
B_read               (read             ) [ 0001111111111111111111110]
p_read               (read             ) [ 0000000000000000000000000]
wa_read              (read             ) [ 0001111111111111111111110]
A_read               (read             ) [ 0001111111111111111111110]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000]
mul_ln3_1            (mul              ) [ 0000000000000000000000000]
add_ln3_1            (add              ) [ 0001111111111111111111110]
mul_ln3_2            (mul              ) [ 0001111111111111111111110]
mul_ln3_4            (mul              ) [ 0000000000000000000000000]
add_ln3_3            (add              ) [ 0000000000000000000000000]
mul_ln3_5            (mul              ) [ 0000000000000000000000000]
add_ln3_4            (add              ) [ 0000000000000000000000000]
add_ln3_5            (add              ) [ 0001111111111111111111110]
mul_ln3_6            (mul              ) [ 0001111111111111111111110]
br_ln3               (br               ) [ 0000000000000000000000000]
indvar_flatten_load  (load             ) [ 0000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000]
icmp_ln15            (icmp             ) [ 0001111111111111111111110]
add_ln15             (add              ) [ 0000000000000000000000000]
br_ln15              (br               ) [ 0000000000000000000000000]
lid_1_load           (load             ) [ 0000000000000000000000000]
lid_2_load           (load             ) [ 0000000000000000000000000]
icmp_ln15_1          (icmp             ) [ 0000000000000000000000000]
lid_1_mid2           (select           ) [ 0000100000000000000000000]
add_ln15_2           (add              ) [ 0000000000000000000000000]
p_cast4_mid2_v_v     (select           ) [ 0000000000000000000000000]
p_cast4_mid2_v       (zext             ) [ 0001111111110000000000000]
p_cast4_mid2         (mul              ) [ 0000100000000000000000000]
add_ln15_1           (add              ) [ 0000000000000000000000000]
store_ln15           (store            ) [ 0000000000000000000000000]
store_ln15           (store            ) [ 0000000000000000000000000]
store_ln15           (store            ) [ 0000000000000000000000000]
lid_1_mid2_cast      (zext             ) [ 0000011000000000000000000]
p_cast               (mul              ) [ 0000000000000000000000000]
tmp2                 (add              ) [ 0000000000000000000000000]
empty_30             (add              ) [ 0000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000000000]
p_cast9              (zext             ) [ 0000000000000000000000000]
empty_31             (add              ) [ 0000000000000000000000000]
trunc_ln3            (partselect       ) [ 0000000000000000000000000]
sext_ln3             (sext             ) [ 0000000000000000000000000]
gmem_addr            (getelementptr    ) [ 0001111111111111110000000]
p_cast6              (mul              ) [ 0001110111110000000000000]
mul_ln3_7_mid2       (mul              ) [ 0000000000000000000000000]
tmp3                 (add              ) [ 0000000000000000000000000]
empty_32             (add              ) [ 0000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000000000000000]
p_cast10             (zext             ) [ 0000000000000000000000000]
empty_33             (add              ) [ 0000000000000000000000000]
empty_34             (readreq          ) [ 0000000000000000000000000]
trunc_ln3_1          (partselect       ) [ 0000000000000000000000000]
sext_ln3_1           (sext             ) [ 0000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0001111110001111111111110]
gmem_addr_read       (read             ) [ 0000000100000100000000000]
empty_35             (writereq         ) [ 0000000000000000000000000]
gmem_addr_read_1     (read             ) [ 0000000010000010000000000]
write_ln15           (write            ) [ 0000000000000000000000000]
gmem_addr_read_2     (read             ) [ 0001000000000001000000000]
write_ln15           (write            ) [ 0000000000000000000000000]
gmem_addr_read_3     (read             ) [ 0000100000000000100000000]
write_ln15           (write            ) [ 0000000000000000000000000]
gmem_addr_read_4     (read             ) [ 0000010000000000010000000]
write_ln15           (write            ) [ 0000000000000000000000000]
gmem_addr_read_5     (read             ) [ 0000001000000000001000000]
write_ln15           (write            ) [ 0000000000000000000000000]
write_ln15           (write            ) [ 0000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000000]
empty_29             (speclooptripcount) [ 0000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000]
specparallelloop_ln0 (specparallelloop ) [ 0000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000000]
empty_36             (writeresp        ) [ 0000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000]
ret_ln15             (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="group_id_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="group_id_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="group_id_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_z"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="global_offset_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="global_offset_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="global_offset_z">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_z"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="wa">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ha">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ha"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wb">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wb"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="hb">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hb"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="extend_matrix_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="XCL_WG_DIM_Z_XCL_WG_DIM_Y_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecParallelLoop"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="lid_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lid_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lid_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lid_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hb_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hb_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ha_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ha_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="global_offset_z_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_offset_z_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="global_offset_y_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_offset_y_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="global_offset_x_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_offset_x_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="group_id_z_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_id_z_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="group_id_y_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_id_y_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="group_id_x_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_id_x_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="wb_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wb_read/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="B_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="wa_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wa_read/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="A_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="8"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 gmem_addr_read_1/13 gmem_addr_read_2/14 gmem_addr_read_3/15 gmem_addr_read_4/16 gmem_addr_read_5/17 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_writeresp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/12 empty_36/19 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_ln15_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="1" slack="0"/>
<pin id="262" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln15_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="3"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln15_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="4"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="1" slack="0"/>
<pin id="278" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/15 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln15_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="5"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="1" slack="0"/>
<pin id="286" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/16 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln15_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="6"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/17 "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_ln15_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="7"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="1" slack="0"/>
<pin id="302" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/18 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read gmem_addr_read_1 gmem_addr_read_2 gmem_addr_read_3 gmem_addr_read_4 gmem_addr_read_5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="global_id_base_z_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_id_base_z/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_25_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="global_id_base_y_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_id_base_y/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_26_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_27_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_28_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="global_id_base_x_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_id_base_x/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln3_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln3_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln3_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln3_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln3_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln3_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln3_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln3_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mul_ln3_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_4/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln3_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3_3/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mul_ln3_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_5/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln3_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3_4/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln3_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3_5/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mul_ln3_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_6/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="indvar_flatten_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="2"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln15_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln15_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lid_1_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="2"/>
<pin id="474" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lid_1_load/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lid_2_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="2"/>
<pin id="477" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lid_2_load/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln15_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lid_1_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lid_1_mid2/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln15_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_cast4_mid2_v_v_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="0" index="2" bw="2" slack="0"/>
<pin id="502" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast4_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_cast4_mid2_v_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4_mid2_v/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_cast4_mid2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_cast4_mid2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln15_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln15_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="2"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln15_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="2"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln15_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="2"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lid_1_mid2_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lid_1_mid2_cast/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="2"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="empty_30_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="34" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_cast9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="34" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="empty_31_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="34" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="2"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="62" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="0" index="2" bw="3" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="62" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="gmem_addr_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="62" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_cast6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="2"/>
<pin id="593" dir="0" index="1" bw="32" slack="4"/>
<pin id="594" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_cast6/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mul_ln3_7_mid2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="8"/>
<pin id="597" dir="0" index="1" bw="32" slack="9"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3_7_mid2/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="5"/>
<pin id="601" dir="0" index="1" bw="32" slack="9"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="empty_32_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="34" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_cast10_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="34" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="empty_33_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="34" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="9"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln3_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="7" slack="0"/>
<pin id="631" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3_1/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln3_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="62" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3_1/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="gmem_addr_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="62" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="646" class="1005" name="lid_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="lid_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="lid_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="lid_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="indvar_flatten_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="667" class="1005" name="hb_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hb_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="ha_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ha_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="global_id_base_x_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="global_id_base_x "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln3_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln3_2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="wb_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="4"/>
<pin id="695" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="wb_read "/>
</bind>
</comp>

<comp id="698" class="1005" name="B_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="9"/>
<pin id="700" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="wa_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="2"/>
<pin id="705" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wa_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="A_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="2"/>
<pin id="710" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln3_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2"/>
<pin id="715" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln3_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="mul_ln3_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln3_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln3_5_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="9"/>
<pin id="725" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln3_5 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul_ln3_6_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="9"/>
<pin id="730" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_ln3_6 "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp_ln15_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="737" class="1005" name="lid_1_mid2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="1"/>
<pin id="739" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lid_1_mid2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="p_cast4_mid2_v_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="8"/>
<pin id="744" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_cast4_mid2_v "/>
</bind>
</comp>

<comp id="747" class="1005" name="p_cast4_mid2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4_mid2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="lid_1_mid2_cast_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2"/>
<pin id="754" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lid_1_mid2_cast "/>
</bind>
</comp>

<comp id="757" class="1005" name="gmem_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_cast6_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="5"/>
<pin id="765" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="768" class="1005" name="gmem_addr_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="122" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="124" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="126" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="128" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="124" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="130" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="132" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="271"><net_src comp="130" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="132" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="130" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="132" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="132" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="130" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="132" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="303"><net_src comp="130" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="132" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="305"><net_src comp="134" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="309"><net_src comp="245" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="320"><net_src comp="190" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="172" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="196" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="196" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="178" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="202" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="202" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="184" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="322" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="166" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="340" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="322" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="160" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="340" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="226" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="226" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="208" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="208" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="220" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="424" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="435" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="208" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="106" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="457" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="108" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="110" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="472" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="475" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="112" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="478" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="475" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="484" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="114" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="466" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="498" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="515" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="116" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="40" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="118" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="34" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="120" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="571" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="0" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="595" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="116" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="40" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="118" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="34" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="120" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="0" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="148" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="656"><net_src comp="152" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="663"><net_src comp="156" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="670"><net_src comp="160" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="675"><net_src comp="166" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="680"><net_src comp="364" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="686"><net_src comp="376" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="691"><net_src comp="388" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="696"><net_src comp="208" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="701"><net_src comp="214" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="706"><net_src comp="226" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="711"><net_src comp="232" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="716"><net_src comp="414" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="721"><net_src comp="419" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="726"><net_src comp="446" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="731"><net_src comp="452" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="736"><net_src comp="460" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="484" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="745"><net_src comp="506" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="750"><net_src comp="510" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="755"><net_src comp="536" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="760"><net_src comp="585" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="766"><net_src comp="591" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="771"><net_src comp="640" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="778"><net_src comp="768" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 13 14 15 16 17 18 19 20 21 22 23 }
 - Input state : 
	Port: extend_matrix : gmem | {5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: extend_matrix : group_id_x | {1 }
	Port: extend_matrix : group_id_y | {1 }
	Port: extend_matrix : group_id_z | {1 }
	Port: extend_matrix : global_offset_x | {1 }
	Port: extend_matrix : global_offset_y | {1 }
	Port: extend_matrix : global_offset_z | {1 }
	Port: extend_matrix : A | {2 }
	Port: extend_matrix : wa | {2 }
	Port: extend_matrix : ha | {1 }
	Port: extend_matrix : p | {2 }
	Port: extend_matrix : B | {2 }
	Port: extend_matrix : wb | {2 }
	Port: extend_matrix : hb | {1 }
  - Chain level:
	State 1
		global_id_base_y : 1
		global_id_base_x : 1
		mul_ln3 : 1
		add_ln3 : 2
		mul_ln3_3 : 1
		add_ln3_2 : 2
		store_ln3 : 1
		store_ln3 : 1
		store_ln3 : 1
	State 2
		add_ln3_1 : 1
		mul_ln3_5 : 1
		add_ln3_4 : 1
		add_ln3_5 : 2
	State 3
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		icmp_ln15_1 : 1
		lid_1_mid2 : 2
		add_ln15_2 : 1
		p_cast4_mid2_v_v : 2
		p_cast4_mid2_v : 3
		p_cast4_mid2 : 4
		add_ln15_1 : 3
		store_ln15 : 2
		store_ln15 : 3
		store_ln15 : 4
	State 4
		p_cast : 1
		tmp2 : 2
		empty_30 : 3
		tmp_6 : 4
		p_cast9 : 5
		empty_31 : 6
		trunc_ln3 : 7
		sext_ln3 : 8
		gmem_addr : 9
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_32 : 1
		tmp_7 : 2
		p_cast10 : 3
		empty_33 : 4
		trunc_ln3_1 : 5
		sext_ln3_1 : 6
		gmem_addr_1 : 7
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |      global_id_base_z_fu_322     |    0    |    0    |    39   |
|          |            tmp_fu_334            |    0    |    0    |    32   |
|          |      global_id_base_y_fu_340     |    0    |    0    |    32   |
|          |      global_id_base_x_fu_364     |    0    |    0    |    32   |
|          |          add_ln3_fu_376          |    0    |    0    |    39   |
|          |         add_ln3_2_fu_388         |    0    |    0    |    39   |
|          |         add_ln3_1_fu_414         |    0    |    0    |    39   |
|          |         add_ln3_3_fu_429         |    0    |    0    |    39   |
|          |         add_ln3_4_fu_441         |    0    |    0    |    32   |
|    add   |         add_ln3_5_fu_446         |    0    |    0    |    32   |
|          |          add_ln15_fu_466         |    0    |    0    |    12   |
|          |         add_ln15_2_fu_492        |    0    |    0    |    9    |
|          |         add_ln15_1_fu_515        |    0    |    0    |    10   |
|          |            tmp2_fu_544           |    0    |    0    |    32   |
|          |          empty_30_fu_549         |    0    |    0    |    32   |
|          |          empty_31_fu_566         |    0    |    0    |    71   |
|          |            tmp3_fu_599           |    0    |    0    |    32   |
|          |          empty_32_fu_603         |    0    |    0    |    32   |
|          |          empty_33_fu_621         |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln3_fu_370          |    3    |    0    |    20   |
|          |         mul_ln3_3_fu_382         |    3    |    0    |    20   |
|          |         mul_ln3_1_fu_409         |    3    |    0    |    20   |
|          |         mul_ln3_2_fu_419         |    3    |    0    |    20   |
|          |         mul_ln3_4_fu_424         |    3    |    0    |    20   |
|    mul   |         mul_ln3_5_fu_435         |    3    |    0    |    20   |
|          |         mul_ln3_6_fu_452         |    3    |    0    |    20   |
|          |        p_cast4_mid2_fu_510       |    0    |    0    |    20   |
|          |           p_cast_fu_539          |    0    |    0    |    20   |
|          |          p_cast6_fu_591          |    0    |    0    |    20   |
|          |       mul_ln3_7_mid2_fu_595      |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          empty_28_fu_358         |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln15_fu_460         |    0    |    0    |    9    |
|          |        icmp_ln15_1_fu_478        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|  select  |         lid_1_mid2_fu_484        |    0    |    0    |    3    |
|          |      p_cast4_mid2_v_v_fu_498     |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        hb_read_read_fu_160       |    0    |    0    |    0    |
|          |        ha_read_read_fu_166       |    0    |    0    |    0    |
|          | global_offset_z_read_read_fu_172 |    0    |    0    |    0    |
|          | global_offset_y_read_read_fu_178 |    0    |    0    |    0    |
|          | global_offset_x_read_read_fu_184 |    0    |    0    |    0    |
|          |    group_id_z_read_read_fu_190   |    0    |    0    |    0    |
|   read   |    group_id_y_read_read_fu_196   |    0    |    0    |    0    |
|          |    group_id_x_read_read_fu_202   |    0    |    0    |    0    |
|          |        wb_read_read_fu_208       |    0    |    0    |    0    |
|          |        B_read_read_fu_214        |    0    |    0    |    0    |
|          |        p_read_read_fu_220        |    0    |    0    |    0    |
|          |        wa_read_read_fu_226       |    0    |    0    |    0    |
|          |        A_read_read_fu_232        |    0    |    0    |    0    |
|          |          grp_read_fu_245         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_238        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_250       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln15_write_fu_257     |    0    |    0    |    0    |
|          |      write_ln15_write_fu_265     |    0    |    0    |    0    |
|   write  |      write_ln15_write_fu_273     |    0    |    0    |    0    |
|          |      write_ln15_write_fu_281     |    0    |    0    |    0    |
|          |      write_ln15_write_fu_289     |    0    |    0    |    0    |
|          |      write_ln15_write_fu_297     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           empty_fu_316           |    0    |    0    |    0    |
|    shl   |          empty_25_fu_328         |    0    |    0    |    0    |
|          |          empty_26_fu_346         |    0    |    0    |    0    |
|          |          empty_27_fu_352         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       p_cast4_mid2_v_fu_506      |    0    |    0    |    0    |
|   zext   |      lid_1_mid2_cast_fu_536      |    0    |    0    |    0    |
|          |          p_cast9_fu_562          |    0    |    0    |    0    |
|          |          p_cast10_fu_617         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_6_fu_554           |    0    |    0    |    0    |
|          |           tmp_7_fu_609           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         trunc_ln3_fu_571         |    0    |    0    |    0    |
|          |        trunc_ln3_1_fu_626        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |          sext_ln3_fu_581         |    0    |    0    |    0    |
|          |         sext_ln3_1_fu_636        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    21   |    0    |   930   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_read_reg_708     |   64   |
|     B_read_reg_698     |   64   |
|    add_ln3_1_reg_713   |   32   |
|    add_ln3_2_reg_688   |   32   |
|    add_ln3_5_reg_723   |   32   |
|     add_ln3_reg_683    |   32   |
|global_id_base_x_reg_677|   32   |
|   gmem_addr_1_reg_768  |   32   |
|    gmem_addr_reg_757   |   32   |
|     ha_read_reg_672    |   32   |
|     hb_read_reg_667    |   32   |
|    icmp_ln15_reg_733   |    1   |
| indvar_flatten_reg_660 |    4   |
| lid_1_mid2_cast_reg_752|   32   |
|   lid_1_mid2_reg_737   |    3   |
|      lid_1_reg_646     |    3   |
|      lid_2_reg_653     |    2   |
|    mul_ln3_2_reg_718   |   32   |
|    mul_ln3_6_reg_728   |   32   |
|  p_cast4_mid2_reg_747  |   32   |
| p_cast4_mid2_v_reg_742 |   32   |
|     p_cast6_reg_763    |   32   |
|         reg_306        |   32   |
|     wa_read_reg_703    |   32   |
|     wb_read_reg_693    |   32   |
+------------------------+--------+
|          Total         |   717  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_250 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||   0.46  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |    0   |   930  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |   717  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |    0   |   717  |   930  |
+-----------+--------+--------+--------+--------+
