INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.sim/sim_1/impl/func/xsim/UART_RX_TB_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [VRFC 10-3107] analyzing entity 'dmem_13'
INFO: [VRFC 10-3107] analyzing entity 'ltlib_v1_0_2_bscan'
INFO: [VRFC 10-3107] analyzing entity 'ltlib_v1_0_2_generic_mux'
INFO: [VRFC 10-3107] analyzing entity 'rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'rd_bin_cntr_18'
INFO: [VRFC 10-3107] analyzing entity 'rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'rd_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity '\rd_handshaking_flags__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'rd_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'rd_status_flags_as_17'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_1'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_10'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_11'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_12'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_2'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_3'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff_9'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_19\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_20\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_21\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_22\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_4\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_5\'
INFO: [VRFC 10-3107] analyzing entity '\synchronizer_ff__parameterized0_6\'
INFO: [VRFC 10-3107] analyzing entity 'wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'wr_bin_cntr_16'
INFO: [VRFC 10-3107] analyzing entity 'wr_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity 'wr_handshaking_flags_15'
INFO: [VRFC 10-3107] analyzing entity 'wr_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'wr_status_flags_as_14'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_addr_ctl'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_bscan_switch'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_burst_wdlen_ctl'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_bus_ctl_cnt'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_bus_ctl_flg'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_bus_ctl_flg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_cmd_decode'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_ctl_reg'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_ctl_reg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_ctl_reg__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_ctl_reg__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_if_static_status'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_stat'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_stat_reg'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_stat_reg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\xsdbm_v3_0_3_stat_reg__parameterized0_0\'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_sync'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_2'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_22\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_26\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2_23\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2_27\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__3\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_generic_memrd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_12'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_13'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_14'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_15'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_16'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_19'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_6'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_7'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_8'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_9'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_10\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_11\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_17'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_18'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_3'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_4'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_5'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_xsdbs'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_updn_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'clk_x_pntrs'
INFO: [VRFC 10-3107] analyzing entity 'clk_x_pntrs_7'
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-3107] analyzing entity '\memory__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'rd_logic'
INFO: [VRFC 10-3107] analyzing entity '\rd_logic__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'reset_blk_ramfifo_8'
INFO: [VRFC 10-3107] analyzing entity 'wr_logic'
INFO: [VRFC 10-3107] analyzing entity '\wr_logic__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_bus_ctl'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_bus_mstr2sl_if'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_icon'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_reset_ctrl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_1'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1_21\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1_25\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_dc_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\fifo_generator_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_register'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay_20'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay_24'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity '\fifo_generator_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_match'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_1_5_synth'
INFO: [VRFC 10-3107] analyzing entity '\fifo_generator_v13_1_5_synth__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_sample_counter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_window_counter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trig_match'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_1_5'
INFO: [VRFC 10-3107] analyzing entity '\fifo_generator_v13_1_5__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_addrgen'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trigger'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_v13_2_11_synth'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_rdfifo'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_wrfifo'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_ctrl_legacy'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trace_memory'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_v13_2_11'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_rdreg'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_wrreg'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_core'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_if'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_icon2xsdb'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_bd_f60c_ila_lib_0'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_xsdbm_id'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_bd_f60c'
INFO: [VRFC 10-3107] analyzing entity 'xsdbm_v3_0_3_xsdbm'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0'
INFO: [VRFC 10-3107] analyzing entity 'dbg_hub'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
