// Seed: 2379856417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output reg id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_5 = #1 1'b0;
endmodule
module module_1 #(
    parameter id_21 = 32'd27,
    parameter id_22 = 32'd82,
    parameter id_3  = 32'd21,
    parameter id_8  = 32'd93
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    _id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire _id_22;
  inout wire _id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3 : id_22] id_25, id_26;
  reg [1 : id_21] id_27;
  wire [1 : id_8  ==  id_3] id_28;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_4,
      id_27,
      id_7,
      id_19,
      id_26,
      id_25,
      id_9,
      id_25,
      id_9,
      id_25,
      id_2
  );
  initial begin : LABEL_0
    id_27 <= 1'b0;
  end
endmodule
