// Seed: 1569876743
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_2.id_1 = 0;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  uwire id_5,
    input  wand  id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_3 (
    input supply1 id_0,
    output tri0 id_1
);
  wand id_3;
  assign id_3 = 1;
  wire id_4;
  id_5(
      1'b0, 1
  );
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_7;
endmodule
