{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720861490066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720861490071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 14:34:49 2024 " "Processing started: Sat Jul 13 14:34:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720861490071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861490071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bridge_rtl -c bridge_rtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off bridge_rtl -c bridge_rtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861490072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720861490642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720861490642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_rtl " "Found entity 1: bridge_rtl" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720861497730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_rtl " "Elaborating entity \"bridge_rtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720861497786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hwrite_temp bridge_rtl.v(22) " "Verilog HDL or VHDL warning at bridge_rtl.v(22): object \"hwrite_temp\" assigned a value but never read" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720861497793 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(47) " "Verilog HDL Always Construct warning at bridge_rtl.v(47): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(49) " "Verilog HDL Always Construct warning at bridge_rtl.v(49): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(49) " "Verilog HDL Always Construct warning at bridge_rtl.v(49): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(52) " "Verilog HDL Always Construct warning at bridge_rtl.v(52): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(52) " "Verilog HDL Always Construct warning at bridge_rtl.v(52): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "haddr bridge_rtl.v(59) " "Verilog HDL Always Construct warning at bridge_rtl.v(59): variable \"haddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prdata bridge_rtl.v(71) " "Verilog HDL Always Construct warning at bridge_rtl.v(71): variable \"prdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(73) " "Verilog HDL Always Construct warning at bridge_rtl.v(73): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(73) " "Verilog HDL Always Construct warning at bridge_rtl.v(73): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497795 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(75) " "Verilog HDL Always Construct warning at bridge_rtl.v(75): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(75) " "Verilog HDL Always Construct warning at bridge_rtl.v(75): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(77) " "Verilog HDL Always Construct warning at bridge_rtl.v(77): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "haddr bridge_rtl.v(84) " "Verilog HDL Always Construct warning at bridge_rtl.v(84): variable \"haddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(85) " "Verilog HDL Always Construct warning at bridge_rtl.v(85): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(86) " "Verilog HDL Always Construct warning at bridge_rtl.v(86): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(88) " "Verilog HDL Always Construct warning at bridge_rtl.v(88): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "haddr_temp bridge_rtl.v(96) " "Verilog HDL Always Construct warning at bridge_rtl.v(96): variable \"haddr_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwdata bridge_rtl.v(97) " "Verilog HDL Always Construct warning at bridge_rtl.v(97): variable \"hwdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(102) " "Verilog HDL Always Construct warning at bridge_rtl.v(102): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(104) " "Verilog HDL Always Construct warning at bridge_rtl.v(104): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "haddr_temp bridge_rtl.v(111) " "Verilog HDL Always Construct warning at bridge_rtl.v(111): variable \"haddr_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwdata bridge_rtl.v(112) " "Verilog HDL Always Construct warning at bridge_rtl.v(112): variable \"hwdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(117) " "Verilog HDL Always Construct warning at bridge_rtl.v(117): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497796 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(127) " "Verilog HDL Always Construct warning at bridge_rtl.v(127): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(127) " "Verilog HDL Always Construct warning at bridge_rtl.v(127): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(129) " "Verilog HDL Always Construct warning at bridge_rtl.v(129): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(129) " "Verilog HDL Always Construct warning at bridge_rtl.v(129): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(131) " "Verilog HDL Always Construct warning at bridge_rtl.v(131): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(140) " "Verilog HDL Always Construct warning at bridge_rtl.v(140): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(140) " "Verilog HDL Always Construct warning at bridge_rtl.v(140): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid bridge_rtl.v(142) " "Verilog HDL Always Construct warning at bridge_rtl.v(142): variable \"valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(142) " "Verilog HDL Always Construct warning at bridge_rtl.v(142): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hwrite bridge_rtl.v(144) " "Verilog HDL Always Construct warning at bridge_rtl.v(144): variable \"hwrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720861497797 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psel bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"psel\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hready bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"hready\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddr bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"paddr\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwrite bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"pwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hrdata bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"hrdata\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "haddr_temp bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"haddr_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata bridge_rtl.v(38) " "Verilog HDL Always Construct warning at bridge_rtl.v(38): inferring latch(es) for variable \"pwdata\", which holds its previous value in one or more paths through the always construct" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720861497798 "|bridge_rtl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hresp bridge_rtl.v(8) " "Output port \"hresp\" at bridge_rtl.v(8) has no driver" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720861497799 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[0\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[0\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[1\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[1\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[2\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[2\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[3\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[3\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[4\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[4\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[5\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[5\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[6\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[6\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[7\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[7\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[8\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[8\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[9\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[9\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497800 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[10\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[10\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[11\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[11\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[12\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[12\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[13\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[13\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[14\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[14\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[15\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[15\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[16\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[16\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[17\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[17\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[18\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[18\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[19\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[19\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[20\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[20\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[21\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[21\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[22\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[22\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[23\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[23\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[24\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[24\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[25\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[25\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[26\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[26\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[27\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[27\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[28\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[28\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[29\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[29\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[30\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[30\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[31\] bridge_rtl.v(38) " "Inferred latch for \"pwdata\[31\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[0\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[0\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[1\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[1\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497801 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[2\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[2\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[3\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[3\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[4\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[4\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[5\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[5\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[6\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[6\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[7\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[7\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[8\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[8\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[9\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[9\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[10\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[10\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[11\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[11\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[12\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[12\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[13\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[13\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[14\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[14\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[15\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[15\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[16\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[16\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[17\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[17\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[18\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[18\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[19\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[19\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[20\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[20\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[21\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[21\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[22\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[22\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[23\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[23\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[24\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[24\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[25\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[25\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[26\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[26\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[27\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[27\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497802 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[28\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[28\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[29\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[29\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[30\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[30\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "haddr_temp\[31\] bridge_rtl.v(38) " "Inferred latch for \"haddr_temp\[31\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[0\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[0\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[1\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[1\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[2\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[2\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[3\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[3\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[4\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[4\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[5\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[5\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[6\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[6\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[7\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[7\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[8\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[8\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[9\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[9\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[10\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[10\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[11\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[11\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[12\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[12\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[13\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[13\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[14\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[14\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[15\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[15\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[16\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[16\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[17\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[17\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[18\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[18\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[19\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[19\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[20\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[20\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[21\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[21\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[22\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[22\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497803 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[23\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[23\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[24\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[24\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[25\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[25\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[26\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[26\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[27\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[27\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[28\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[28\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[29\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[29\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[30\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[30\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hrdata\[31\] bridge_rtl.v(38) " "Inferred latch for \"hrdata\[31\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwrite bridge_rtl.v(38) " "Inferred latch for \"pwrite\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[0\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[0\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[1\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[1\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[2\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[2\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[3\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[3\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[4\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[4\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[5\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[5\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[6\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[6\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[7\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[7\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[8\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[8\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[9\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[9\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[10\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[10\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[11\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[11\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[12\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[12\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497804 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[13\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[13\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[14\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[14\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[15\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[15\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[16\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[16\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[17\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[17\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[18\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[18\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[19\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[19\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[20\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[20\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[21\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[21\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[22\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[22\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[23\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[23\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[24\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[24\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[25\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[25\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[26\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[26\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[27\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[27\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[28\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[28\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[29\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[29\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[30\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[30\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[31\] bridge_rtl.v(38) " "Inferred latch for \"paddr\[31\]\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.renable bridge_rtl.v(38) " "Inferred latch for \"next_state.renable\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wenable bridge_rtl.v(38) " "Inferred latch for \"next_state.wenable\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497805 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wenable_p bridge_rtl.v(38) " "Inferred latch for \"next_state.wenable_p\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.write_p bridge_rtl.v(38) " "Inferred latch for \"next_state.write_p\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.write bridge_rtl.v(38) " "Inferred latch for \"next_state.write\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wwait bridge_rtl.v(38) " "Inferred latch for \"next_state.wwait\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.read bridge_rtl.v(38) " "Inferred latch for \"next_state.read\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle bridge_rtl.v(38) " "Inferred latch for \"next_state.idle\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hready bridge_rtl.v(38) " "Inferred latch for \"hready\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel bridge_rtl.v(38) " "Inferred latch for \"psel\" at bridge_rtl.v(38)" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861497806 "|bridge_rtl"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[0\]\$latch " "Latch paddr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[1\]\$latch " "Latch paddr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[2\]\$latch " "Latch paddr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[3\]\$latch " "Latch paddr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[4\]\$latch " "Latch paddr\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[5\]\$latch " "Latch paddr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[6\]\$latch " "Latch paddr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[7\]\$latch " "Latch paddr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[8\]\$latch " "Latch paddr\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[9\]\$latch " "Latch paddr\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498407 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[10\]\$latch " "Latch paddr\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[11\]\$latch " "Latch paddr\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[12\]\$latch " "Latch paddr\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[13\]\$latch " "Latch paddr\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[14\]\$latch " "Latch paddr\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[15\]\$latch " "Latch paddr\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[16\]\$latch " "Latch paddr\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[17\]\$latch " "Latch paddr\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[18\]\$latch " "Latch paddr\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[19\]\$latch " "Latch paddr\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[20\]\$latch " "Latch paddr\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[21\]\$latch " "Latch paddr\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[22\]\$latch " "Latch paddr\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[23\]\$latch " "Latch paddr\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[24\]\$latch " "Latch paddr\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[25\]\$latch " "Latch paddr\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[26\]\$latch " "Latch paddr\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[27\]\$latch " "Latch paddr\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[28\]\$latch " "Latch paddr\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[29\]\$latch " "Latch paddr\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[30\]\$latch " "Latch paddr\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[31\]\$latch " "Latch paddr\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498408 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "psel\$latch " "Latch psel\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.renable_1567 " "Latch next_state.renable_1567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.wenable_p_1635 " "Latch next_state.wenable_p_1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.wenable_1601 " "Latch next_state.wenable_1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hselapb " "Ports D and ENA on the latch are fed by the same signal hselapb" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwrite\$latch " "Latch pwrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hready\$latch " "Latch hready\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hresetn " "Ports D and ENA on the latch are fed by the same signal hresetn" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.write_1703 " "Latch next_state.write_1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hwrite " "Ports D and ENA on the latch are fed by the same signal hwrite" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.write_p_1669 " "Latch next_state.write_p_1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hwrite " "Ports D and ENA on the latch are fed by the same signal hwrite" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.idle_1805 " "Latch next_state.idle_1805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hselapb " "Ports D and ENA on the latch are fed by the same signal hselapb" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.wwait_1737 " "Latch next_state.wwait_1737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hwrite " "Ports D and ENA on the latch are fed by the same signal hwrite" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.read_1771 " "Latch next_state.read_1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.wenable_p_1635 " "Ports D and ENA on the latch are fed by the same signal next_state.wenable_p_1635" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720861498409 ""}  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720861498409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hresp GND " "Pin \"hresp\" is stuck at GND" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720861498429 "|bridge_rtl|hresp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720861498429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720861498495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720861499190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720861499190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hclk " "No output dependent on input pin \"hclk\"" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720861499452 "|bridge_rtl|hclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "htrans\[0\] " "No output dependent on input pin \"htrans\[0\]\"" {  } { { "bridge_rtl.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/bridge_rtl.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720861499452 "|bridge_rtl|htrans[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720861499452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720861499456 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720861499456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720861499456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720861499456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720861499496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 14:34:59 2024 " "Processing ended: Sat Jul 13 14:34:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720861499496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720861499496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720861499496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720861499496 ""}
