Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module ram_test.u0_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
on behavior.
blk_mem_gen_v8_4_2 collision detected at time: 60000, Instance: tb_ram_test.u_ram_test.u0_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
Block Memory Generator module tb_ram_test.u_ram_test.u0_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 60000, Instance: tb_ram_test.u_ram_test.u0_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
$finish called at time : 100050 ns : File "D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sim_1/new/ram_tb.v" Line 37
