{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@194:204@HdlIdDef", "\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@196:206", "wire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@193:203", "wire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@198:208", "wire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge device_clk) begin\n"]], "Diff Content": {"Delete": [[199, "wire err_statistics_reset;\n"]], "Add": []}}