============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Tue Jun 28 18:04:09 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(694)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1156)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-5007 WARNING: redeclaration of ANSI port 'full_flag' is not allowed in ../../../rtl/ethernet/ethernet.v(30)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/fifo2eight.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../rtl/ethernet/fifo2eight.v(25)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../rtl/ethernet/fifo2eight.v(26)
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.734459s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (100.0%)

RUN-1004 : used memory is 340 MB, reserved memory is 318 MB, peak memory is 348 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13038 instances
RUN-0007 : 8367 luts, 3454 seqs, 705 mslices, 370 lslices, 77 pads, 22 brams, 29 dsps
RUN-1001 : There are total 15535 nets
RUN-1001 : 9265 nets have 2 pins
RUN-1001 : 4723 nets have [3 - 5] pins
RUN-1001 : 892 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 311 nets have [21 - 99] pins
RUN-1001 : 21 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     383     
RUN-1001 :   No   |  No   |  Yes  |     948     
RUN-1001 :   No   |  Yes  |  No   |     109     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1078     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 108
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13036 instances, 8367 luts, 3454 seqs, 1075 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 64732, tnet num: 15236, tinst num: 13036, tnode num: 76775, tedge num: 107136.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.373887s wall, 1.265625s user + 0.078125s system = 1.343750s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.45903e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13036.
PHY-3001 : Level 1 #clusters 1779.
PHY-3001 : End clustering;  0.090682s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.32664e+06, overlap = 497.531
PHY-3002 : Step(2): len = 1.15451e+06, overlap = 519.25
PHY-3002 : Step(3): len = 834199, overlap = 663.688
PHY-3002 : Step(4): len = 707742, overlap = 700.375
PHY-3002 : Step(5): len = 557489, overlap = 810.188
PHY-3002 : Step(6): len = 475615, overlap = 880.656
PHY-3002 : Step(7): len = 386655, overlap = 986.625
PHY-3002 : Step(8): len = 308127, overlap = 1056.84
PHY-3002 : Step(9): len = 272879, overlap = 1111.5
PHY-3002 : Step(10): len = 240462, overlap = 1162.78
PHY-3002 : Step(11): len = 214390, overlap = 1206.59
PHY-3002 : Step(12): len = 191519, overlap = 1247.53
PHY-3002 : Step(13): len = 175194, overlap = 1278.59
PHY-3002 : Step(14): len = 159093, overlap = 1303.03
PHY-3002 : Step(15): len = 145086, overlap = 1300.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60348e-06
PHY-3002 : Step(16): len = 152834, overlap = 1292.47
PHY-3002 : Step(17): len = 191367, overlap = 1199.56
PHY-3002 : Step(18): len = 202770, overlap = 1123.53
PHY-3002 : Step(19): len = 216646, overlap = 1095.75
PHY-3002 : Step(20): len = 220552, overlap = 1100.12
PHY-3002 : Step(21): len = 220813, overlap = 1073.31
PHY-3002 : Step(22): len = 218864, overlap = 1064.84
PHY-3002 : Step(23): len = 219172, overlap = 1045.53
PHY-3002 : Step(24): len = 220435, overlap = 1007.75
PHY-3002 : Step(25): len = 219639, overlap = 1004.59
PHY-3002 : Step(26): len = 219960, overlap = 1005.19
PHY-3002 : Step(27): len = 221520, overlap = 1000.34
PHY-3002 : Step(28): len = 221667, overlap = 995.469
PHY-3002 : Step(29): len = 220512, overlap = 987.906
PHY-3002 : Step(30): len = 220133, overlap = 997.438
PHY-3002 : Step(31): len = 219320, overlap = 995.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20696e-06
PHY-3002 : Step(32): len = 237131, overlap = 948.281
PHY-3002 : Step(33): len = 259438, overlap = 953.094
PHY-3002 : Step(34): len = 266979, overlap = 925.406
PHY-3002 : Step(35): len = 268386, overlap = 933.406
PHY-3002 : Step(36): len = 265210, overlap = 941.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.41393e-06
PHY-3002 : Step(37): len = 286895, overlap = 879.25
PHY-3002 : Step(38): len = 307876, overlap = 830.344
PHY-3002 : Step(39): len = 316004, overlap = 796.438
PHY-3002 : Step(40): len = 318511, overlap = 776.562
PHY-3002 : Step(41): len = 317150, overlap = 782.938
PHY-3002 : Step(42): len = 315250, overlap = 759.188
PHY-3002 : Step(43): len = 313690, overlap = 773.75
PHY-3002 : Step(44): len = 313201, overlap = 758.875
PHY-3002 : Step(45): len = 313184, overlap = 759.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28279e-05
PHY-3002 : Step(46): len = 337140, overlap = 738.062
PHY-3002 : Step(47): len = 357453, overlap = 727.375
PHY-3002 : Step(48): len = 369023, overlap = 706.75
PHY-3002 : Step(49): len = 372063, overlap = 691.906
PHY-3002 : Step(50): len = 370224, overlap = 686.969
PHY-3002 : Step(51): len = 369367, overlap = 692.281
PHY-3002 : Step(52): len = 368063, overlap = 686.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.56557e-05
PHY-3002 : Step(53): len = 399456, overlap = 610.406
PHY-3002 : Step(54): len = 428612, overlap = 526.219
PHY-3002 : Step(55): len = 448304, overlap = 481.062
PHY-3002 : Step(56): len = 451805, overlap = 478.344
PHY-3002 : Step(57): len = 447571, overlap = 467.5
PHY-3002 : Step(58): len = 443555, overlap = 484.781
PHY-3002 : Step(59): len = 437573, overlap = 496.812
PHY-3002 : Step(60): len = 436637, overlap = 495.406
PHY-3002 : Step(61): len = 436511, overlap = 492.719
PHY-3002 : Step(62): len = 436490, overlap = 496.594
PHY-3002 : Step(63): len = 435774, overlap = 512
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.13114e-05
PHY-3002 : Step(64): len = 464421, overlap = 486.562
PHY-3002 : Step(65): len = 483072, overlap = 442.906
PHY-3002 : Step(66): len = 492644, overlap = 419.156
PHY-3002 : Step(67): len = 495925, overlap = 420
PHY-3002 : Step(68): len = 496846, overlap = 389.5
PHY-3002 : Step(69): len = 497852, overlap = 379.406
PHY-3002 : Step(70): len = 493759, overlap = 382.25
PHY-3002 : Step(71): len = 493862, overlap = 385.75
PHY-3002 : Step(72): len = 496748, overlap = 374.469
PHY-3002 : Step(73): len = 500016, overlap = 367.219
PHY-3002 : Step(74): len = 498116, overlap = 372.938
PHY-3002 : Step(75): len = 498431, overlap = 362.5
PHY-3002 : Step(76): len = 498770, overlap = 357.469
PHY-3002 : Step(77): len = 498835, overlap = 366.625
PHY-3002 : Step(78): len = 497100, overlap = 370.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000102623
PHY-3002 : Step(79): len = 518754, overlap = 367.281
PHY-3002 : Step(80): len = 537847, overlap = 317
PHY-3002 : Step(81): len = 546076, overlap = 305.469
PHY-3002 : Step(82): len = 548688, overlap = 301.25
PHY-3002 : Step(83): len = 549730, overlap = 296.031
PHY-3002 : Step(84): len = 549464, overlap = 281.469
PHY-3002 : Step(85): len = 546863, overlap = 275.844
PHY-3002 : Step(86): len = 546462, overlap = 269.375
PHY-3002 : Step(87): len = 546913, overlap = 269.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000205246
PHY-3002 : Step(88): len = 565614, overlap = 267.906
PHY-3002 : Step(89): len = 581970, overlap = 251.25
PHY-3002 : Step(90): len = 588834, overlap = 248.812
PHY-3002 : Step(91): len = 591515, overlap = 229.25
PHY-3002 : Step(92): len = 592542, overlap = 226.406
PHY-3002 : Step(93): len = 593115, overlap = 230.125
PHY-3002 : Step(94): len = 592915, overlap = 231.812
PHY-3002 : Step(95): len = 593204, overlap = 225.906
PHY-3002 : Step(96): len = 594016, overlap = 212.219
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000410491
PHY-3002 : Step(97): len = 605553, overlap = 191.75
PHY-3002 : Step(98): len = 615541, overlap = 186.594
PHY-3002 : Step(99): len = 618961, overlap = 181.844
PHY-3002 : Step(100): len = 621544, overlap = 178.938
PHY-3002 : Step(101): len = 624252, overlap = 170.781
PHY-3002 : Step(102): len = 626063, overlap = 169.562
PHY-3002 : Step(103): len = 625978, overlap = 163.688
PHY-3002 : Step(104): len = 626850, overlap = 165.438
PHY-3002 : Step(105): len = 628954, overlap = 164.594
PHY-3002 : Step(106): len = 630459, overlap = 166.312
PHY-3002 : Step(107): len = 629640, overlap = 165.469
PHY-3002 : Step(108): len = 629610, overlap = 162.656
PHY-3002 : Step(109): len = 629870, overlap = 163.094
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000820983
PHY-3002 : Step(110): len = 635569, overlap = 159.688
PHY-3002 : Step(111): len = 641737, overlap = 163.656
PHY-3002 : Step(112): len = 644055, overlap = 155.062
PHY-3002 : Step(113): len = 646211, overlap = 156.594
PHY-3002 : Step(114): len = 648673, overlap = 150
PHY-3002 : Step(115): len = 650295, overlap = 146.781
PHY-3002 : Step(116): len = 651130, overlap = 143.719
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00137579
PHY-3002 : Step(117): len = 654300, overlap = 150.094
PHY-3002 : Step(118): len = 656983, overlap = 154.094
PHY-3002 : Step(119): len = 658094, overlap = 148.938
PHY-3002 : Step(120): len = 658978, overlap = 146.406
PHY-3002 : Step(121): len = 661286, overlap = 150.375
PHY-3002 : Step(122): len = 663710, overlap = 148.625
PHY-3002 : Step(123): len = 664012, overlap = 147.438
PHY-3002 : Step(124): len = 664491, overlap = 142.938
PHY-3002 : Step(125): len = 665920, overlap = 144.281
PHY-3002 : Step(126): len = 666371, overlap = 143.188
PHY-3002 : Step(127): len = 665380, overlap = 139.469
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00234252
PHY-3002 : Step(128): len = 667429, overlap = 143.125
PHY-3002 : Step(129): len = 668968, overlap = 143.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021716s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15535.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 919920, over cnt = 2138(6%), over = 11158, worst = 70
PHY-1001 : End global iterations;  0.643938s wall, 0.906250s user + 0.109375s system = 1.015625s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 111.81, top5 = 81.88, top10 = 68.71, top15 = 61.06.
PHY-3001 : End congestion estimation;  0.841194s wall, 1.062500s user + 0.125000s system = 1.187500s CPU (141.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595384s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211215
PHY-3002 : Step(130): len = 809420, overlap = 72.4062
PHY-3002 : Step(131): len = 803266, overlap = 63.7812
PHY-3002 : Step(132): len = 792828, overlap = 63.75
PHY-3002 : Step(133): len = 788764, overlap = 61.3438
PHY-3002 : Step(134): len = 786081, overlap = 56.9062
PHY-3002 : Step(135): len = 783384, overlap = 51.4688
PHY-3002 : Step(136): len = 781302, overlap = 45.875
PHY-3002 : Step(137): len = 776294, overlap = 41.8438
PHY-3002 : Step(138): len = 770893, overlap = 36.7812
PHY-3002 : Step(139): len = 766071, overlap = 34.2812
PHY-3002 : Step(140): len = 763705, overlap = 25.9375
PHY-3002 : Step(141): len = 761868, overlap = 22.4688
PHY-3002 : Step(142): len = 759752, overlap = 24.375
PHY-3002 : Step(143): len = 756642, overlap = 23.75
PHY-3002 : Step(144): len = 754277, overlap = 26.6875
PHY-3002 : Step(145): len = 754806, overlap = 27.4375
PHY-3002 : Step(146): len = 752861, overlap = 31.125
PHY-3002 : Step(147): len = 751794, overlap = 35
PHY-3002 : Step(148): len = 751999, overlap = 31.8438
PHY-3002 : Step(149): len = 750568, overlap = 29
PHY-3002 : Step(150): len = 750078, overlap = 26.6875
PHY-3002 : Step(151): len = 749690, overlap = 27.6562
PHY-3002 : Step(152): len = 747933, overlap = 28.75
PHY-3002 : Step(153): len = 746422, overlap = 27.125
PHY-3002 : Step(154): len = 746282, overlap = 22.875
PHY-3002 : Step(155): len = 747607, overlap = 24.8125
PHY-3002 : Step(156): len = 745486, overlap = 24.4688
PHY-3002 : Step(157): len = 742606, overlap = 25.8125
PHY-3002 : Step(158): len = 741040, overlap = 28.0625
PHY-3002 : Step(159): len = 739586, overlap = 27.9375
PHY-3002 : Step(160): len = 738937, overlap = 26.25
PHY-3002 : Step(161): len = 737636, overlap = 27.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000422431
PHY-3002 : Step(162): len = 745973, overlap = 27.5625
PHY-3002 : Step(163): len = 749186, overlap = 28.8125
PHY-3002 : Step(164): len = 756967, overlap = 35.1562
PHY-3002 : Step(165): len = 761873, overlap = 29.4062
PHY-3002 : Step(166): len = 763153, overlap = 31.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000844861
PHY-3002 : Step(167): len = 769458, overlap = 31.3125
PHY-3002 : Step(168): len = 776237, overlap = 27
PHY-3002 : Step(169): len = 784353, overlap = 31.4375
PHY-3002 : Step(170): len = 784391, overlap = 30.6875
PHY-3002 : Step(171): len = 782822, overlap = 28.2188
PHY-3002 : Step(172): len = 783160, overlap = 31.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/15535.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 896088, over cnt = 2961(8%), over = 13346, worst = 46
PHY-1001 : End global iterations;  0.844991s wall, 1.453125s user + 0.140625s system = 1.593750s CPU (188.6%)

PHY-1001 : Congestion index: top1 = 98.86, top5 = 77.03, top10 = 66.88, top15 = 60.83.
PHY-3001 : End congestion estimation;  1.074584s wall, 1.687500s user + 0.140625s system = 1.828125s CPU (170.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.593404s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209131
PHY-3002 : Step(173): len = 782854, overlap = 141
PHY-3002 : Step(174): len = 773387, overlap = 115.656
PHY-3002 : Step(175): len = 760783, overlap = 102.5
PHY-3002 : Step(176): len = 746077, overlap = 102.25
PHY-3002 : Step(177): len = 735028, overlap = 98.9688
PHY-3002 : Step(178): len = 725470, overlap = 104.781
PHY-3002 : Step(179): len = 715789, overlap = 114.156
PHY-3002 : Step(180): len = 708234, overlap = 112.406
PHY-3002 : Step(181): len = 701180, overlap = 110.375
PHY-3002 : Step(182): len = 695221, overlap = 119.5
PHY-3002 : Step(183): len = 691661, overlap = 115.656
PHY-3002 : Step(184): len = 687354, overlap = 118.812
PHY-3002 : Step(185): len = 684389, overlap = 121.875
PHY-3002 : Step(186): len = 681838, overlap = 122.531
PHY-3002 : Step(187): len = 679703, overlap = 116.844
PHY-3002 : Step(188): len = 679249, overlap = 118.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000418262
PHY-3002 : Step(189): len = 687314, overlap = 105.438
PHY-3002 : Step(190): len = 698128, overlap = 87.5625
PHY-3002 : Step(191): len = 708596, overlap = 77.9375
PHY-3002 : Step(192): len = 708765, overlap = 69.2812
PHY-3002 : Step(193): len = 707996, overlap = 69.9062
PHY-3002 : Step(194): len = 707154, overlap = 74
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00078425
PHY-3002 : Step(195): len = 715391, overlap = 70.0625
PHY-3002 : Step(196): len = 720934, overlap = 67.8125
PHY-3002 : Step(197): len = 727968, overlap = 69.6562
PHY-3002 : Step(198): len = 731184, overlap = 65.5938
PHY-3002 : Step(199): len = 733452, overlap = 61.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 64732, tnet num: 15236, tinst num: 13036, tnode num: 76775, tedge num: 107136.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.054061s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.3%)

RUN-1004 : used memory is 540 MB, reserved memory is 527 MB, peak memory is 628 MB
OPT-1001 : Total overflow 343.03 peak overflow 2.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 308/15535.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 858696, over cnt = 3174(9%), over = 11941, worst = 33
PHY-1001 : End global iterations;  0.930882s wall, 1.421875s user + 0.156250s system = 1.578125s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 92.76, top5 = 71.02, top10 = 62.35, top15 = 57.40.
PHY-1001 : End incremental global routing;  1.133969s wall, 1.640625s user + 0.156250s system = 1.796875s CPU (158.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.578545s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.9%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 77 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12922 has valid locations, 186 needs to be replaced
PHY-3001 : design contains 13197 instances, 8378 luts, 3604 seqs, 1075 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 748414
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13310/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 868856, over cnt = 3216(9%), over = 12030, worst = 33
PHY-1001 : End global iterations;  0.192715s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (113.5%)

PHY-1001 : Congestion index: top1 = 92.89, top5 = 71.41, top10 = 62.97, top15 = 57.93.
PHY-3001 : End congestion estimation;  0.416526s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65331, tnet num: 15397, tinst num: 13197, tnode num: 77761, tedge num: 108012.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.066106s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (101.1%)

RUN-1004 : used memory is 581 MB, reserved memory is 585 MB, peak memory is 639 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.661519s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(200): len = 747923, overlap = 0.625
PHY-3002 : Step(201): len = 747889, overlap = 0.625
PHY-3002 : Step(202): len = 747667, overlap = 0.625
PHY-3002 : Step(203): len = 747434, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13395/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 867840, over cnt = 3203(9%), over = 12095, worst = 33
PHY-1001 : End global iterations;  0.144959s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.8%)

PHY-1001 : Congestion index: top1 = 92.87, top5 = 71.53, top10 = 63.05, top15 = 58.03.
PHY-3001 : End congestion estimation;  0.366520s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (106.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.632645s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000400444
PHY-3002 : Step(204): len = 747390, overlap = 62.5312
PHY-3002 : Step(205): len = 747629, overlap = 62.9688
PHY-3001 : Final: Len = 747629, Over = 62.9688
PHY-3001 : End incremental placement;  3.484595s wall, 3.578125s user + 0.218750s system = 3.796875s CPU (109.0%)

OPT-1001 : Total overflow 345.50 peak overflow 2.78
OPT-1001 : End high-fanout net optimization;  5.558845s wall, 6.140625s user + 0.390625s system = 6.531250s CPU (117.5%)

OPT-1001 : Current memory(MB): used = 638, reserve = 629, peak = 652.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13411/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 869040, over cnt = 3199(9%), over = 11639, worst = 33
PHY-1002 : len = 926496, over cnt = 2234(6%), over = 5979, worst = 21
PHY-1002 : len = 969904, over cnt = 1096(3%), over = 2555, worst = 21
PHY-1002 : len = 994280, over cnt = 326(0%), over = 717, worst = 18
PHY-1002 : len = 1.00462e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.743276s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (129.1%)

PHY-1001 : Congestion index: top1 = 70.69, top5 = 62.45, top10 = 57.74, top15 = 54.67.
OPT-1001 : End congestion update;  1.991245s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (125.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.573062s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (98.2%)

OPT-0007 : Start: WNS -28700 TNS -319382 NUM_FEPS 23
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 637, reserve = 630, peak = 652.
OPT-1001 : End physical optimization;  9.412613s wall, 10.406250s user + 0.468750s system = 10.875000s CPU (115.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8378 LUT to BLE ...
SYN-4008 : Packed 8378 LUT and 1418 SEQ to BLE.
SYN-4003 : Packing 2186 remaining SEQ's ...
SYN-4005 : Packed 1948 SEQ with LUT/SLICE
SYN-4006 : 5066 single LUT's are left
SYN-4006 : 238 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8616/9839 primitive instances ...
PHY-3001 : End packing;  0.887615s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (100.3%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6064 instances
RUN-1001 : 2961 mslices, 2961 lslices, 77 pads, 22 brams, 29 dsps
RUN-1001 : There are total 14541 nets
RUN-1001 : 7541 nets have 2 pins
RUN-1001 : 5071 nets have [3 - 5] pins
RUN-1001 : 1105 nets have [6 - 10] pins
RUN-1001 : 370 nets have [11 - 20] pins
RUN-1001 : 448 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6062 instances, 5922 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 766439, Over = 199.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8377/14541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 976136, over cnt = 2198(6%), over = 3478, worst = 8
PHY-1002 : len = 982456, over cnt = 1458(4%), over = 2037, worst = 8
PHY-1002 : len = 1.00045e+06, over cnt = 387(1%), over = 464, worst = 8
PHY-1002 : len = 1.00606e+06, over cnt = 124(0%), over = 145, worst = 4
PHY-1002 : len = 1.00962e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.513217s wall, 2.015625s user + 0.109375s system = 2.125000s CPU (140.4%)

PHY-1001 : Congestion index: top1 = 70.15, top5 = 62.69, top10 = 57.82, top15 = 54.59.
PHY-3001 : End congestion estimation;  1.840740s wall, 2.328125s user + 0.125000s system = 2.453125s CPU (133.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 63672, tnet num: 14242, tinst num: 6062, tnode num: 73794, tedge num: 109245.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.223181s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (100.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 586 MB, peak memory is 652 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.846778s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.04505e-05
PHY-3002 : Step(206): len = 748495, overlap = 210.25
PHY-3002 : Step(207): len = 739147, overlap = 217
PHY-3002 : Step(208): len = 732921, overlap = 220
PHY-3002 : Step(209): len = 727839, overlap = 217
PHY-3002 : Step(210): len = 724959, overlap = 218.5
PHY-3002 : Step(211): len = 722562, overlap = 230.75
PHY-3002 : Step(212): len = 719599, overlap = 229.75
PHY-3002 : Step(213): len = 716627, overlap = 238.25
PHY-3002 : Step(214): len = 714840, overlap = 243.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140901
PHY-3002 : Step(215): len = 730850, overlap = 212
PHY-3002 : Step(216): len = 740988, overlap = 197.75
PHY-3002 : Step(217): len = 748222, overlap = 183.75
PHY-3002 : Step(218): len = 752723, overlap = 189
PHY-3002 : Step(219): len = 754410, overlap = 184
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281802
PHY-3002 : Step(220): len = 768223, overlap = 162
PHY-3002 : Step(221): len = 777660, overlap = 149
PHY-3002 : Step(222): len = 790605, overlap = 140
PHY-3002 : Step(223): len = 795259, overlap = 133.75
PHY-3002 : Step(224): len = 797001, overlap = 133
PHY-3002 : Step(225): len = 796671, overlap = 133
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000558408
PHY-3002 : Step(226): len = 808978, overlap = 127
PHY-3002 : Step(227): len = 816877, overlap = 119
PHY-3002 : Step(228): len = 826944, overlap = 114
PHY-3002 : Step(229): len = 835008, overlap = 106.25
PHY-3002 : Step(230): len = 838382, overlap = 103.5
PHY-3002 : Step(231): len = 840660, overlap = 109.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0010774
PHY-3002 : Step(232): len = 848296, overlap = 104
PHY-3002 : Step(233): len = 854373, overlap = 96.25
PHY-3002 : Step(234): len = 862078, overlap = 97.25
PHY-3002 : Step(235): len = 869056, overlap = 93.25
PHY-3002 : Step(236): len = 875638, overlap = 99.5
PHY-3002 : Step(237): len = 882377, overlap = 96.75
PHY-3002 : Step(238): len = 884671, overlap = 96.75
PHY-3002 : Step(239): len = 887251, overlap = 95.75
PHY-3002 : Step(240): len = 887339, overlap = 92.75
PHY-3002 : Step(241): len = 886411, overlap = 92.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00202118
PHY-3002 : Step(242): len = 892322, overlap = 90
PHY-3002 : Step(243): len = 897071, overlap = 86.25
PHY-3002 : Step(244): len = 903280, overlap = 87.25
PHY-3002 : Step(245): len = 912428, overlap = 90.75
PHY-3002 : Step(246): len = 915118, overlap = 92.75
PHY-3002 : Step(247): len = 919140, overlap = 93.5
PHY-3002 : Step(248): len = 921533, overlap = 94.25
PHY-3002 : Step(249): len = 923003, overlap = 92
PHY-3002 : Step(250): len = 924634, overlap = 94
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00378028
PHY-3002 : Step(251): len = 927602, overlap = 94.25
PHY-3002 : Step(252): len = 931350, overlap = 92
PHY-3002 : Step(253): len = 934756, overlap = 91.5
PHY-3002 : Step(254): len = 938101, overlap = 89.5
PHY-3002 : Step(255): len = 941091, overlap = 90.75
PHY-3002 : Step(256): len = 944699, overlap = 89.5
PHY-3002 : Step(257): len = 946831, overlap = 89.25
PHY-3002 : Step(258): len = 948629, overlap = 88.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00666882
PHY-3002 : Step(259): len = 949988, overlap = 87.5
PHY-3002 : Step(260): len = 953293, overlap = 89
PHY-3002 : Step(261): len = 955412, overlap = 89.25
PHY-3002 : Step(262): len = 957093, overlap = 87.25
PHY-3002 : Step(263): len = 959062, overlap = 87
PHY-3002 : Step(264): len = 961094, overlap = 86.25
PHY-3002 : Step(265): len = 962934, overlap = 87.25
PHY-3002 : Step(266): len = 964729, overlap = 84.25
PHY-3002 : Step(267): len = 966685, overlap = 81.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.145528s wall, 0.796875s user + 2.187500s system = 2.984375s CPU (260.5%)

PHY-3001 : Trial Legalized: Len = 991262
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 150/14541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.16804e+06, over cnt = 2955(8%), over = 5287, worst = 8
PHY-1002 : len = 1.18789e+06, over cnt = 1805(5%), over = 2858, worst = 8
PHY-1002 : len = 1.21078e+06, over cnt = 679(1%), over = 1005, worst = 8
PHY-1002 : len = 1.22174e+06, over cnt = 131(0%), over = 197, worst = 8
PHY-1002 : len = 1.22522e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.081683s wall, 3.156250s user + 0.125000s system = 3.281250s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 66.19, top5 = 60.06, top10 = 56.66, top15 = 54.23.
PHY-3001 : End congestion estimation;  2.421946s wall, 3.468750s user + 0.156250s system = 3.625000s CPU (149.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.661888s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000365218
PHY-3002 : Step(268): len = 945114, overlap = 41.25
PHY-3002 : Step(269): len = 922444, overlap = 49.25
PHY-3002 : Step(270): len = 903343, overlap = 57.5
PHY-3002 : Step(271): len = 889310, overlap = 73.75
PHY-3002 : Step(272): len = 876825, overlap = 82
PHY-3002 : Step(273): len = 869912, overlap = 82.75
PHY-3002 : Step(274): len = 863823, overlap = 88.5
PHY-3002 : Step(275): len = 860084, overlap = 86.75
PHY-3002 : Step(276): len = 858307, overlap = 92.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076359s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.3%)

PHY-3001 : Legalized: Len = 881460, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047112s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.5%)

PHY-3001 : 73 instances has been re-located, deltaX = 22, deltaY = 39, maxDist = 1.
PHY-3001 : Final: Len = 882382, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 63672, tnet num: 14242, tinst num: 6062, tnode num: 73794, tedge num: 109245.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.476896s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.5%)

RUN-1004 : used memory is 620 MB, reserved memory is 631 MB, peak memory is 677 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2533/14541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.05117e+06, over cnt = 2875(8%), over = 4922, worst = 8
PHY-1002 : len = 1.07248e+06, over cnt = 1717(4%), over = 2458, worst = 8
PHY-1002 : len = 1.0972e+06, over cnt = 518(1%), over = 635, worst = 8
PHY-1002 : len = 1.10421e+06, over cnt = 224(0%), over = 274, worst = 4
PHY-1002 : len = 1.10891e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.203115s wall, 3.046875s user + 0.156250s system = 3.203125s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 66.92, top5 = 61.21, top10 = 57.45, top15 = 54.63.
PHY-1001 : End incremental global routing;  2.494615s wall, 3.343750s user + 0.156250s system = 3.500000s CPU (140.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.641000s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (99.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 77 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5972 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 6065 instances, 5925 slices, 189 macros(1075 instances: 705 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 883076
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13293/14543.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10938e+06, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 1.10894e+06, over cnt = 45(0%), over = 47, worst = 2
PHY-1002 : len = 1.10929e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 1.10954e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.594696s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 66.75, top5 = 61.27, top10 = 57.49, top15 = 54.65.
PHY-3001 : End congestion estimation;  0.885903s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 63701, tnet num: 14244, tinst num: 6065, tnode num: 73823, tedge num: 109290.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.421945s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (100.0%)

RUN-1004 : used memory is 653 MB, reserved memory is 654 MB, peak memory is 690 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.028583s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(277): len = 882755, overlap = 0
PHY-3002 : Step(278): len = 882700, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13293/14543.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10903e+06, over cnt = 23(0%), over = 27, worst = 2
PHY-1002 : len = 1.10887e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 1.10905e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.10915e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.542045s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 66.55, top5 = 61.19, top10 = 57.44, top15 = 54.61.
PHY-3001 : End congestion estimation;  0.832024s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728022s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00099062
PHY-3002 : Step(279): len = 882655, overlap = 0.25
PHY-3002 : Step(280): len = 882637, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (342.3%)

PHY-3001 : Legalized: Len = 882677, Over = 0
PHY-3001 : End spreading;  0.040483s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.8%)

PHY-3001 : Final: Len = 882677, Over = 0
PHY-3001 : End incremental placement;  4.834034s wall, 4.875000s user + 0.234375s system = 5.109375s CPU (105.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.363771s wall, 9.218750s user + 0.421875s system = 9.640625s CPU (115.3%)

OPT-1001 : Current memory(MB): used = 700, reserve = 697, peak = 703.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13292/14543.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1091e+06, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 1.10909e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 1.10918e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.10923e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.10933e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.716484s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (106.9%)

PHY-1001 : Congestion index: top1 = 66.59, top5 = 61.16, top10 = 57.43, top15 = 54.62.
OPT-1001 : End congestion update;  1.007300s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (105.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.518505s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.4%)

OPT-0007 : Start: WNS -27304 TNS -301176 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.527431s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (103.3%)

OPT-1001 : Current memory(MB): used = 700, reserve = 697, peak = 703.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.520311s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13295/14543.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10933e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120815s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.5%)

PHY-1001 : Congestion index: top1 = 66.59, top5 = 61.16, top10 = 57.43, top15 = 54.62.
PHY-1001 : End incremental global routing;  0.408301s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.657617s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (99.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13295/14543.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10933e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125025s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.0%)

PHY-1001 : Congestion index: top1 = 66.59, top5 = 61.16, top10 = 57.43, top15 = 54.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542140s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27304 TNS -301176 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.172414
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27304ps with too many logic level 62 
RUN-1001 :       #2 path slack -27304ps with too many logic level 62 
RUN-1001 :       #3 path slack -27304ps with too many logic level 62 
RUN-1001 :       #4 path slack -27304ps with too many logic level 62 
RUN-1001 :       #5 path slack -27304ps with too many logic level 62 
RUN-1001 :       #6 path slack -27304ps with too many logic level 62 
RUN-1001 :       #7 path slack -27304ps with too many logic level 62 
RUN-1001 :       #8 path slack -27304ps with too many logic level 62 
RUN-1001 :       #9 path slack -27304ps with too many logic level 62 
RUN-1001 :       #10 path slack -27304ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14543 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14543 nets
OPT-1001 : End physical optimization;  14.222486s wall, 15.031250s user + 0.531250s system = 15.562500s CPU (109.4%)

RUN-1003 : finish command "place" in  45.390000s wall, 75.109375s user + 13.343750s system = 88.453125s CPU (194.9%)

RUN-1004 : used memory is 603 MB, reserved memory is 594 MB, peak memory is 703 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.780708s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (167.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 596 MB, peak memory is 703 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6067 instances
RUN-1001 : 2964 mslices, 2961 lslices, 77 pads, 22 brams, 29 dsps
RUN-1001 : There are total 14543 nets
RUN-1001 : 7541 nets have 2 pins
RUN-1001 : 5071 nets have [3 - 5] pins
RUN-1001 : 1103 nets have [6 - 10] pins
RUN-1001 : 374 nets have [11 - 20] pins
RUN-1001 : 448 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 63701, tnet num: 14244, tinst num: 6065, tnode num: 73823, tedge num: 109290.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.302120s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (99.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 593 MB, peak memory is 703 MB
PHY-1001 : 2964 mslices, 2961 lslices, 77 pads, 22 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0351e+06, over cnt = 3027(8%), over = 5527, worst = 9
PHY-1002 : len = 1.05777e+06, over cnt = 1811(5%), over = 2797, worst = 9
PHY-1002 : len = 1.07682e+06, over cnt = 1000(2%), over = 1469, worst = 9
PHY-1002 : len = 1.0973e+06, over cnt = 26(0%), over = 53, worst = 8
PHY-1002 : len = 1.0979e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.112271s wall, 3.046875s user + 0.140625s system = 3.187500s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 66.49, top5 = 60.64, top10 = 57.12, top15 = 54.48.
PHY-1001 : End global routing;  2.421209s wall, 3.328125s user + 0.171875s system = 3.500000s CPU (144.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 684, reserve = 684, peak = 703.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 948, reserve = 948, peak = 948.
PHY-1001 : End build detailed router design. 3.550303s wall, 3.484375s user + 0.062500s system = 3.546875s CPU (99.9%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 148048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.168846s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 983, reserve = 985, peak = 983.
PHY-1001 : End phase 1; 4.175425s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 7494 net; 17.774953s wall, 17.531250s user + 0.218750s system = 17.750000s CPU (99.9%)

PHY-1022 : len = 2.0584e+06, over cnt = 722(0%), over = 723, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 996, reserve = 996, peak = 996.
PHY-1001 : End initial routed; 47.335034s wall, 64.328125s user + 1.062500s system = 65.390625s CPU (138.1%)

PHY-1001 : Update timing.....
PHY-1001 : 3594/13340(26%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -43.630  |  -3332.794  |  763  
RUN-1001 :   Hold   |   0.138   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.459808s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 1003, reserve = 1005, peak = 1003.
PHY-1001 : End phase 2; 49.794936s wall, 66.796875s user + 1.062500s system = 67.859375s CPU (136.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1593 nets with SWNS -41.932ns STNS -2499.959ns FEP 713.
PHY-1001 : End OPT Iter 1; 0.779110s wall, 4.656250s user + 0.078125s system = 4.734375s CPU (607.7%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1283 nets with SWNS -40.438ns STNS -805.321ns FEP 464.
PHY-1001 : End OPT Iter 2; 1.716136s wall, 5.468750s user + 0.093750s system = 5.562500s CPU (324.1%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 86 pins with SWNS -38.336ns STNS -783.397ns FEP 464.
PHY-1001 : End OPT Iter 3; 0.425948s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.7%)

PHY-1022 : len = 2.09183e+06, over cnt = 4150(0%), over = 4197, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.118133s wall, 10.734375s user + 0.171875s system = 10.906250s CPU (349.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05428e+06, over cnt = 679(0%), over = 682, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 10.324163s wall, 10.781250s user + 0.109375s system = 10.890625s CPU (105.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0543e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 4.515754s wall, 4.500000s user + 0.078125s system = 4.578125s CPU (101.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0555e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 3.854089s wall, 3.843750s user + 0.000000s system = 3.843750s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.05605e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 3.923463s wall, 3.812500s user + 0.109375s system = 3.921875s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.05587e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 5.245635s wall, 5.234375s user + 0.015625s system = 5.250000s CPU (100.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.05594e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 7.649760s wall, 7.609375s user + 0.046875s system = 7.656250s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.05574e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 4.877572s wall, 4.843750s user + 0.031250s system = 4.875000s CPU (99.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.05578e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 3.731415s wall, 3.703125s user + 0.031250s system = 3.734375s CPU (100.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.05571e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 2.952753s wall, 2.875000s user + 0.062500s system = 2.937500s CPU (99.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.05563e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 2.953499s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (100.0%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.05576e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.169991s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (110.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.05562e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.180962s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (120.9%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.05572e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.182332s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (102.8%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.0563e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.356881s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (100.7%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.05617e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.511030s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (97.8%)

PHY-1001 : ===== DR Iter 16 =====
PHY-1022 : len = 2.05615e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.153127s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (112.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.05625e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.160096s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (126.9%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.05616e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.214540s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (94.7%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.05666e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.332248s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (117.6%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.0567e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.599126s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (99.1%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.05656e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.538055s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.7%)

PHY-1001 : ===== DR Iter 22 =====
PHY-1022 : len = 2.05625e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.157575s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.2%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.0564e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.175877s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.0566e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.167879s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (102.4%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.05676e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.202898s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (123.2%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 2.05703e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.146034s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2148/13340(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.615  |  -885.797  |  498  
RUN-1001 :   Hold   |   0.138   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.656781s wall, 2.562500s user + 0.093750s system = 2.656250s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 1399 feed throughs used by 930 nets
PHY-1001 : End commit to database; 1.914119s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 1096, reserve = 1100, peak = 1096.
PHY-1001 : End phase 3; 62.256824s wall, 69.640625s user + 1.234375s system = 70.875000s CPU (113.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 70 pins with SWNS -38.198ns STNS -869.475ns FEP 498.
PHY-1001 : End OPT Iter 1; 0.457123s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.1%)

PHY-1022 : len = 2.05716e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.644850s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (99.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.198ns, -869.475ns, 498}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05707e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.154550s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05718e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.179223s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.6%)

PHY-1001 : Update timing.....
PHY-1001 : 2148/13340(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.678  |  -875.059  |  498  
RUN-1001 :   Hold   |   0.138   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.545639s wall, 2.453125s user + 0.078125s system = 2.531250s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 1404 feed throughs used by 935 nets
PHY-1001 : End commit to database; 2.137663s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 1104, reserve = 1109, peak = 1104.
PHY-1001 : End phase 4; 5.710467s wall, 5.562500s user + 0.156250s system = 5.718750s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 2.05718e+06
PHY-1001 : Current memory(MB): used = 1107, reserve = 1112, peak = 1107.
PHY-1001 : End export database. 0.056842s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.0%)

PHY-1001 : End detail routing;  125.952662s wall, 150.046875s user + 2.593750s system = 152.640625s CPU (121.2%)

RUN-1003 : finish command "route" in  130.495034s wall, 155.437500s user + 2.828125s system = 158.265625s CPU (121.3%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1106 MB, peak memory is 1107 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   19
  #output                  55
  #inout                    3

Utilization Statistics
#lut                    11335   out of  19600   57.83%
#reg                     3793   out of  19600   19.35%
#le                     11572
  #lut only              7779   out of  11572   67.22%
  #reg only               237   out of  11572    2.05%
  #lut&reg               3556   out of  11572   30.73%
#dsp                       29   out of     29  100.00%
#bram                      14   out of     64   21.88%
  #bram9k                   4
  #fifo9k                  10
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       77   out of    186   41.40%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2293
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_9.q0                  287
#3        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        96
#4        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            78
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             APB_Keyboard/KeyToCol/reg7_syn_13.q1                      17
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        17
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0                 9
#8        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_73.f1                            4
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_380.q0    4
#10       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                       2
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
   empty_flag      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   full_flag       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11572  |10341   |994     |3799    |22      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |86     |76      |10      |59      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |1       |0       |0       |
|    SSeg                                |SSeg                            |5      |5       |0       |0       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |109    |89      |15      |69      |0       |0       |
|    KeyToCol                            |KeyToCol                        |89     |69      |15      |51      |0       |0       |
|  Buzzer                                |Buzzer                          |642    |577     |44      |325     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |79     |71      |0       |62      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |59     |51      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |34      |0       |0       |
|    BDMA_BGM                            |BDMA                            |39     |39      |0       |36      |0       |0       |
|    BDMA_Sound                          |BDMA                            |37     |36      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |69     |61      |8       |31      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |51     |43      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |10     |10      |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |7      |7       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |103    |97      |6       |20      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |106    |100     |6       |23      |0       |0       |
|  Interface_9341                        |Interface_9341                  |7      |7       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |139    |133     |6       |35      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |120    |112     |8       |12      |0       |0       |
|  Printer                               |Printer                         |317    |284     |26      |136     |0       |0       |
|    LCD_ini                             |LCD_ini                         |75     |59      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |2      |2       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |51     |51      |0       |38      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |98     |97      |0       |28      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |52     |52      |0       |21      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |6      |6       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |3      |3       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |146    |116     |0       |89      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |28     |28      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |19     |3       |0       |19      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |21     |17      |0       |20      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |6       |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |6      |6       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |1      |1       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |37     |37      |0       |14      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |35     |35      |0       |12      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |8      |8       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |6      |6       |0       |0       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |10     |10      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |8      |8       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |98     |76      |22      |14      |0       |0       |
|  Timer                                 |Timer                           |47     |34      |10      |25      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |173    |160     |12      |112     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |83     |83      |0       |19      |0       |0       |
|  differentiator                        |differentiator                  |1282   |640     |487     |478     |0       |26      |
|    filter                              |filter                          |1116   |546     |415     |458     |0       |24      |
|  ethernet                              |ethernet                        |276    |246     |30      |90      |10      |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |255    |225     |30      |70      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |13     |13      |0       |13      |0       |0       |
|    fifo2eight                          |fifo2eight                      |8      |8       |0       |7       |0       |0       |
|    ramfifo_inst                        |fifo                            |0      |0       |0       |0       |10      |0       |
|  i2c                                   |i2c                             |416    |324     |92      |91      |0       |0       |
|    DUT_APB                             |apb                             |25     |25      |0       |25      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |57     |57      |0       |12      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |334    |242     |92      |54      |0       |0       |
|  pwm_dac                               |pwm                             |495    |363     |132     |49      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5876   |5813    |59      |1624    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1044   |1000    |37      |481     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |127    |122     |0       |123     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |10     |10      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |703    |666     |37      |177     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |139    |134     |5       |35      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |66     |52      |14      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |479    |461     |18      |109     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |204    |202     |0       |176     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7467  
    #2          2       2983  
    #3          3       1384  
    #4          4       700   
    #5        5-10      1171  
    #6        11-50     726   
    #7       51-100      24   
    #8       101-500     1    
  Average     3.26            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.538594s wall, 4.328125s user + 0.156250s system = 4.484375s CPU (176.6%)

RUN-1004 : used memory is 1099 MB, reserved memory is 1103 MB, peak memory is 1139 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 63701, tnet num: 14244, tinst num: 6065, tnode num: 73823, tedge num: 109290.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.393669s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (99.8%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1102 MB, peak memory is 1139 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 13 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6065
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14543, pip num: 164428
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1404
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3151 valid insts, and 447499 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.999815s wall, 151.015625s user + 3.484375s system = 154.500000s CPU (1287.5%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1123 MB, peak memory is 1309 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220628_180409.log"
