
* CPU manufacturers like Intel may not document technical details such as the
nnumber of sets its CPUs' cache is using.

## References
* https://www.uops.info/cache.html#HSW
* https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)
* https://en.wikichip.org/wiki/intel/microarchitectures/sandy_bridge_(client)