--IP Functional Simulation Model
--VERSION_BEGIN 13.1 cbx_mgl 2013:10:24:09:16:30:SJ cbx_simgen 2013:10:24:09:15:20:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 130 mux21 69 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (61 DOWNTO 0);
		 in_endofpacket	:	IN  STD_LOGIC;
		 in_ready	:	OUT  STD_LOGIC;
		 in_startofpacket	:	IN  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (61 DOWNTO 0);
		 out_endofpacket	:	OUT  STD_LOGIC;
		 out_ready	:	IN  STD_LOGIC;
		 out_startofpacket	:	OUT  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC;
		 reset	:	IN  STD_LOGIC
	 ); 
 END CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo;

 ARCHITECTURE RTL OF CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_401q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_384q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_383q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_382q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_381q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_380q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_379q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_378q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_377q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_376q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_375q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_393q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_374q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_373q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_372q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_371q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_370q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_369q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_368q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_367q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_366q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_365q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_392q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_364q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_363q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_362q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_361q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_360q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_359q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_358q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_357q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_356q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_355q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_391q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_354q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_353q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_352q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_351q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_350q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_349q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_348q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_347q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_346q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_345q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_390q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_344q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_343q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_342q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_341q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_340q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_339q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_338q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_337q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_336q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_335q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_389q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_334q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_333q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_332q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_331q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_388q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_387q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_386q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_385q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w65w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_330q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_320q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_319q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_318q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_317q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_316q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_315q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_314q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_313q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_312q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_311q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_329q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_310q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_309q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_308q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_307q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_306q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_305q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_304q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_303q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_302q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_301q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_328q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_300q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_299q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_298q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_297q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_296q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_295q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_294q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_293q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_292q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_291q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_327q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_290q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_289q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_288q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_287q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_286q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_285q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_284q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_283q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_282q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_281q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_326q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_280q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_279q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_278q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_277q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_276q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_275q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_274q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_273q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_272q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_271q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_325q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_270q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_269q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_268q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_267q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_324q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_323q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_322q	:	STD_LOGIC := '0';
	 SIGNAL	can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_321q	:	STD_LOGIC := '0';
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_139m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_140m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_141m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_142m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_143m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_144m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_145m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_146m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_148m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_683m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_684m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_398m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_399m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_402m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_reset129w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_138_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_397_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_394_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_396_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_w_lg_reset129w(0) <= NOT reset;
	in_ready <= wire_nl_w1w(0);
	out_data <= ( can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_269q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_270q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_271q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_272q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_273q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_274q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_275q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_276q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_277q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_278q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_279q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_280q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_281q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_282q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_283q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_284q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_285q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_286q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_287q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_288q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_289q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_290q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_291q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_292q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_293q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_294q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_295q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_296q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_297q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_298q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_299q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_300q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_301q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_302q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_303q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_304q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_305q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_306q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_307q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_308q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_309q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_310q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_311q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_312q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_313q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_314q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_315q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_316q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_317q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_318q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_319q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_320q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_321q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_322q
 & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_323q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_324q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_325q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_326q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_327q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_328q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_329q & can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_330q);
	out_endofpacket <= can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_268q;
	out_startofpacket <= can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_267q;
	out_valid <= can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q;
	s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_138_dataout <= (s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_394_dataout OR wire_nl_w65w(0));
	s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_397_dataout <= (s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_394_dataout XOR s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_396_dataout);
	s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_394_dataout <= (can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q AND (out_ready OR wire_nl_w65w(0)));
	s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_396_dataout <= (in_valid AND wire_nl_w1w(0));
	s_wire_vcc <= '1';
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_401q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_384q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_383q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_382q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_381q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_380q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_379q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_378q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_377q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_376q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_375q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_393q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_374q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_373q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_372q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_371q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_370q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_369q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_368q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_367q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_366q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_365q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_392q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_364q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_363q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_362q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_361q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_360q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_359q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_358q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_357q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_356q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_355q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_391q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_354q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_353q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_352q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_351q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_350q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_349q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_348q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_347q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_346q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_345q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_390q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_344q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_343q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_342q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_341q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_340q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_339q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_338q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_337q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_336q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_335q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_389q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_334q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_333q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_332q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_331q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_388q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_387q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_386q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_385q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_401q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_384q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_383q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_382q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_381q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_380q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_379q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_378q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_377q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_376q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_375q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_393q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_374q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_373q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_372q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_371q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_370q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_369q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_368q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_367q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_366q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_365q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_392q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_364q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_363q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_362q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_361q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_360q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_359q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_358q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_357q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_356q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_355q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_391q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_354q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_353q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_352q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_351q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_350q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_349q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_348q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_347q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_346q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_345q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_390q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_344q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_343q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_342q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_341q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_340q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_148m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_339q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_147m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_338q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_146m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_337q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_145m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_336q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_144m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_335q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_143m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_389q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_334q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_142m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_333q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_141m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_332q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_140m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_331q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_139m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_388q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_387q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_386q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_385q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_683m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_684m_dataout;
		END IF;
	END PROCESS;
	wire_nl_w65w(0) <= NOT can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q;
	wire_nl_w1w(0) <= NOT can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_330q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_320q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_319q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_318q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_317q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_316q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_315q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_314q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_313q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_312q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_311q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_329q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_310q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_309q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_308q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_307q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_306q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_305q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_304q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_303q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_302q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_301q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_328q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_300q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_299q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_298q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_297q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_296q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_295q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_294q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_293q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_292q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_291q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_327q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_290q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_289q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_288q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_287q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_286q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_285q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_284q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_283q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_282q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_281q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_326q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_280q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_279q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_278q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_277q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_276q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_275q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_274q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_273q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_272q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_271q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_325q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_270q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_269q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_268q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_267q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_324q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_323q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_322q <= '0';
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_321q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_138_dataout = '1') THEN
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_330q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_320q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_319q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_318q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_317q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_316q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_315q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_314q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_313q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_312q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_311q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_329q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_310q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_309q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_308q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_307q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_306q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_305q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_304q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_303q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_302q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_301q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_328q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_300q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_299q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_298q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_297q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_296q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_295q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_294q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_293q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_292q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_291q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_327q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_290q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_289q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_288q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_287q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_286q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_285q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_284q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_283q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_282q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_281q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_326q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_280q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_279q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_278q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_277q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_276q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_148m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_275q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_147m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_274q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_146m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_273q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_145m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_272q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_144m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_271q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_143m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_325q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_270q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_142m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_269q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_141m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_268q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_140m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_267q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_139m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_324q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_323q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_322q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
				can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_321q <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_139m_dataout <= in_startofpacket WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_331q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_140m_dataout <= in_endofpacket WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_332q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_141m_dataout <= in_data(61) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_333q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_142m_dataout <= in_data(60) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_334q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_143m_dataout <= in_data(59) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_335q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_144m_dataout <= in_data(58) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_336q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_145m_dataout <= in_data(57) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_337q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_146m_dataout <= in_data(56) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_338q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_147m_dataout <= in_data(55) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_339q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_148m_dataout <= in_data(54) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_340q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_149m_dataout <= in_data(53) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_341q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_150m_dataout <= in_data(52) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_342q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_151m_dataout <= in_data(51) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_343q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_152m_dataout <= in_data(50) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_344q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_153m_dataout <= in_data(49) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_345q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_154m_dataout <= in_data(48) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_346q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_155m_dataout <= in_data(47) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_347q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_156m_dataout <= in_data(46) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_348q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout <= in_data(45) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_349q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout <= in_data(44) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_350q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout <= in_data(43) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_351q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout <= in_data(42) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_352q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout <= in_data(41) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_353q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout <= in_data(40) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_354q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout <= in_data(39) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_355q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout <= in_data(38) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_356q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout <= in_data(37) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_357q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout <= in_data(36) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_358q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout <= in_data(35) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_359q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout <= in_data(34) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_360q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout <= in_data(33) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_361q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout <= in_data(32) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_362q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout <= in_data(31) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_363q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout <= in_data(30) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_364q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout <= in_data(29) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_365q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout <= in_data(28) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_366q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout <= in_data(27) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_367q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout <= in_data(26) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_368q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout <= in_data(25) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_369q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout <= in_data(24) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_370q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout <= in_data(23) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_371q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout <= in_data(22) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_372q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout <= in_data(21) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_373q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout <= in_data(20) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_374q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout <= in_data(19) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_375q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout <= in_data(18) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_376q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_377q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_378q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_379q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_380q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_381q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_382q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_383q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_384q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_385q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_386q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_387q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_388q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_389q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_390q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_391q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_392q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_393q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_401q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_683m_dataout <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_399m_dataout WHEN s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_397_dataout = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_684m_dataout <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_402m_dataout WHEN s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_397_dataout = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_398m_dataout <= can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_441q WHEN s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_read_394_dataout = '1'  ELSE can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_399m_dataout <= wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_398m_dataout OR s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_396_dataout;
	wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_402m_dataout <= can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_404q AND s_wire_can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_write_396_dataout;

 END RTL; --CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
--synopsys translate_on
--VALID FILE
