

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Tue May 22 02:47:27 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.24|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     278|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     142|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      4|     142|     279|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |tkmu_simple_hw_mucud_U1  |tkmu_simple_hw_mucud  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arcsinh_table9_U  |arcsinh_arcsinh_tbkb  |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_199_p2     |     +    |      0|  0|  17|           1|          17|
    |neg_mul_fu_110_p2   |     -    |      0|  0|  55|           1|          55|
    |neg_ti_fu_146_p2    |     -    |      0|  0|  26|           1|          26|
    |r_V_21_fu_161_p2    |     -    |      0|  0|  26|          24|          26|
    |sel_tmp2_fu_261_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_247_p2      |   icmp   |      0|  0|   7|          19|           1|
    |tmp_s_fu_193_p2     |   icmp   |      0|  0|   4|          10|           1|
    |tmp_215_fu_274_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  12|           1|          12|
    |index_fu_221_p3     |  select  |      0|  0|  32|           1|          32|
    |p_v_v_fu_136_p3     |  select  |      0|  0|  25|           1|          25|
    |sel_tmp_fu_266_p3   |  select  |      0|  0|  12|           1|           1|
    |tmp_225_fu_155_p3   |  select  |      0|  0|  26|           1|          26|
    |tmp_228_fu_213_p3   |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_256_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 278|          65|         258|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter7_p_v_v_reg_298    |  25|   0|   25|          0|
    |ap_pipeline_reg_pp0_iter9_tmp_283_reg_314  |   1|   0|    1|          0|
    |icmp_reg_325                               |   1|   0|    1|          0|
    |index_reg_309                              |  32|   0|   32|          0|
    |neg_ti_reg_304                             |  26|   0|   26|          0|
    |p_v_v_reg_298                              |  25|   0|   25|          0|
    |tmp_283_reg_314                            |   1|   0|    1|          0|
    |tmp_284_reg_320                            |  19|   0|   19|          0|
    |tmp_reg_292                                |   1|   0|    1|          0|
    |tmp_reg_292                                |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 142|   1|  143|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_return    | out |   12| ap_ctrl_hs |    arcsinh   | return value |
|data_V_read  |  in |   14|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.54ns
ST_1: data_V_read_8 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)

ST_1: r_V (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:2  %r_V = call i27 @_ssdm_op_BitConcatenate.i27.i14.i13(i14 %data_V_read_8, i13 0)

ST_1: sext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:3  %sext_cast = sext i27 %r_V to i55

ST_1: mul (7)  [7/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_1: tmp (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:6  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read_8, i32 13)


 <State 2>: 1.54ns
ST_2: mul (7)  [6/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 3>: 1.54ns
ST_3: mul (7)  [5/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 4>: 1.54ns
ST_4: mul (7)  [4/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 5>: 1.54ns
ST_5: mul (7)  [3/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 6>: 1.54ns
ST_6: mul (7)  [2/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 7>: 4.24ns
ST_7: mul (7)  [1/7] 1.54ns  loc: src/tk-mu_simple.h:539
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_7: neg_mul (8)  [1/1] 1.99ns  loc: src/tk-mu_simple.h:539
_ifconv:5  %neg_mul = sub i55 0, %mul

ST_7: tmp_279 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:7  %tmp_279 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul, i32 30, i32 54)

ST_7: tmp_280 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:8  %tmp_280 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul, i32 30, i32 54)

ST_7: p_v_v (12)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:539
_ifconv:9  %p_v_v = select i1 %tmp, i25 %tmp_279, i25 %tmp_280


 <State 8>: 1.57ns
ST_8: trunc (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:10  %trunc = sext i25 %p_v_v to i26

ST_8: neg_ti (14)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:539
_ifconv:11  %neg_ti = sub i26 0, %trunc


 <State 9>: 3.67ns
ST_9: tmp_224 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539 (grouped into LUT with out node r_V_21)
_ifconv:12  %tmp_224 = sext i25 %p_v_v to i26

ST_9: tmp_225 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539 (grouped into LUT with out node r_V_21)
_ifconv:13  %tmp_225 = select i1 %tmp, i26 %neg_ti, i26 %tmp_224

ST_9: r_V_21 (17)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:539 (out node of the LUT)
_ifconv:14  %r_V_21 = sub i26 8388608, %tmp_225

ST_9: tmp_213 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:15  %tmp_213 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_21, i32 10, i32 25)

ST_9: ret_V_cast (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:16  %ret_V_cast = sext i16 %tmp_213 to i17

ST_9: tmp_281 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539 (grouped into LUT with out node index)
_ifconv:17  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21, i32 25)

ST_9: tmp_282 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:18  %tmp_282 = trunc i26 %r_V_21 to i10

ST_9: tmp_s (22)  [1/1] 1.23ns  loc: src/tk-mu_simple.h:539
_ifconv:19  %tmp_s = icmp eq i10 %tmp_282, 0

ST_9: ret_V (23)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:539
_ifconv:20  %ret_V = add i17 1, %ret_V_cast

ST_9: tmp_226 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539
_ifconv:21  %tmp_226 = sext i16 %tmp_213 to i32

ST_9: tmp_227 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539 (grouped into LUT with out node index)
_ifconv:22  %tmp_227 = sext i17 %ret_V to i32

ST_9: tmp_228 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:539 (grouped into LUT with out node index)
_ifconv:23  %tmp_228 = select i1 %tmp_s, i32 %tmp_226, i32 %tmp_227

ST_9: index (27)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:539 (out node of the LUT)
_ifconv:24  %index = select i1 %tmp_281, i32 %tmp_228, i32 %tmp_226

ST_9: tmp_283 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:541
_ifconv:25  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_9: tmp_284 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:542
_ifconv:26  %tmp_284 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)


 <State 10>: 2.39ns
ST_10: icmp (30)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:542
_ifconv:27  %icmp = icmp sgt i19 %tmp_284, 0

ST_10: tmp_211 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:543
_ifconv:28  %tmp_211 = zext i32 %index to i64

ST_10: arcsinh_table9_addr (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:543
_ifconv:29  %arcsinh_table9_addr = getelementptr [8192 x i12]* @arcsinh_table9, i64 0, i64 %tmp_211

ST_10: arcsinh_table9_load (33)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:543
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2


 <State 11>: 3.10ns
ST_11: StgValue_48 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_11: arcsinh_table9_load (33)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:543
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2

ST_11: sel_tmp1 (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:541 (grouped into LUT with out node sel_tmp2)
_ifconv:31  %sel_tmp1 = xor i1 %tmp_283, true

ST_11: sel_tmp2 (35)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:542 (out node of the LUT)
_ifconv:32  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_11: sel_tmp (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:543 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:33  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

ST_11: tmp_215 (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:543 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:34  %tmp_215 = or i1 %sel_tmp2, %tmp_283

ST_11: ssdm_int_V_write_ass (38)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:543 (out node of the LUT)
_ifconv:35  %ssdm_int_V_write_ass = select i1 %tmp_215, i12 %sel_tmp, i12 %arcsinh_table9_load

ST_11: StgValue_55 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:545
_ifconv:36  ret i12 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arcsinh_table9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_8        (read          ) [ 000000000000]
r_V                  (bitconcatenate) [ 000000000000]
sext_cast            (sext          ) [ 011111110000]
tmp                  (bitselect     ) [ 011111111100]
mul                  (mul           ) [ 000000000000]
neg_mul              (sub           ) [ 000000000000]
tmp_279              (partselect    ) [ 000000000000]
tmp_280              (partselect    ) [ 000000000000]
p_v_v                (select        ) [ 010000001100]
trunc                (sext          ) [ 000000000000]
neg_ti               (sub           ) [ 010000000100]
tmp_224              (sext          ) [ 000000000000]
tmp_225              (select        ) [ 000000000000]
r_V_21               (sub           ) [ 000000000000]
tmp_213              (partselect    ) [ 000000000000]
ret_V_cast           (sext          ) [ 000000000000]
tmp_281              (bitselect     ) [ 000000000000]
tmp_282              (trunc         ) [ 000000000000]
tmp_s                (icmp          ) [ 000000000000]
ret_V                (add           ) [ 000000000000]
tmp_226              (sext          ) [ 000000000000]
tmp_227              (sext          ) [ 000000000000]
tmp_228              (select        ) [ 000000000000]
index                (select        ) [ 010000000010]
tmp_283              (bitselect     ) [ 010000000011]
tmp_284              (partselect    ) [ 010000000010]
icmp                 (icmp          ) [ 010000000001]
tmp_211              (zext          ) [ 000000000000]
arcsinh_table9_addr  (getelementptr ) [ 010000000001]
StgValue_48          (specpipeline  ) [ 000000000000]
arcsinh_table9_load  (load          ) [ 000000000000]
sel_tmp1             (xor           ) [ 000000000000]
sel_tmp2             (and           ) [ 000000000000]
sel_tmp              (select        ) [ 000000000000]
tmp_215              (or            ) [ 000000000000]
ssdm_int_V_write_ass (select        ) [ 000000000000]
StgValue_55          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arcsinh_table9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh_table9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i14.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_V_read_8_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arcsinh_table9_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arcsinh_table9_addr/10 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arcsinh_table9_load/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="27" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="29" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="14" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="neg_mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="55" slack="0"/>
<pin id="113" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_279_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="0" index="1" bw="55" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="7" slack="0"/>
<pin id="121" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_279/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_280_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="25" slack="0"/>
<pin id="128" dir="0" index="1" bw="55" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_280/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_v_v_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="6"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="0" index="2" bw="25" slack="0"/>
<pin id="140" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v_v/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="1"/>
<pin id="145" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="neg_ti_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="25" slack="0"/>
<pin id="149" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_224_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="25" slack="2"/>
<pin id="154" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_224/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_225_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="8"/>
<pin id="157" dir="0" index="1" bw="26" slack="1"/>
<pin id="158" dir="0" index="2" bw="26" slack="0"/>
<pin id="159" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_225/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="r_V_21_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="25" slack="0"/>
<pin id="163" dir="0" index="1" bw="26" slack="0"/>
<pin id="164" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_213_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="26" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="6" slack="0"/>
<pin id="172" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_213/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ret_V_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_281_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="26" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_281/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_282_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="26" slack="0"/>
<pin id="191" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_282/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ret_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_226_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_226/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_227_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_227/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_228_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_228/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="index_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_283_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="17" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_283/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_284_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="0"/>
<pin id="239" dir="0" index="1" bw="17" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_284/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="1"/>
<pin id="249" dir="0" index="1" bw="19" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_211_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="17" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_211/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sel_tmp1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sel_tmp2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sel_tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="12" slack="0"/>
<pin id="270" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_215_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="2"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_215/11 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ssdm_int_V_write_ass_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="0" index="2" bw="12" slack="0"/>
<pin id="283" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/11 "/>
</bind>
</comp>

<comp id="287" class="1005" name="sext_cast_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="55" slack="1"/>
<pin id="289" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="6"/>
<pin id="294" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="298" class="1005" name="p_v_v_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="25" slack="1"/>
<pin id="300" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_v_v "/>
</bind>
</comp>

<comp id="304" class="1005" name="neg_ti_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="26" slack="1"/>
<pin id="306" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

<comp id="309" class="1005" name="index_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_283_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="2"/>
<pin id="316" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_283 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_284_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="19" slack="1"/>
<pin id="322" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_284 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="330" class="1005" name="arcsinh_table9_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="1"/>
<pin id="332" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="arcsinh_table9_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="66" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="66" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="96" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="96" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="116" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="126" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="161" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="161" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="177" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="167" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="199" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="193" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="181" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="213" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="205" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="221" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="221" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="266" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="79" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="92" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="295"><net_src comp="102" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="301"><net_src comp="136" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="307"><net_src comp="146" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="312"><net_src comp="221" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="317"><net_src comp="229" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="323"><net_src comp="237" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="328"><net_src comp="247" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="333"><net_src comp="72" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: arcsinh_table9 | {}
 - Input state : 
	Port: arcsinh : data_V_read | {1 }
	Port: arcsinh : arcsinh_table9 | {10 11 }
  - Chain level:
	State 1
		sext_cast : 1
		mul : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		neg_mul : 1
		tmp_279 : 2
		tmp_280 : 1
		p_v_v : 3
	State 8
		neg_ti : 1
	State 9
		tmp_225 : 1
		r_V_21 : 2
		tmp_213 : 3
		ret_V_cast : 4
		tmp_281 : 3
		tmp_282 : 3
		tmp_s : 4
		ret_V : 5
		tmp_226 : 4
		tmp_227 : 6
		tmp_228 : 7
		index : 8
		tmp_283 : 9
		tmp_284 : 9
	State 10
		arcsinh_table9_addr : 1
		arcsinh_table9_load : 2
	State 11
		StgValue_55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         p_v_v_fu_136        |    0    |    0    |    25   |
|          |        tmp_225_fu_155       |    0    |    0    |    26   |
|  select  |        tmp_228_fu_213       |    0    |    0    |    32   |
|          |         index_fu_221        |    0    |    0    |    32   |
|          |        sel_tmp_fu_266       |    0    |    0    |    12   |
|          | ssdm_int_V_write_ass_fu_279 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_110       |    0    |    0    |    55   |
|    sub   |        neg_ti_fu_146        |    0    |    0    |    25   |
|          |        r_V_21_fu_161        |    0    |    0    |    26   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_199        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_s_fu_193        |    0    |    0    |    4    |
|          |         icmp_fu_247         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_96          |    4    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_256       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_261       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_215_fu_274       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_8_read_fu_66  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          r_V_fu_84          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_92       |    0    |    0    |    0    |
|          |         trunc_fu_143        |    0    |    0    |    0    |
|   sext   |        tmp_224_fu_152       |    0    |    0    |    0    |
|          |      ret_V_cast_fu_177      |    0    |    0    |    0    |
|          |        tmp_226_fu_205       |    0    |    0    |    0    |
|          |        tmp_227_fu_209       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_102         |    0    |    0    |    0    |
| bitselect|        tmp_281_fu_181       |    0    |    0    |    0    |
|          |        tmp_283_fu_229       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_279_fu_116       |    0    |    0    |    0    |
|partselect|        tmp_280_fu_126       |    0    |    0    |    0    |
|          |        tmp_213_fu_167       |    0    |    0    |    0    |
|          |        tmp_284_fu_237       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_282_fu_189       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        tmp_211_fu_252       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   275   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|arcsinh_table9_addr_reg_330|   13   |
|        icmp_reg_325       |    1   |
|       index_reg_309       |   32   |
|       neg_ti_reg_304      |   26   |
|       p_v_v_reg_298       |   25   |
|     sext_cast_reg_287     |   55   |
|      tmp_283_reg_314      |    1   |
|      tmp_284_reg_320      |   19   |
|        tmp_reg_292        |    1   |
+---------------------------+--------+
|           Total           |   173  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  13  |   26   ||    13   |
|     grp_fu_96    |  p1  |   2  |  27  |   54   ||    27   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  1.784  ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   275  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   40   |
|  Register |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   173  |   315  |
+-----------+--------+--------+--------+--------+
