# 👋 Hi, I’m @MonuKumar

## 👀 About Me
I’m passionate about RTL Design using Verilog and exploring the world of Digital Design.

## 🌱 Current Focus
I’m currently honing my skills in RTL Coding and diving deeper into the intricacies of digital system design.

## 💞️ Collaboration
I look forward to collaborating on exciting digital design projects, especially those leveraging Verilog for RTL implementation.

## 📫 Reach Me
- Email: [monukumarbarnwal@gmail.com](mailto:monukumarbarnwal@gmail.com)

## 😄 Pronouns
...

## ⚡ Fun Fact
Even when debugging Verilog code, I can’t resist cracking a smile—it’s like solving puzzles with logic gates! 😊

Mkbaran1/Mkbaran1 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
