Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 18:42:15 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_9_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.947ns (28.336%)  route 2.395ns (71.664%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 5.672 - 4.000 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.155ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=18346, routed)       1.211     2.162    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X131Y453       FDCE                                         r  Delay1No6_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y453       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.241 r  Delay1No6_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.528     2.769    Delay1No6_instance/Q[22]
    SLICE_X126Y449       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.868 r  Delay1No6_instance/geqOp_carry__0_i_13__1/O
                         net (fo=1, routed)           0.025     2.893    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X126Y449       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.056 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.108    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y450       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.160 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.408     3.568    Delay1No7_instance/CO[0]
    SLICE_X127Y449       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096     3.664 f  Delay1No7_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.249     3.913    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X127Y452       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     4.061 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.290     4.351    Delay1No6_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X126Y453       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.451 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.322     4.773    Delay1No7_instance/Y_reg[23]_0
    SLICE_X121Y449       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.824 r  Delay1No7_instance/shiftedFracY_d1[8]_i_3__1/O
                         net (fo=4, routed)           0.279     5.103    Delay1No7_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X123Y452       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.226 r  Delay1No7_instance/shiftedFracY_d1[8]_i_1__1/O
                         net (fo=2, routed)           0.191     5.417    Delay1No6_instance/Y_reg[26]_0[2]
    SLICE_X125Y453       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.453 r  Delay1No6_instance/shiftedFracY_d1[24]_i_1__1/O
                         net (fo=1, routed)           0.051     5.504    Sum1_0_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X125Y453       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=18346, routed)       1.012     5.672    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y453       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.359     6.031    
                         clock uncertainty           -0.035     5.995    
    SLICE_X125Y453       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.020    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  0.517    




