// Seed: 3779573415
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 void id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input wand id_10,
    output supply0 id_11,
    input wand id_12
);
  id_14(
      1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5
);
  always id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_5,
      id_5,
      id_0,
      id_2
  );
endmodule
