# Interrupt Descriptor

![](/static/images/2501/p029.png) 

## 2.1.1. Global and Local Descriptor Tables

When operating in protected mode, all memory accesses pass through either the global descriptor table (GDT) or the (optional) local descriptor table (LDT), shown in Figure 2-1. These tables contain entries called segment descriptors. A segment descriptor provides the base address of a segment and access rights, type, and usage information. Each segment descriptor has a segment selector associated with it. The segment selector provides an index into the GDT or LDT (to its associated segment descriptor), a global/local flag (that determines whether the segment selector points to the GDT or the LDT), and access rights information.

在protected mode下，所有的内存访问都要通过global descriptor table (GDT)或者local descriptor table (LDT)。这些table包含叫做segment descriptors的entries。一个segment descriptor提供一个segment的base address和访问权限、类型和使用方法信息。每个segment descriptor有一个关联的segment selector。这个segment selector提供了一个到GDT或者LDT的索引，一个global/local flag（用于决定segment selector指向GDT还是LDT），和访问权限信息。

To access a byte in a segment, both a segment selector and an offset must be supplied. The segment selector provides access to the segment descriptor for the segment (in the GDT or LDT). From the segment descriptor, the processor obtains the base address of the segment in the linear address space. The offset then provides the location of the byte relative to the base address. This mechanism can be used to access any valid code, data, or stack segment in the GDT or LDT, provided the segment is accessible from the current privilege level (CPL) at which the processor is operating. (The CPL is defined as the protection level of the currently executing code segment.)

为了访问一个segment中的一个字节，需要提供提供segment selector和offset。segment selector为segment提供到segment descriptor的访问。CPU从segment descriptor获取segment的base address（in the linear address space）。这个机制可以被用于访问GDT或者LDT中任意合法的code, data, stack segment。

访问权限受当前特权级（CPL）限制。

In Figure 2-1 the solid arrows indicate a linear address, the dashed lines indicate a segment selector, and the dotted arrows indicate a physical address. For simplicity, many of the segment selectors are shown as direct pointers to a segment. However, the actual path from a segment selector to its associated segment is always through the GDT or LDT.

在图2-1中：

- the solid arrows indicate a linear address
- the dashed lines indicate a segment selector
- the dotted arrows indicate a physical address

为了简化，许多segment selectors显示成了直接指向segment的指针。但是，实际上从一个segment selector到它关联的segment总是需要经过GDT或者LDT。

The linear address of the base of the GDT is contained in the GDT register (GDTR); the linear address of the LDT is contained in the LDT register (LDTR).

the linear address of the base of the GDT的包含在GDT register (GDTR)；LDTR类似。

## 2.1.4. Interrupt and Exception Handling

External interrupts, software interrupts, and exceptions are handled through the interrupt descriptor table (IDT), see Figure 2-1. The IDT contains a collection of gate descriptors, which provide access to interrupt and exception handlers. Like the GDT, the IDT is not a segment. The linear address of the base of the IDT is contained in the IDT register (IDTR).

外部中断、软件中断、exceptions是通过interrupt descriptor table (IDT)处理的。**IDT包含gate descriptors的集合**，它提供了到interrupt和exception handler的访问。和GDT类似，IDT不是一个segment。The linear address of the base of the IDT包含在IDTR中。

The gate descriptors in the IDT can be of the interrupt-, trap-, or task-gate type. To access an interrupt or exception handler, the processor must first receive an interrupt vector (interrupt number) from internal hardware, an external interrupt controller, or from software by means of an INT, INTO, INT 3, or BOUND instruction. The interrupt vector provides an index into the IDT to a gate descriptor. If the selected gate descriptor is an interrupt gate or a trap gate, the associated handler procedure is accessed in a manner very similar to calling a procedure through a call gate. If the descriptor is a task gate, the handler is accessed through a task switch.

IDT中的gate descriptors可以是如下几种类型：interrupt-/trap-/task-gate。为了访问一个interrupt或者exception handler，CPU必须首先接收一个interrupt vector（interrupt number），来源方可以是内部硬件、外部interrupt controller、软件（INT、INTO、INT3、BOUND指令）。interrupt vector提供一个到gate descriptor的IDT索引。如果被选择的gate descriptor是一个interrupt gate或者一个trap gate，the associated handler procedure is accessed in a manner very similar to calling a procedure through a call gate。如果descriptor是一个task gate，handler是通过一个task switch被访问的。


## 2.4.1. Global Descriptor Table Register (GDTR)

The GDTR register holds the 32-bit base address and 16-bit table limit for the GDT. The base address specifies the linear address of byte 0 of the GDT; the table limit specifies the number of bytes in the table. The LGDT and SGDT instructions load and store the GDTR register, respectively. On power up or reset of the processor, the base address is set to the default value of 0 and the limit is set to FFFFH. A new base address must be loaded into the GDTR as part of the processor initialization process for protected-mode operation. See Section 3.5.1., “Segment Descriptor Tables”, for more information on the base address and limit fields.

GDTR register持有32-bit base address和16-bit table limit for the GDT：

- base address明确了the linear address of byte 0 of the GDT
- the table limit明确了table中的字节数

LGDT和SGDT指令分别load和store the GDTR register。CPU启动或者重置时，base address被设置成了默认值0，以及limit被设置成了FFFFH。在保护模式下，作为CPU初始化过程的一个部分，一个新的base address必须被加载到GDTR。

## 2.4.2. Local Descriptor Table Register (LDTR)

> 似乎这个在xv6上没用到

The LDTR register holds the 16-bit segment selector, 32-bit base address, 16-bit segment limit, and descriptor attributes for the LDT. The base address specifies the linear address of byte 0 of the LDT segment; the segment limit specifies the number of bytes in the segment. See Section 3.5.1., “Segment Descriptor Tables”, for more information on the base address and limit fields.

The LLDT and SLDT instructions load and store the segment selector part of the LDTR register, respectively. The segment that contains the LDT must have a segment descriptor in the GDT. When the LLDT instruction loads a segment selector in the LDTR, the base address, limit, and descriptor attributes from the LDT descriptor are automatically loaded into the LDTR.

When a task switch occurs, the LDTR is automatically loaded with the segment selector and descriptor for the LDT for the new task. The contents of the LDTR are not automatically saved prior to writing the new LDT information into the register. 

On power up or reset of the processor, the segment selector and base address are set to the default value of 0 and the limit is set to FFFFH.

## 2.4.3. IDTR Interrupt Descriptor Table Register

The IDTR register holds the 32-bit base address and 16-bit table limit for the IDT. The base address specifies the linear address of byte 0 of the IDT; the table limit specifies the number of bytes in the table. The LIDT and SIDT instructions load and store the IDTR register, respectively. On power up or reset of the processor, the base address is set to the default value of 0 and the limit is set to FFFFH. The base address and limit in the register can then be changed as part of the processor initialization process. See Section 5.10., “Interrupt Descriptor Table (IDT)”, for more information on the base address and limit fields.

## 3.5.1. Segment Descriptor Tables

A segment descriptor table is an array of segment descriptors (see Figure 3-10). A descriptor table is variable in length and can contain up to 8192 (2^13) 8-byte descriptors. There are two kinds of descriptor tables:

segment descriptor table是一个segment descriptors构成的数组。一个descriptor table在长度上是可变的，可以最多包含8192个8字节长的descriptors。有两种不同类型的descriptor tables：

- The global descriptor table (GDT)
- The local descriptor tables (LDT)

Each system must have one GDT defined, which may be used for all programs and tasks in the system. Optionally, one or more LDTs can be defined. For example, an LDT can be defined for each separate task being run, or some or all tasks can share the same LDT.

每个系统必须有一个定义的GDT，它可能被用于系统中所有的程序或者任务。可选的，可以定义一个或者多个LDT。

The GDT is not a segment itself; instead, it is a data structure in the linear address space. The base linear address and limit of the GDT must be loaded into the GDTR register (see Section 2.4., “Memory-Management Registers”). The base addresses of the GDT should be aligned on an eight-byte boundary to yield the best processor performance. The limit value for the GDT is expressed in bytes. As with segments, the limit value is added to the base address to get the address of the last valid byte. A limit value of 0 results in exactly one valid byte. Because segment descriptors are always 8 bytes long, the GDT limit should always be one less than an integral multiple of eight (that is, 8N – 1).

- GDT自己不是一个segment；而是linear address space中的一个数据结构。GDT的base linear address和limit必须被加载到GDTR register中。GDT的base addresses必须按8字节对齐。limit值是byte形式的。
- As with segments, the limit value is added to the base address to get the address of the last valid byte. A limit value of 0 results in exactly one valid byte.
    - 这句话描述的是 段（segment）和分页（paging）中的“限制值（limit）”的计算方式，以及 如何确定有效地址范围。
    - 在分段机制中，段的有效地址范围是 Base + Limit。如果 Limit = 0，则只有 1 个有效字节，即 Base 地址本身。在分页机制中，类似的逻辑也适用于页表条目，影响可访问的内存范围。
    - 这种设计有助于 精确控制访问权限，避免非法访问越界。
- 因为segment descriptors总是8字节长的，GDT limit应该总是8N-1的。

The first descriptor in the GDT is not used by the processor. A segment selector to this “null descriptor” does not generate an exception when loaded into a data-segment register (DS, ES, FS, or GS), but it always generates a general-protection exception (#GP) when an attempt is made to access memory using the descriptor. By initializing the segment registers with this segment selector, accidental reference to unused segment registers can be guaranteed to generate an exception.

GDT中的第一个descriptor不会被CPU使用。当被加载到一个data-segment register (DS, ES, FS, or GS)中时，一个到这个null descriptor的segment selector不会产生一个exception，但是，当尝试访问使用这个descriptor的内存时，它总是生成一个general-protection exception (#GP)。通过使用这个segment selector初始化segment registers，对未使用的段寄存器的意外引用可以确保触发异常。

The LDT is located in a system segment of the LDT type. The GDT must contain a segment descriptor for the LDT segment. If the system supports multiple LDTs, each must have a separate segment selector and segment descriptor in the GDT. The segment descriptor for an LDT can be located anywhere in the GDT. See Section 3.5., “System Descriptor Types”, information on the LDT segment-descriptor type.

An LDT is accessed with its segment selector. To eliminate address translations when accessing the LDT, the segment selector, base linear address, limit, and access rights of the LDT are stored in the LDTR register (see Section 2.4., “Memory-Management Registers”). 

When the GDTR register is stored (using the SGDT instruction), a 48-bit “pseudo-descriptor” is stored in memory (see Figure 3-11). To avoid alignment check faults in user mode (privilege level 3), the pseudo-descriptor should be located at an odd word address (that is, address MOD 4 is equal to 2). This causes the processor to store an aligned word, followed by an aligned doubleword. User-mode programs normally do not store pseudo-descriptors, but the possibility of generating an alignment check fault can be avoided by aligning pseudo-descriptors in this way. The same alignment should be used when storing the IDTR register using the SIDT instruction. When storing the LDTR or task register (using the SLTR or STR instruction, respectively), the pseudo-descriptor should be located at a doubleword address (that is, address MOD 4 is equal to 0).

![](/static/images/2501/p031.png) 

![](/static/images/2501/p032.png)

## 4.8.3. Call Gates

Call gates facilitate controlled transfers of program control between different privilege levels. They are typically used only in operating systems or executives that use the privilege-level protection mechanism. Call gates are also useful for transferring program control between 16-bit and 32-bit code segments, as described in Section 17.4., “Transferring Control Among Mixed-Size Code Segments”.

Call gates用于控制程序在不同的权限级别间转移。他们通常被用在操作系统中，为操作系统提供权限级别保护机制。Call gates也对在16-bit和32-bit code segment的transferring program control有用。

Figure 4-7 shows the format of a call-gate descriptor. A call-gate descriptor may reside in the GDT or in an LDT, but not in the interrupt descriptor table (IDT). It performs six functions:

- It specifies the code segment to be accessed.
- It defines an entry point for a procedure in the specified code segment.
- It specifies the privilege level required for a caller trying to access the procedure.
- If a stack switch occurs, it specifies the number of optional parameters to be copied between stacks.
- It defines the size of values to be pushed onto the target stack: 16-bit gates force 16-bit pushes and 32-bit gates force 32-bit pushes.
- It specifies whether the call-gate descriptor is valid.

图4-7展示了一个call-gate descriptor的格式。一个call-gate descriptor也许在GDT或者LDT中，但是不在interrupt descriptor table (IDT)中，它有六种功能：

- 它指定了要被访问的code segment
- 它为code segment的一个procedure定义了一个entry point
- 如果一个stack switch发生了，它指定了stacks之间要被拷贝的可选参数数量
- 它定义了要被放到目标stack中的值的大小；16-bit的gates强制16-bit的push，32-bit类似
- 它指定了call-gate descriptor是否是合法的

The segment selector field in a call gate specifies the code segment to be accessed. The offset field specifies the entry point in the code segment. This entry point is generally to the first instruction of a specific procedure. The DPL field indicates the privilege level of the call gate, which in turn is the privilege level required to access the selected procedure through the gate. The P flag indicates whether the call-gate descriptor is valid. (The presence of the code segment to which the gate points is indicated by the P flag in the code segment’s descriptor.) The parameter count field indicates the number of parameters to copy from the calling procedures stack to the new stack if a stack switch occurs (see Section 4.8.5., “Stack Switching”). The parameter count specifies the number of words for 16-bit call gates and doublewords for 32-bit call gates.

call gate中的segment selector字段指定了要被访问的code segment。offset字段指定了code segment中的entry point。这个entry point通过是一个指定的procedure的首条指令。DPL字段指明了call gate的权限级别，它因此是被用于访问selected procedure through the gate的权限级别。P flag指明了call-gate descriptor是否是合法的。count字段指明了参数的数量：参数用于说明copy from the calling procedures stack to the new stack if a stack switch occurs。

Note that the P flag in a gate descriptor is normally always set to 1. If it is set to 0, a not present (#NP) exception is generated when a program attempts to access the descriptor. The operating system can use the P flag for special purposes. For example, it could be used to track the number of times the gate is used. Here, the P flag is initially set to 0 causing a trap to the not-present exception handler. The exception handler then increments a counter and sets the P flag to 1, so that on returning from the handler, the gate descriptor will be valid.

注意到gate descriptor中的P flag通常被设置成了1。如果被设置成了0，当一个程序尝试访问这个descriptor时，会产生一个not present (#NP) exception。

![](/static/images/2501/p030.png)

## 5.2. EXCEPTION AND INTERRUPT VECTORS

To aid in handling exceptions and interrupts, each IA-32 architecture-defined exception and each interrupt condition that requires special handling by the processor is assigned a unique identification number, called a vector. The processor uses the vector assigned to an exception or interrupt as an index into its interrupt descriptor table (IDT) to locate the entry point of an exception or interrupt handler (see Section 5.10., “Interrupt Descriptor Table (IDT)”).

- 在IA-32架构中，每种异常（Exception）和中断（Interrupt）都会被分配一个唯一的标识号，称为向量号（Vector Number）。
- 这个向量号用于标识特定的异常或中断，例如：Divide Error（除法错误） → 向量号 0，Page Fault（页错误） → 向量号 14，Hardware Interrupts（硬件中断） → 例如键盘中断通常是向量号 33（0x21）
- IDT（中断描述符表）：处理器使用向量号作为索引，在**中断描述符表（Interrupt Descriptor Table, IDT）**中找到相应的中断或异常处理程序（Handler）。	IDT 中的每个条目（IDT Entry）指向具体的异常/中断处理函数的入口地址。
- CPU 如何处理异常和中断：当异常或中断发生时，CPU：1.	获取异常或中断的向量号（不同的事件有不同的向量号）。2.	在 IDT 中查找对应的处理程序入口地址。3.	跳转到该处理程序，执行相应的异常或中断处理。
- 示例：假设发生了 Page Fault（页错误，向量号 14）：	1.	CPU 发现页错误，获取向量号 14。2.	在 IDT[14] 找到对应的异常处理函数地址。3.	跳转到这个地址，执行 Page Fault 处理例程。

The allowable range for vector numbers is 0 to 255. The vectors in the range 0 through 31 are reserved by the IA-32 architecture for architecture-defined exceptions and interrupts. Not all of the vectors in this range have a currently defined function. The unassigned vectors in this range are reserved for future uses. Do not use the reserved vectors. 

The vectors in the range 32 to 255 are designated as user-defined interrupts and are not reserved by the IA-32 architecture. These interrupts are generally assigned to external I/O devices to enable those devices to send interrupts to the processor through one of the external hardware interrupt mechanisms described in Section 5.3., “Sources of Interrupts”.

Table 5-1 shows the assignments vectors to architecturally defined exceptions and to the NMI interrupt. For each exception, this table gives the exception type (see Section 5.5., “Exception Classifications”) and indicates whether an error code is saved on the stack for the exception. The source of each predefined exception and the NMI interrupt is also given.

![](/static/images/2501/p033.png)