#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct  3 14:19:35 2018
# Process ID: 8524
# Current directory: /users/start2017/r0634161/Desktop/DDP/package/hw_project
# Command line: vivado project_hw/project_hw.xpr -tempDir /tmp
# Log file: /users/start2017/r0634161/Desktop/DDP/package/hw_project/vivado.log
# Journal file: /users/start2017/r0634161/Desktop/DDP/package/hw_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_hw/project_hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_warmup1_verilog' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_warmup1_verilog_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module warmup1_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl_tb/tb_warmup1_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_warmup1_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1e1f8037e01b436e9215976185af9138 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_warmup1_verilog_behav xil_defaultlib.tb_warmup1_verilog xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.warmup1_verilog
Compiling module xil_defaultlib.tb_warmup1_verilog
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_warmup1_verilog_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/xsim.dir/tb_warmup1_verilog_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 14:21:34 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5968.375 ; gain = 0.000 ; free physical = 11124 ; free virtual = 46034
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_warmup1_verilog_behav -key {Behavioral:sim_1:Functional:tb_warmup1_verilog} -tclbatch {tb_warmup1_verilog.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_warmup1_verilog.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_warmup1_verilog_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 6022.867 ; gain = 54.492 ; free physical = 11083 ; free virtual = 46025
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v" into library work [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v" into library work [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v:1]
[Wed Oct  3 14:23:01 2018] Launched synth_1...
Run output will be captured here: /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
set_property top tb_warmup2_mpadder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v" into library work [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v:1]
[Wed Oct  3 14:31:34 2018] Launched synth_1...
Run output will be captured here: /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v" into library work [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v:1]
[Wed Oct  3 15:35:53 2018] Launched synth_1...
Run output will be captured here: /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_warmup2_mpadder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_warmup2_mpadder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module warmup2_mpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl_tb/tb_warmup2_mpadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_warmup2_mpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1e1f8037e01b436e9215976185af9138 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_warmup2_mpadder_behav xil_defaultlib.tb_warmup2_mpadder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.warmup2_mpadder
Compiling module xil_defaultlib.tb_warmup2_mpadder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_warmup2_mpadder_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/xsim.dir/tb_warmup2_mpadder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 15:36:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_warmup2_mpadder_behav -key {Behavioral:sim_1:Functional:tb_warmup2_mpadder} -tclbatch {tb_warmup2_mpadder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_warmup2_mpadder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_warmup2_mpadder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v" into library work [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v:1]
[Wed Oct  3 15:47:53 2018] Launched synth_1...
Run output will be captured here: /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/.nfs00000000071c25f70000009a
WARNING: [Vivado 12-3661] Failed to remove file:/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/.nfs00000000071c260600000099
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_warmup2_mpadder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_warmup2_mpadder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup2_mpadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module warmup2_mpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl_tb/tb_warmup2_mpadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_warmup2_mpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 1e1f8037e01b436e9215976185af9138 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_warmup2_mpadder_behav xil_defaultlib.tb_warmup2_mpadder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.warmup2_mpadder
Compiling module xil_defaultlib.tb_warmup2_mpadder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_warmup2_mpadder_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav/xsim.dir/tb_warmup2_mpadder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 15:48:33 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2017/r0634161/Desktop/DDP/package/hw_project/project_hw/project_hw.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_warmup2_mpadder_behav -key {Behavioral:sim_1:Functional:tb_warmup2_mpadder} -tclbatch {tb_warmup2_mpadder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_warmup2_mpadder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_warmup2_mpadder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: warmup1_verilog
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:05 ; elapsed = 01:37:48 . Memory (MB): peak = 6181.246 ; gain = 5193.961 ; free physical = 10653 ; free virtual = 45760
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'warmup1_verilog' [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v:3]
INFO: [Synth 8-256] done synthesizing module 'warmup1_verilog' (1#1) [/users/start2017/r0634161/Desktop/DDP/package/hw_project/src/warmup/rtl/warmup1_verilog.v:3]
WARNING: [Synth 8-3917] design warmup1_verilog has port a_out[3] driven by constant 0
WARNING: [Synth 8-3917] design warmup1_verilog has port a_out[2] driven by constant 0
WARNING: [Synth 8-3917] design warmup1_verilog has port c_out[3] driven by constant 0
WARNING: [Synth 8-3917] design warmup1_verilog has port c_out[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:06 ; elapsed = 01:37:49 . Memory (MB): peak = 6212.504 ; gain = 5225.219 ; free physical = 10618 ; free virtual = 45726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:06 ; elapsed = 01:37:49 . Memory (MB): peak = 6212.504 ; gain = 5225.219 ; free physical = 10618 ; free virtual = 45725
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:20 ; elapsed = 01:38:03 . Memory (MB): peak = 6572.656 ; gain = 5585.371 ; free physical = 10322 ; free virtual = 45438
7 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 6572.656 ; gain = 415.410 ; free physical = 10320 ; free virtual = 45438
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 16:00:12 2018...
