Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Nov  9 13:44:55 2020
| Host         : interestinghostname running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.491        0.000                      0                   28        0.281        0.000                      0                   28       49.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
in1_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in1_0              97.491        0.000                      0                   28        0.281        0.000                      0                   28       49.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in1_0
  To Clock:  in1_0

Setup :            0  Failing Endpoints,  Worst Slack       97.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.491ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.664ns (30.908%)  route 1.484ns (69.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.823     4.994    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.409   102.485    design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg
  -------------------------------------------------------------------
                         required time                        102.485    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 97.491    

Slack (MET) :             97.491ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.664ns (30.908%)  route 1.484ns (69.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.823     4.994    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.409   102.485    design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        102.485    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 97.491    

Slack (MET) :             97.491ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.664ns (30.908%)  route 1.484ns (69.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.823     4.994    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.409   102.485    design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg
  -------------------------------------------------------------------
                         required time                        102.485    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 97.491    

Slack (MET) :             97.494ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.664ns (33.060%)  route 1.344ns (66.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 102.637 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.683     4.854    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.218   102.637    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
                         clock pessimism              0.156   102.792    
                         clock uncertainty           -0.035   102.757    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.409   102.348    design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg
  -------------------------------------------------------------------
                         required time                        102.348    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 97.494    

Slack (MET) :             97.494ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.664ns (33.060%)  route 1.344ns (66.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 102.637 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.683     4.854    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.218   102.637    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
                         clock pessimism              0.156   102.792    
                         clock uncertainty           -0.035   102.757    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.409   102.348    design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        102.348    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 97.494    

Slack (MET) :             97.717ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.664ns (33.894%)  route 1.295ns (66.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.634     4.805    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg_lopt_replica/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.373   102.521    design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        102.521    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 97.717    

Slack (MET) :             97.717ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.664ns (33.894%)  route 1.295ns (66.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.634     4.805    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.373   102.521    design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg
  -------------------------------------------------------------------
                         required time                        102.521    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 97.717    

Slack (MET) :             97.717ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.664ns (33.894%)  route 1.295ns (66.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.634     4.805    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg_lopt_replica/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.373   102.521    design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        102.521    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 97.717    

Slack (MET) :             97.717ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.664ns (33.894%)  route 1.295ns (66.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 102.743 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.634     4.805    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.325   102.743    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/C
                         clock pessimism              0.187   102.930    
                         clock uncertainty           -0.035   102.894    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.373   102.521    design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        102.521    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 97.717    

Slack (MET) :             97.719ns  (required time - arrival time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (in1_0 rise@100.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.664ns (36.500%)  route 1.155ns (63.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 102.637 - 100.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.357     2.845    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     3.363 f  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.661     4.025    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.146     4.171 r  design_1_i/SPISlave_0/inst/edgeDetect/registers_7_i_1/O
                         net (fo=14, routed)          0.494     4.665    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg_0
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)    100.000   100.000 r  
    E3                                                0.000   100.000 r  in1_0 (IN)
                         net (fo=0)                   0.000   100.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          1.218   102.637    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
                         clock pessimism              0.156   102.792    
                         clock uncertainty           -0.035   102.757    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.373   102.384    design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg
  -------------------------------------------------------------------
                         required time                        102.384    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 97.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.692     0.948    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.112 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/Q
                         net (fo=2, routed)           0.180     1.292    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[5]
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.795     1.239    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica/C
                         clock pessimism             -0.291     0.948    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.063     1.011    design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.701%)  route 0.173ns (51.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.692     0.948    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.112 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/Q
                         net (fo=2, routed)           0.173     1.285    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[5]
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.715     1.160    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/C
                         clock pessimism             -0.234     0.926    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.063     0.989    design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/Synchronizer_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.598     0.854    design_1_i/Synchronizer_0/inst/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/Synchronizer_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.018 r  design_1_i/Synchronizer_0/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.223     1.241    design_1_i/SPISlave_0/inst/edgeDetect/io_SPISignals_SCLK
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.286 r  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/SPISlave_0/inst/edgeDetect/stateReg_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.691     1.135    design_1_i/SPISlave_0/inst/edgeDetect/clock
    SLICE_X64Y64         FDRE                                         r  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/C
                         clock pessimism             -0.281     0.854    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.120     0.974    design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.096%)  route 0.420ns (71.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.620     0.877    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/Q
                         net (fo=2, routed)           0.420     1.461    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[2]
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.795     1.239    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/C
                         clock pessimism             -0.234     1.005    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.070     1.075    design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.727%)  route 0.370ns (69.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.614     0.871    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y63         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.035 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/Q
                         net (fo=3, routed)           0.370     1.404    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[0]
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.715     1.160    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
                         clock pessimism             -0.234     0.926    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.070     0.996    design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.620     0.877    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.018 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/Q
                         net (fo=2, routed)           0.340     1.358    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[1]
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.715     1.160    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
                         clock pessimism             -0.270     0.890    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.059     0.949    design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.620     0.877    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.018 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/Q
                         net (fo=2, routed)           0.340     1.358    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[1]
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.715     1.160    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica/C
                         clock pessimism             -0.270     0.890    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.052     0.942    design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.267%)  route 0.329ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.620     0.877    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_6_reg/Q
                         net (fo=1, routed)           0.329     1.370    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[6]
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.715     1.160    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg/C
                         clock pessimism             -0.283     0.877    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.063     0.940    design_1_i/SPISlave_0/inst/shiftRegister/registers_7_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.466%)  route 0.480ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.620     0.877    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y62         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.041 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/Q
                         net (fo=2, routed)           0.480     1.521    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[2]
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.795     1.239    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/C
                         clock pessimism             -0.234     1.005    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.066     1.071    design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/C
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/D
                            (rising edge-triggered cell FDRE clocked by in1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in1_0 rise@0.000ns - in1_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.357%)  route 0.374ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.692     0.948    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X65Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/Q
                         net (fo=2, routed)           0.374     1.464    design_1_i/SPISlave_0/inst/shiftRegister/io_currentByte[4]
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in1_0 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  in1_0_IBUF_inst/O
                         net (fo=16, routed)          0.795     1.239    design_1_i/SPISlave_0/inst/shiftRegister/clock
    SLICE_X64Y61         FDRE                                         r  design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg/C
                         clock pessimism             -0.278     0.961    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.052     1.013    design_1_i/SPISlave_0/inst/shiftRegister/registers_5_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { in1_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y64  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y63  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y61  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y61  design_1_i/SPISlave_0/inst/shiftRegister/registers_3_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y61  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y61  design_1_i/SPISlave_0/inst/shiftRegister/registers_4_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y63  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y64  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y63  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y64  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y64  design_1_i/SPISlave_0/inst/edgeDetect/stateReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y63  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y63  design_1_i/SPISlave_0/inst/shiftRegister/registers_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_1_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X64Y62  design_1_i/SPISlave_0/inst/shiftRegister/registers_2_reg/C



