
UserApp_302_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08005000  08005000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000524c  08005194  08005194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  0800a3e0  0800a3e0  000063e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a42c  0800a42c  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  0800a42c  0800a42c  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a42c  0800a42c  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a42c  0800a42c  0000642c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a430  0800a430  00006430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800a434  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000000c  0800a440  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  0800a440  00007338  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dcd9  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f0  00000000  00000000  00014d15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  00017308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e7  00000000  00000000  00017d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eb86  00000000  00000000  0001854f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb00  00000000  00000000  000370d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4538  00000000  00000000  00046bd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb10d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002864  00000000  00000000  000fb150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000fd9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08005194 <__do_global_dtors_aux>:
 8005194:	b510      	push	{r4, lr}
 8005196:	4c05      	ldr	r4, [pc, #20]	@ (80051ac <__do_global_dtors_aux+0x18>)
 8005198:	7823      	ldrb	r3, [r4, #0]
 800519a:	b933      	cbnz	r3, 80051aa <__do_global_dtors_aux+0x16>
 800519c:	4b04      	ldr	r3, [pc, #16]	@ (80051b0 <__do_global_dtors_aux+0x1c>)
 800519e:	b113      	cbz	r3, 80051a6 <__do_global_dtors_aux+0x12>
 80051a0:	4804      	ldr	r0, [pc, #16]	@ (80051b4 <__do_global_dtors_aux+0x20>)
 80051a2:	f3af 8000 	nop.w
 80051a6:	2301      	movs	r3, #1
 80051a8:	7023      	strb	r3, [r4, #0]
 80051aa:	bd10      	pop	{r4, pc}
 80051ac:	2000000c 	.word	0x2000000c
 80051b0:	00000000 	.word	0x00000000
 80051b4:	0800a3c8 	.word	0x0800a3c8

080051b8 <frame_dummy>:
 80051b8:	b508      	push	{r3, lr}
 80051ba:	4b03      	ldr	r3, [pc, #12]	@ (80051c8 <frame_dummy+0x10>)
 80051bc:	b11b      	cbz	r3, 80051c6 <frame_dummy+0xe>
 80051be:	4903      	ldr	r1, [pc, #12]	@ (80051cc <frame_dummy+0x14>)
 80051c0:	4803      	ldr	r0, [pc, #12]	@ (80051d0 <frame_dummy+0x18>)
 80051c2:	f3af 8000 	nop.w
 80051c6:	bd08      	pop	{r3, pc}
 80051c8:	00000000 	.word	0x00000000
 80051cc:	20000010 	.word	0x20000010
 80051d0:	0800a3c8 	.word	0x0800a3c8

080051d4 <clearBuffer>:

#include "ext_flash_w25q64.h"

uint8_t flashInstruction[260] = {0};

void clearBuffer(uint8_t *pBuff, uint16_t buffLen){
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	460b      	mov	r3, r1
 80051de:	807b      	strh	r3, [r7, #2]
	for(uint16_t i = 0;i < buffLen; i++)
 80051e0:	2300      	movs	r3, #0
 80051e2:	81fb      	strh	r3, [r7, #14]
 80051e4:	e007      	b.n	80051f6 <clearBuffer+0x22>
		pBuff[i] = 0x00;
 80051e6:	89fb      	ldrh	r3, [r7, #14]
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	4413      	add	r3, r2
 80051ec:	2200      	movs	r2, #0
 80051ee:	701a      	strb	r2, [r3, #0]
	for(uint16_t i = 0;i < buffLen; i++)
 80051f0:	89fb      	ldrh	r3, [r7, #14]
 80051f2:	3301      	adds	r3, #1
 80051f4:	81fb      	strh	r3, [r7, #14]
 80051f6:	89fa      	ldrh	r2, [r7, #14]
 80051f8:	887b      	ldrh	r3, [r7, #2]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d3f3      	bcc.n	80051e6 <clearBuffer+0x12>
}
 80051fe:	bf00      	nop
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <softDelay>:

void softDelay(uint32_t count)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
	for(;count>0;count--);
 8005214:	e002      	b.n	800521c <softDelay+0x10>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3b01      	subs	r3, #1
 800521a:	607b      	str	r3, [r7, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f9      	bne.n	8005216 <softDelay+0xa>
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <flashDataCopy>:
void flashDataCopy(uint8_t *pDest, uint8_t *pSrc, uint16_t len){
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	4613      	mov	r3, r2
 800523c:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i=0; i<len; i++)
 800523e:	2300      	movs	r3, #0
 8005240:	82fb      	strh	r3, [r7, #22]
 8005242:	e00a      	b.n	800525a <flashDataCopy+0x2a>
		pDest[i] = pSrc[i];
 8005244:	8afb      	ldrh	r3, [r7, #22]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	441a      	add	r2, r3
 800524a:	8afb      	ldrh	r3, [r7, #22]
 800524c:	68f9      	ldr	r1, [r7, #12]
 800524e:	440b      	add	r3, r1
 8005250:	7812      	ldrb	r2, [r2, #0]
 8005252:	701a      	strb	r2, [r3, #0]
	for(uint16_t i=0; i<len; i++)
 8005254:	8afb      	ldrh	r3, [r7, #22]
 8005256:	3301      	adds	r3, #1
 8005258:	82fb      	strh	r3, [r7, #22]
 800525a:	8afa      	ldrh	r2, [r7, #22]
 800525c:	88fb      	ldrh	r3, [r7, #6]
 800525e:	429a      	cmp	r2, r3
 8005260:	d3f0      	bcc.n	8005244 <flashDataCopy+0x14>
}
 8005262:	bf00      	nop
 8005264:	bf00      	nop
 8005266:	371c      	adds	r7, #28
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <extFlashHardReset>:
void extFlashHardReset(void){
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(F_WP_GPIO_Port, F_WP_Pin, GPIO_PIN_SET);
 8005274:	2201      	movs	r2, #1
 8005276:	2108      	movs	r1, #8
 8005278:	4818      	ldr	r0, [pc, #96]	@ (80052dc <extFlashHardReset+0x6c>)
 800527a:	f001 f9bb 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(F_RST_GPIO_Port, F_RST_Pin, GPIO_PIN_SET);
 800527e:	2201      	movs	r2, #1
 8005280:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005284:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005288:	f001 f9b4 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 800528c:	2201      	movs	r2, #1
 800528e:	2104      	movs	r1, #4
 8005290:	4813      	ldr	r0, [pc, #76]	@ (80052e0 <extFlashHardReset+0x70>)
 8005292:	f001 f9af 	bl	80065f4 <HAL_GPIO_WritePin>
	  softDelay(100);
 8005296:	2064      	movs	r0, #100	@ 0x64
 8005298:	f7ff ffb8 	bl	800520c <softDelay>
	  HAL_GPIO_WritePin(F_RST_GPIO_Port, F_RST_Pin, GPIO_PIN_RESET);
 800529c:	2200      	movs	r2, #0
 800529e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80052a6:	f001 f9a5 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 80052aa:	2200      	movs	r2, #0
 80052ac:	2104      	movs	r1, #4
 80052ae:	480c      	ldr	r0, [pc, #48]	@ (80052e0 <extFlashHardReset+0x70>)
 80052b0:	f001 f9a0 	bl	80065f4 <HAL_GPIO_WritePin>
	  softDelay(100);
 80052b4:	2064      	movs	r0, #100	@ 0x64
 80052b6:	f7ff ffa9 	bl	800520c <softDelay>
	  HAL_GPIO_WritePin(F_RST_GPIO_Port, F_RST_Pin, GPIO_PIN_SET);
 80052ba:	2201      	movs	r2, #1
 80052bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80052c4:	f001 f996 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 80052c8:	2201      	movs	r2, #1
 80052ca:	2104      	movs	r1, #4
 80052cc:	4804      	ldr	r0, [pc, #16]	@ (80052e0 <extFlashHardReset+0x70>)
 80052ce:	f001 f991 	bl	80065f4 <HAL_GPIO_WritePin>
	  softDelay(200);
 80052d2:	20c8      	movs	r0, #200	@ 0xc8
 80052d4:	f7ff ff9a 	bl	800520c <softDelay>
}
 80052d8:	bf00      	nop
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	48000400 	.word	0x48000400
 80052e0:	48000c00 	.word	0x48000c00

080052e4 <extFlashGetDeviceId>:
void extFlashGetDeviceId(uint8_t *pDeviceIdRxData){
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
	uint8_t manufacturerId[] = {0x90,0x00,0x00,0x00};				//
 80052ec:	2390      	movs	r3, #144	@ 0x90
 80052ee:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 80052f0:	2200      	movs	r2, #0
 80052f2:	2104      	movs	r1, #4
 80052f4:	480e      	ldr	r0, [pc, #56]	@ (8005330 <extFlashGetDeviceId+0x4c>)
 80052f6:	f001 f97d 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t *)&manufacturerId, 4, 1);
 80052fa:	f107 010c 	add.w	r1, r7, #12
 80052fe:	2301      	movs	r3, #1
 8005300:	2204      	movs	r2, #4
 8005302:	480c      	ldr	r0, [pc, #48]	@ (8005334 <extFlashGetDeviceId+0x50>)
 8005304:	f002 fed7 	bl	80080b6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, pDeviceIdRxData, 2, 100);
 8005308:	2364      	movs	r3, #100	@ 0x64
 800530a:	2202      	movs	r2, #2
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4809      	ldr	r0, [pc, #36]	@ (8005334 <extFlashGetDeviceId+0x50>)
 8005310:	f003 f846 	bl	80083a0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 8005314:	2201      	movs	r2, #1
 8005316:	2104      	movs	r1, #4
 8005318:	4805      	ldr	r0, [pc, #20]	@ (8005330 <extFlashGetDeviceId+0x4c>)
 800531a:	f001 f96b 	bl	80065f4 <HAL_GPIO_WritePin>
	softDelay(500);
 800531e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005322:	f7ff ff73 	bl	800520c <softDelay>
}
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	48000c00 	.word	0x48000c00
 8005334:	20000248 	.word	0x20000248

08005338 <extFlashGetStatusReg1>:
uint8_t extFlashGetStatusReg1(){
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	flashInstruction[0] = 0x05;
 800533e:	4b13      	ldr	r3, [pc, #76]	@ (800538c <extFlashGetStatusReg1+0x54>)
 8005340:	2205      	movs	r2, #5
 8005342:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8005344:	2300      	movs	r3, #0
 8005346:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Init(&hspi3);
 8005348:	4811      	ldr	r0, [pc, #68]	@ (8005390 <extFlashGetStatusReg1+0x58>)
 800534a:	f002 fde1 	bl	8007f10 <HAL_SPI_Init>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 800534e:	2200      	movs	r2, #0
 8005350:	2104      	movs	r1, #4
 8005352:	4810      	ldr	r0, [pc, #64]	@ (8005394 <extFlashGetStatusReg1+0x5c>)
 8005354:	f001 f94e 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t *)flashInstruction, 1, 100);
 8005358:	2364      	movs	r3, #100	@ 0x64
 800535a:	2201      	movs	r2, #1
 800535c:	490b      	ldr	r1, [pc, #44]	@ (800538c <extFlashGetStatusReg1+0x54>)
 800535e:	480c      	ldr	r0, [pc, #48]	@ (8005390 <extFlashGetStatusReg1+0x58>)
 8005360:	f002 fea9 	bl	80080b6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &status, 1, 1);
 8005364:	1df9      	adds	r1, r7, #7
 8005366:	2301      	movs	r3, #1
 8005368:	2201      	movs	r2, #1
 800536a:	4809      	ldr	r0, [pc, #36]	@ (8005390 <extFlashGetStatusReg1+0x58>)
 800536c:	f003 f818 	bl	80083a0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 8005370:	2201      	movs	r2, #1
 8005372:	2104      	movs	r1, #4
 8005374:	4807      	ldr	r0, [pc, #28]	@ (8005394 <extFlashGetStatusReg1+0x5c>)
 8005376:	f001 f93d 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_DeInit(&hspi3);
 800537a:	4805      	ldr	r0, [pc, #20]	@ (8005390 <extFlashGetStatusReg1+0x58>)
 800537c:	f002 fe73 	bl	8008066 <HAL_SPI_DeInit>
	return status;
 8005380:	79fb      	ldrb	r3, [r7, #7]
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	20000028 	.word	0x20000028
 8005390:	20000248 	.word	0x20000248
 8005394:	48000c00 	.word	0x48000c00

08005398 <extFlashSendCommand>:
	HAL_SPI_Receive(&hspi3, &status, 1, 1);
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
	HAL_SPI_DeInit(&hspi3);
	return status;
}
void extFlashSendCommand(uint8_t flashCmd){
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	4603      	mov	r3, r0
 80053a0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Init(&hspi3);
 80053a2:	480d      	ldr	r0, [pc, #52]	@ (80053d8 <extFlashSendCommand+0x40>)
 80053a4:	f002 fdb4 	bl	8007f10 <HAL_SPI_Init>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 80053a8:	2200      	movs	r2, #0
 80053aa:	2104      	movs	r1, #4
 80053ac:	480b      	ldr	r0, [pc, #44]	@ (80053dc <extFlashSendCommand+0x44>)
 80053ae:	f001 f921 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t *)&flashCmd, 1, 1);
 80053b2:	1df9      	adds	r1, r7, #7
 80053b4:	2301      	movs	r3, #1
 80053b6:	2201      	movs	r2, #1
 80053b8:	4807      	ldr	r0, [pc, #28]	@ (80053d8 <extFlashSendCommand+0x40>)
 80053ba:	f002 fe7c 	bl	80080b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 80053be:	2201      	movs	r2, #1
 80053c0:	2104      	movs	r1, #4
 80053c2:	4806      	ldr	r0, [pc, #24]	@ (80053dc <extFlashSendCommand+0x44>)
 80053c4:	f001 f916 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_DeInit(&hspi3);
 80053c8:	4803      	ldr	r0, [pc, #12]	@ (80053d8 <extFlashSendCommand+0x40>)
 80053ca:	f002 fe4c 	bl	8008066 <HAL_SPI_DeInit>
}
 80053ce:	bf00      	nop
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20000248 	.word	0x20000248
 80053dc:	48000c00 	.word	0x48000c00

080053e0 <extFlashPageWrite>:
	HAL_SPI_Receive(&hspi3, pData, dataLength, 10);
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
	HAL_SPI_DeInit(&hspi3);
	HAL_Delay(1);
}
void extFlashPageWrite(uint32_t address, uint8_t* pData, uint16_t dataLength){
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	4613      	mov	r3, r2
 80053ec:	80fb      	strh	r3, [r7, #6]
	uint8_t status;
	extFlashSendCommand(WRITE_ENABLE);
 80053ee:	2006      	movs	r0, #6
 80053f0:	f7ff ffd2 	bl	8005398 <extFlashSendCommand>
	clearBuffer(flashInstruction, 260);
 80053f4:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80053f8:	4822      	ldr	r0, [pc, #136]	@ (8005484 <extFlashPageWrite+0xa4>)
 80053fa:	f7ff feeb 	bl	80051d4 <clearBuffer>
	flashInstruction[0] = PAGE_PROGRAM;
 80053fe:	4b21      	ldr	r3, [pc, #132]	@ (8005484 <extFlashPageWrite+0xa4>)
 8005400:	2202      	movs	r2, #2
 8005402:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 3; i>0; i--){
 8005404:	2303      	movs	r3, #3
 8005406:	75fb      	strb	r3, [r7, #23]
 8005408:	e00a      	b.n	8005420 <extFlashPageWrite+0x40>
		flashInstruction[i] = (uint8_t)address & 0xFF;
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	b2d1      	uxtb	r1, r2
 8005410:	4a1c      	ldr	r2, [pc, #112]	@ (8005484 <extFlashPageWrite+0xa4>)
 8005412:	54d1      	strb	r1, [r2, r3]
		address = address>>8;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	0a1b      	lsrs	r3, r3, #8
 8005418:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 3; i>0; i--){
 800541a:	7dfb      	ldrb	r3, [r7, #23]
 800541c:	3b01      	subs	r3, #1
 800541e:	75fb      	strb	r3, [r7, #23]
 8005420:	7dfb      	ldrb	r3, [r7, #23]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1f1      	bne.n	800540a <extFlashPageWrite+0x2a>
	}
	flashDataCopy(flashInstruction+4, pData, dataLength);
 8005426:	4818      	ldr	r0, [pc, #96]	@ (8005488 <extFlashPageWrite+0xa8>)
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	461a      	mov	r2, r3
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	f7ff feff 	bl	8005230 <flashDataCopy>
	HAL_SPI_Init(&hspi3);
 8005432:	4816      	ldr	r0, [pc, #88]	@ (800548c <extFlashPageWrite+0xac>)
 8005434:	f002 fd6c 	bl	8007f10 <HAL_SPI_Init>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 8005438:	2200      	movs	r2, #0
 800543a:	2104      	movs	r1, #4
 800543c:	4814      	ldr	r0, [pc, #80]	@ (8005490 <extFlashPageWrite+0xb0>)
 800543e:	f001 f8d9 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, flashInstruction, dataLength+4, 10);
 8005442:	88fb      	ldrh	r3, [r7, #6]
 8005444:	3304      	adds	r3, #4
 8005446:	b29a      	uxth	r2, r3
 8005448:	230a      	movs	r3, #10
 800544a:	490e      	ldr	r1, [pc, #56]	@ (8005484 <extFlashPageWrite+0xa4>)
 800544c:	480f      	ldr	r0, [pc, #60]	@ (800548c <extFlashPageWrite+0xac>)
 800544e:	f002 fe32 	bl	80080b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 8005452:	2201      	movs	r2, #1
 8005454:	2104      	movs	r1, #4
 8005456:	480e      	ldr	r0, [pc, #56]	@ (8005490 <extFlashPageWrite+0xb0>)
 8005458:	f001 f8cc 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_DeInit(&hspi3);
 800545c:	480b      	ldr	r0, [pc, #44]	@ (800548c <extFlashPageWrite+0xac>)
 800545e:	f002 fe02 	bl	8008066 <HAL_SPI_DeInit>
	do{
		HAL_Delay(1);
 8005462:	2001      	movs	r0, #1
 8005464:	f000 fca4 	bl	8005db0 <HAL_Delay>
		status = extFlashGetStatusReg1();
 8005468:	f7ff ff66 	bl	8005338 <extFlashGetStatusReg1>
 800546c:	4603      	mov	r3, r0
 800546e:	75bb      	strb	r3, [r7, #22]
	}while((status & 0x03) != 0x00);
 8005470:	7dbb      	ldrb	r3, [r7, #22]
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1f3      	bne.n	8005462 <extFlashPageWrite+0x82>
}
 800547a:	bf00      	nop
 800547c:	bf00      	nop
 800547e:	3718      	adds	r7, #24
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	20000028 	.word	0x20000028
 8005488:	2000002c 	.word	0x2000002c
 800548c:	20000248 	.word	0x20000248
 8005490:	48000c00 	.word	0x48000c00

08005494 <extFlashErase>:
void extFlashErase(uint8_t cmd, uint32_t eraseAddress){
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	4603      	mov	r3, r0
 800549c:	6039      	str	r1, [r7, #0]
 800549e:	71fb      	strb	r3, [r7, #7]
	extFlashSendCommand(WRITE_ENABLE);
 80054a0:	2006      	movs	r0, #6
 80054a2:	f7ff ff79 	bl	8005398 <extFlashSendCommand>
	clearBuffer(flashInstruction, 260);
 80054a6:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80054aa:	481f      	ldr	r0, [pc, #124]	@ (8005528 <extFlashErase+0x94>)
 80054ac:	f7ff fe92 	bl	80051d4 <clearBuffer>
	flashInstruction[0]	= cmd;
 80054b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005528 <extFlashErase+0x94>)
 80054b2:	79fb      	ldrb	r3, [r7, #7]
 80054b4:	7013      	strb	r3, [r2, #0]
	for(uint8_t i = 3; i>0; i--){
 80054b6:	2303      	movs	r3, #3
 80054b8:	73fb      	strb	r3, [r7, #15]
 80054ba:	e00a      	b.n	80054d2 <extFlashErase+0x3e>
		flashInstruction[i] = (uint8_t)eraseAddress & 0xFF;
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	b2d1      	uxtb	r1, r2
 80054c2:	4a19      	ldr	r2, [pc, #100]	@ (8005528 <extFlashErase+0x94>)
 80054c4:	54d1      	strb	r1, [r2, r3]
		eraseAddress = eraseAddress>>8;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	0a1b      	lsrs	r3, r3, #8
 80054ca:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 3; i>0; i--){
 80054cc:	7bfb      	ldrb	r3, [r7, #15]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	73fb      	strb	r3, [r7, #15]
 80054d2:	7bfb      	ldrb	r3, [r7, #15]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1f1      	bne.n	80054bc <extFlashErase+0x28>
	}
	HAL_SPI_Init(&hspi3);
 80054d8:	4814      	ldr	r0, [pc, #80]	@ (800552c <extFlashErase+0x98>)
 80054da:	f002 fd19 	bl	8007f10 <HAL_SPI_Init>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 80054de:	2200      	movs	r2, #0
 80054e0:	2104      	movs	r1, #4
 80054e2:	4813      	ldr	r0, [pc, #76]	@ (8005530 <extFlashErase+0x9c>)
 80054e4:	f001 f886 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t *)&flashInstruction, 4, 1);
 80054e8:	2301      	movs	r3, #1
 80054ea:	2204      	movs	r2, #4
 80054ec:	490e      	ldr	r1, [pc, #56]	@ (8005528 <extFlashErase+0x94>)
 80054ee:	480f      	ldr	r0, [pc, #60]	@ (800552c <extFlashErase+0x98>)
 80054f0:	f002 fde1 	bl	80080b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_SET);
 80054f4:	2201      	movs	r2, #1
 80054f6:	2104      	movs	r1, #4
 80054f8:	480d      	ldr	r0, [pc, #52]	@ (8005530 <extFlashErase+0x9c>)
 80054fa:	f001 f87b 	bl	80065f4 <HAL_GPIO_WritePin>
	HAL_SPI_DeInit(&hspi3);
 80054fe:	480b      	ldr	r0, [pc, #44]	@ (800552c <extFlashErase+0x98>)
 8005500:	f002 fdb1 	bl	8008066 <HAL_SPI_DeInit>

	uint8_t status;
	do{
		HAL_Delay(1);
 8005504:	2001      	movs	r0, #1
 8005506:	f000 fc53 	bl	8005db0 <HAL_Delay>
		status = extFlashGetStatusReg1();
 800550a:	f7ff ff15 	bl	8005338 <extFlashGetStatusReg1>
 800550e:	4603      	mov	r3, r0
 8005510:	73bb      	strb	r3, [r7, #14]
	}while((status & 0x03) != 0x00);
 8005512:	7bbb      	ldrb	r3, [r7, #14]
 8005514:	f003 0303 	and.w	r3, r3, #3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1f3      	bne.n	8005504 <extFlashErase+0x70>
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	20000028 	.word	0x20000028
 800552c:	20000248 	.word	0x20000248
 8005530:	48000c00 	.word	0x48000c00

08005534 <extFlashEraseFotaSector>:
void extFlashEraseFotaSector(void){
 8005534:	b580      	push	{r7, lr}
 8005536:	af00      	add	r7, sp, #0
	extFlashSendCommand(WRITE_ENABLE);
 8005538:	2006      	movs	r0, #6
 800553a:	f7ff ff2d 	bl	8005398 <extFlashSendCommand>
	extFlashSendCommand(GLOBAL_UNLOCK);
 800553e:	2098      	movs	r0, #152	@ 0x98
 8005540:	f7ff ff2a 	bl	8005398 <extFlashSendCommand>
	extFlashErase(BLOCK_ERASE_64KB, FLASH_PAGE0_BASE_ADDRESS);
 8005544:	2100      	movs	r1, #0
 8005546:	20d8      	movs	r0, #216	@ 0xd8
 8005548:	f7ff ffa4 	bl	8005494 <extFlashErase>
	extFlashErase(BLOCK_ERASE_64KB, FLASH_PAGE1_BASE_ADDRESS);
 800554c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8005550:	20d8      	movs	r0, #216	@ 0xd8
 8005552:	f7ff ff9f 	bl	8005494 <extFlashErase>
}
 8005556:	bf00      	nop
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <extFlashWriteHeader>:

void extFlashWriteHeader(uint8_t *pData){
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
	extFlashErase(SECTOR_ERASE_4KB, FLASH_FLAG_SAVE_ADDRESS);
 8005564:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8005568:	2020      	movs	r0, #32
 800556a:	f7ff ff93 	bl	8005494 <extFlashErase>

	uint8_t header[3] = {0};
 800556e:	4b0c      	ldr	r3, [pc, #48]	@ (80055a0 <extFlashWriteHeader+0x44>)
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	81bb      	strh	r3, [r7, #12]
 8005574:	2300      	movs	r3, #0
 8005576:	73bb      	strb	r3, [r7, #14]
	header[0] = 0xBB;
 8005578:	23bb      	movs	r3, #187	@ 0xbb
 800557a:	733b      	strb	r3, [r7, #12]
	header[1] = *pData;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	737b      	strb	r3, [r7, #13]
	header[2] = *(pData+1);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	785b      	ldrb	r3, [r3, #1]
 8005586:	73bb      	strb	r3, [r7, #14]
	extFlashPageWrite(FLASH_FLAG_SAVE_ADDRESS, header, 3);
 8005588:	f107 030c 	add.w	r3, r7, #12
 800558c:	2203      	movs	r2, #3
 800558e:	4619      	mov	r1, r3
 8005590:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8005594:	f7ff ff24 	bl	80053e0 <extFlashPageWrite>

}
 8005598:	bf00      	nop
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	0800a3e0 	.word	0x0800a3e0

080055a4 <resetFotaFlag>:


void resetFotaFlag(void){
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
	extFlashErase(SECTOR_ERASE_4KB, FLASH_FLAG_SAVE_ADDRESS);
 80055aa:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80055ae:	2020      	movs	r0, #32
 80055b0:	f7ff ff70 	bl	8005494 <extFlashErase>
	uint8_t header[3] = {0};
 80055b4:	4b08      	ldr	r3, [pc, #32]	@ (80055d8 <resetFotaFlag+0x34>)
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	80bb      	strh	r3, [r7, #4]
 80055ba:	2300      	movs	r3, #0
 80055bc:	71bb      	strb	r3, [r7, #6]
	header[0] = 0xAA;
 80055be:	23aa      	movs	r3, #170	@ 0xaa
 80055c0:	713b      	strb	r3, [r7, #4]
	extFlashPageWrite(FLASH_FLAG_SAVE_ADDRESS, header, 3);
 80055c2:	1d3b      	adds	r3, r7, #4
 80055c4:	2203      	movs	r2, #3
 80055c6:	4619      	mov	r1, r3
 80055c8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80055cc:	f7ff ff08 	bl	80053e0 <extFlashPageWrite>
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	0800a3e0 	.word	0x0800a3e0

080055dc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	@ 0x28
 80055e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055e2:	f107 0314 	add.w	r3, r7, #20
 80055e6:	2200      	movs	r2, #0
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	605a      	str	r2, [r3, #4]
 80055ec:	609a      	str	r2, [r3, #8]
 80055ee:	60da      	str	r2, [r3, #12]
 80055f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80055f2:	4b39      	ldr	r3, [pc, #228]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	4a38      	ldr	r2, [pc, #224]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 80055f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055fc:	6153      	str	r3, [r2, #20]
 80055fe:	4b36      	ldr	r3, [pc, #216]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005606:	613b      	str	r3, [r7, #16]
 8005608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800560a:	4b33      	ldr	r3, [pc, #204]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	4a32      	ldr	r2, [pc, #200]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005614:	6153      	str	r3, [r2, #20]
 8005616:	4b30      	ldr	r3, [pc, #192]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005622:	4b2d      	ldr	r3, [pc, #180]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	4a2c      	ldr	r2, [pc, #176]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005628:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800562c:	6153      	str	r3, [r2, #20]
 800562e:	4b2a      	ldr	r3, [pc, #168]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005636:	60bb      	str	r3, [r7, #8]
 8005638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800563a:	4b27      	ldr	r3, [pc, #156]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	4a26      	ldr	r2, [pc, #152]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005640:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005644:	6153      	str	r3, [r2, #20]
 8005646:	4b24      	ldr	r3, [pc, #144]	@ (80056d8 <MX_GPIO_Init+0xfc>)
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800564e:	607b      	str	r3, [r7, #4]
 8005650:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_Green_Pin|F_WP_Pin, GPIO_PIN_RESET);
 8005652:	2200      	movs	r2, #0
 8005654:	f241 0108 	movw	r1, #4104	@ 0x1008
 8005658:	4820      	ldr	r0, [pc, #128]	@ (80056dc <MX_GPIO_Init+0x100>)
 800565a:	f000 ffcb 	bl	80065f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(F_RST_GPIO_Port, F_RST_Pin, GPIO_PIN_RESET);
 800565e:	2200      	movs	r2, #0
 8005660:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005668:	f000 ffc4 	bl	80065f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(F_nCS_GPIO_Port, F_nCS_Pin, GPIO_PIN_RESET);
 800566c:	2200      	movs	r2, #0
 800566e:	2104      	movs	r1, #4
 8005670:	481b      	ldr	r0, [pc, #108]	@ (80056e0 <MX_GPIO_Init+0x104>)
 8005672:	f000 ffbf 	bl	80065f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Led_Green_Pin|F_WP_Pin;
 8005676:	f241 0308 	movw	r3, #4104	@ 0x1008
 800567a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800567c:	2301      	movs	r3, #1
 800567e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005680:	2300      	movs	r3, #0
 8005682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005684:	2300      	movs	r3, #0
 8005686:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005688:	f107 0314 	add.w	r3, r7, #20
 800568c:	4619      	mov	r1, r3
 800568e:	4813      	ldr	r0, [pc, #76]	@ (80056dc <MX_GPIO_Init+0x100>)
 8005690:	f000 fd3a 	bl	8006108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = F_RST_Pin;
 8005694:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800569a:	2301      	movs	r3, #1
 800569c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800569e:	2300      	movs	r3, #0
 80056a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056a2:	2300      	movs	r3, #0
 80056a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(F_RST_GPIO_Port, &GPIO_InitStruct);
 80056a6:	f107 0314 	add.w	r3, r7, #20
 80056aa:	4619      	mov	r1, r3
 80056ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80056b0:	f000 fd2a 	bl	8006108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = F_nCS_Pin;
 80056b4:	2304      	movs	r3, #4
 80056b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056b8:	2301      	movs	r3, #1
 80056ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c0:	2300      	movs	r3, #0
 80056c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(F_nCS_GPIO_Port, &GPIO_InitStruct);
 80056c4:	f107 0314 	add.w	r3, r7, #20
 80056c8:	4619      	mov	r1, r3
 80056ca:	4805      	ldr	r0, [pc, #20]	@ (80056e0 <MX_GPIO_Init+0x104>)
 80056cc:	f000 fd1c 	bl	8006108 <HAL_GPIO_Init>

}
 80056d0:	bf00      	nop
 80056d2:	3728      	adds	r7, #40	@ 0x28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	40021000 	.word	0x40021000
 80056dc:	48000400 	.word	0x48000400
 80056e0:	48000c00 	.word	0x48000c00

080056e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80056e8:	f000 fafc 	bl	8005ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80056ec:	f000 f84c 	bl	8005788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80056f0:	f7ff ff74 	bl	80055dc <MX_GPIO_Init>
  MX_SPI3_Init();
 80056f4:	f000 f93e 	bl	8005974 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80056f8:	f000 fa50 	bl	8005b9c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, uartRxData, 512);
 80056fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005700:	491b      	ldr	r1, [pc, #108]	@ (8005770 <main+0x8c>)
 8005702:	481c      	ldr	r0, [pc, #112]	@ (8005774 <main+0x90>)
 8005704:	f004 fde0 	bl	800a2c8 <HAL_UARTEx_ReceiveToIdle_IT>
  extFlashHardReset();
 8005708:	f7ff fdb2 	bl	8005270 <extFlashHardReset>
  HAL_Delay(1);
 800570c:	2001      	movs	r0, #1
 800570e:	f000 fb4f 	bl	8005db0 <HAL_Delay>
  extFlashSendCommand(ENABLE_RESET);
 8005712:	2066      	movs	r0, #102	@ 0x66
 8005714:	f7ff fe40 	bl	8005398 <extFlashSendCommand>
  extFlashSendCommand(RESET_DEVICE);
 8005718:	2099      	movs	r0, #153	@ 0x99
 800571a:	f7ff fe3d 	bl	8005398 <extFlashSendCommand>
  extFlashSendCommand(GLOBAL_UNLOCK);
 800571e:	2098      	movs	r0, #152	@ 0x98
 8005720:	f7ff fe3a 	bl	8005398 <extFlashSendCommand>
  extFlashGetDeviceId(device_Id);
 8005724:	4814      	ldr	r0, [pc, #80]	@ (8005778 <main+0x94>)
 8005726:	f7ff fddd 	bl	80052e4 <extFlashGetDeviceId>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(packetReceived){
 800572a:	4b14      	ldr	r3, [pc, #80]	@ (800577c <main+0x98>)
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d008      	beq.n	8005744 <main+0x60>
		  packetReceived = 0;
 8005732:	4b12      	ldr	r3, [pc, #72]	@ (800577c <main+0x98>)
 8005734:	2200      	movs	r2, #0
 8005736:	701a      	strb	r2, [r3, #0]
		  processPacketTest(uartRxData, receivedPacketSize);
 8005738:	4b11      	ldr	r3, [pc, #68]	@ (8005780 <main+0x9c>)
 800573a:	881b      	ldrh	r3, [r3, #0]
 800573c:	4619      	mov	r1, r3
 800573e:	480c      	ldr	r0, [pc, #48]	@ (8005770 <main+0x8c>)
 8005740:	f000 f8b6 	bl	80058b0 <processPacketTest>
	  }
	  HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, GPIO_PIN_SET);
 8005744:	2201      	movs	r2, #1
 8005746:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800574a:	480e      	ldr	r0, [pc, #56]	@ (8005784 <main+0xa0>)
 800574c:	f000 ff52 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8005750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005754:	f000 fb2c 	bl	8005db0 <HAL_Delay>
	  HAL_GPIO_WritePin(Led_Green_GPIO_Port, Led_Green_Pin, GPIO_PIN_RESET);
 8005758:	2200      	movs	r2, #0
 800575a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800575e:	4809      	ldr	r0, [pc, #36]	@ (8005784 <main+0xa0>)
 8005760:	f000 ff48 	bl	80065f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8005764:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005768:	f000 fb22 	bl	8005db0 <HAL_Delay>
	  if(packetReceived){
 800576c:	e7dd      	b.n	800572a <main+0x46>
 800576e:	bf00      	nop
 8005770:	20000130 	.word	0x20000130
 8005774:	200002ac 	.word	0x200002ac
 8005778:	20000240 	.word	0x20000240
 800577c:	2000023e 	.word	0x2000023e
 8005780:	2000012c 	.word	0x2000012c
 8005784:	48000400 	.word	0x48000400

08005788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b0a2      	sub	sp, #136	@ 0x88
 800578c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800578e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005792:	2228      	movs	r2, #40	@ 0x28
 8005794:	2100      	movs	r1, #0
 8005796:	4618      	mov	r0, r3
 8005798:	f004 fdea 	bl	800a370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800579c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80057a0:	2200      	movs	r2, #0
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	609a      	str	r2, [r3, #8]
 80057a8:	60da      	str	r2, [r3, #12]
 80057aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80057ac:	463b      	mov	r3, r7
 80057ae:	224c      	movs	r2, #76	@ 0x4c
 80057b0:	2100      	movs	r1, #0
 80057b2:	4618      	mov	r0, r3
 80057b4:	f004 fddc 	bl	800a370 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80057b8:	2302      	movs	r3, #2
 80057ba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80057bc:	2301      	movs	r3, #1
 80057be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80057c0:	2310      	movs	r3, #16
 80057c2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80057c4:	2302      	movs	r3, #2
 80057c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80057c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80057ce:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80057d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80057dc:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 ff1f 	bl	8006624 <HAL_RCC_OscConfig>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80057ec:	f000 f844 	bl	8005878 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80057f0:	230f      	movs	r3, #15
 80057f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80057f4:	2302      	movs	r3, #2
 80057f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80057f8:	2300      	movs	r3, #0
 80057fa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80057fc:	2300      	movs	r3, #0
 80057fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005800:	2300      	movs	r3, #0
 8005802:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005804:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005808:	2101      	movs	r1, #1
 800580a:	4618      	mov	r0, r3
 800580c:	f001 ff5e 	bl	80076cc <HAL_RCC_ClockConfig>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8005816:	f000 f82f 	bl	8005878 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800581a:	2302      	movs	r3, #2
 800581c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800581e:	2300      	movs	r3, #0
 8005820:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005822:	463b      	mov	r3, r7
 8005824:	4618      	mov	r0, r3
 8005826:	f002 f987 	bl	8007b38 <HAL_RCCEx_PeriphCLKConfig>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8005830:	f000 f822 	bl	8005878 <Error_Handler>
  }
}
 8005834:	bf00      	nop
 8005836:	3788      	adds	r7, #136	@ 0x88
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	807b      	strh	r3, [r7, #2]
	packetReceived = 1;
 8005848:	4b07      	ldr	r3, [pc, #28]	@ (8005868 <HAL_UARTEx_RxEventCallback+0x2c>)
 800584a:	2201      	movs	r2, #1
 800584c:	701a      	strb	r2, [r3, #0]
	receivedPacketSize = Size;
 800584e:	4a07      	ldr	r2, [pc, #28]	@ (800586c <HAL_UARTEx_RxEventCallback+0x30>)
 8005850:	887b      	ldrh	r3, [r7, #2]
 8005852:	8013      	strh	r3, [r2, #0]
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, uartRxData, 512);
 8005854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005858:	4905      	ldr	r1, [pc, #20]	@ (8005870 <HAL_UARTEx_RxEventCallback+0x34>)
 800585a:	4806      	ldr	r0, [pc, #24]	@ (8005874 <HAL_UARTEx_RxEventCallback+0x38>)
 800585c:	f004 fd34 	bl	800a2c8 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8005860:	bf00      	nop
 8005862:	3708      	adds	r7, #8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	2000023e 	.word	0x2000023e
 800586c:	2000012c 	.word	0x2000012c
 8005870:	20000130 	.word	0x20000130
 8005874:	200002ac 	.word	0x200002ac

08005878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800587c:	b672      	cpsid	i
}
 800587e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005880:	bf00      	nop
 8005882:	e7fd      	b.n	8005880 <Error_Handler+0x8>

08005884 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005888:	f3bf 8f4f 	dsb	sy
}
 800588c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800588e:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <__NVIC_SystemReset+0x24>)
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005896:	4904      	ldr	r1, [pc, #16]	@ (80058a8 <__NVIC_SystemReset+0x24>)
 8005898:	4b04      	ldr	r3, [pc, #16]	@ (80058ac <__NVIC_SystemReset+0x28>)
 800589a:	4313      	orrs	r3, r2
 800589c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800589e:	f3bf 8f4f 	dsb	sy
}
 80058a2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80058a4:	bf00      	nop
 80058a6:	e7fd      	b.n	80058a4 <__NVIC_SystemReset+0x20>
 80058a8:	e000ed00 	.word	0xe000ed00
 80058ac:	05fa0004 	.word	0x05fa0004

080058b0 <processPacketTest>:
uint8_t		readBack[256]		= {0};
uint8_t 	isFlashErased 		= 0;
uint8_t 	isFirmwareVerified	= 0;
uint32_t 	firmwareSize		= 0;

void processPacketTest(uint8_t *pFrame, uint16_t pktLen){
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	460b      	mov	r3, r1
 80058ba:	807b      	strh	r3, [r7, #2]
	/*check if Frame Start and Frame End is Properly received*/
	if(*pFrame == 0x00)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d109      	bne.n	80058d8 <processPacketTest+0x28>
		savePacketToExtFlash((pFrame+1),pktLen-1);// assuing FRAME= FRAME_TYPE+DATA_BYTES(1+N DATA_BYTES)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	887b      	ldrh	r3, [r7, #2]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	4619      	mov	r1, r3
 80058d0:	4610      	mov	r0, r2
 80058d2:	f000 f82b 	bl	800592c <savePacketToExtFlash>
		HAL_Delay(10);
		NVIC_SystemReset();
	}
	else if(*pFrame == 0x03)
		resetFotaFlag();
}
 80058d6:	e020      	b.n	800591a <processPacketTest+0x6a>
	else if(*pFrame == 0x01){
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d108      	bne.n	80058f2 <processPacketTest+0x42>
		extFlashEraseFotaSector();
 80058e0:	f7ff fe28 	bl	8005534 <extFlashEraseFotaSector>
		HAL_UART_Transmit(&huart2, "Erase Done...\n", 14, 10);
 80058e4:	230a      	movs	r3, #10
 80058e6:	220e      	movs	r2, #14
 80058e8:	490e      	ldr	r1, [pc, #56]	@ (8005924 <processPacketTest+0x74>)
 80058ea:	480f      	ldr	r0, [pc, #60]	@ (8005928 <processPacketTest+0x78>)
 80058ec:	f003 fabc 	bl	8008e68 <HAL_UART_Transmit>
}
 80058f0:	e013      	b.n	800591a <processPacketTest+0x6a>
	else if(*pFrame == 0x02){
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d109      	bne.n	800590e <processPacketTest+0x5e>
		extFlashWriteHeader(pFrame+1);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3301      	adds	r3, #1
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff fe2c 	bl	800555c <extFlashWriteHeader>
		HAL_Delay(10);
 8005904:	200a      	movs	r0, #10
 8005906:	f000 fa53 	bl	8005db0 <HAL_Delay>
		NVIC_SystemReset();
 800590a:	f7ff ffbb 	bl	8005884 <__NVIC_SystemReset>
	else if(*pFrame == 0x03)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	2b03      	cmp	r3, #3
 8005914:	d101      	bne.n	800591a <processPacketTest+0x6a>
		resetFotaFlag();
 8005916:	f7ff fe45 	bl	80055a4 <resetFotaFlag>
}
 800591a:	bf00      	nop
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	0800a3e4 	.word	0x0800a3e4
 8005928:	200002ac 	.word	0x200002ac

0800592c <savePacketToExtFlash>:

void savePacketToExtFlash(uint8_t *pData, uint16_t dataLen){
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	460b      	mov	r3, r1
 8005936:	807b      	strh	r3, [r7, #2]
	uint8_t responseString[2] = {0x05,0x00};
 8005938:	2305      	movs	r3, #5
 800593a:	81bb      	strh	r3, [r7, #12]

	static uint32_t extFlashAddress = FLASH_PAGE0_BASE_ADDRESS;
//	uint8_t compareFlag = 0;
	extFlashPageWrite(extFlashAddress, pData, dataLen);
 800593c:	4b0b      	ldr	r3, [pc, #44]	@ (800596c <savePacketToExtFlash+0x40>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	887a      	ldrh	r2, [r7, #2]
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	4618      	mov	r0, r3
 8005946:	f7ff fd4b 	bl	80053e0 <extFlashPageWrite>
//		extFlashAddress += dataLen;
//	}
//	else {
//		responseString[1] = 0xAA;
//	}
	extFlashAddress += dataLen;
 800594a:	887a      	ldrh	r2, [r7, #2]
 800594c:	4b07      	ldr	r3, [pc, #28]	@ (800596c <savePacketToExtFlash+0x40>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4413      	add	r3, r2
 8005952:	4a06      	ldr	r2, [pc, #24]	@ (800596c <savePacketToExtFlash+0x40>)
 8005954:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, responseString, 2, 5);
 8005956:	f107 010c 	add.w	r1, r7, #12
 800595a:	2305      	movs	r3, #5
 800595c:	2202      	movs	r2, #2
 800595e:	4804      	ldr	r0, [pc, #16]	@ (8005970 <savePacketToExtFlash+0x44>)
 8005960:	f003 fa82 	bl	8008e68 <HAL_UART_Transmit>
}
 8005964:	bf00      	nop
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	20000244 	.word	0x20000244
 8005970:	200002ac 	.word	0x200002ac

08005974 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005978:	4b1b      	ldr	r3, [pc, #108]	@ (80059e8 <MX_SPI3_Init+0x74>)
 800597a:	4a1c      	ldr	r2, [pc, #112]	@ (80059ec <MX_SPI3_Init+0x78>)
 800597c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800597e:	4b1a      	ldr	r3, [pc, #104]	@ (80059e8 <MX_SPI3_Init+0x74>)
 8005980:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005984:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005986:	4b18      	ldr	r3, [pc, #96]	@ (80059e8 <MX_SPI3_Init+0x74>)
 8005988:	2200      	movs	r2, #0
 800598a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800598c:	4b16      	ldr	r3, [pc, #88]	@ (80059e8 <MX_SPI3_Init+0x74>)
 800598e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005992:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005994:	4b14      	ldr	r3, [pc, #80]	@ (80059e8 <MX_SPI3_Init+0x74>)
 8005996:	2200      	movs	r2, #0
 8005998:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800599a:	4b13      	ldr	r3, [pc, #76]	@ (80059e8 <MX_SPI3_Init+0x74>)
 800599c:	2200      	movs	r2, #0
 800599e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80059a0:	4b11      	ldr	r3, [pc, #68]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059a6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80059a8:	4b0f      	ldr	r3, [pc, #60]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059aa:	2218      	movs	r2, #24
 80059ac:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80059ae:	4b0e      	ldr	r3, [pc, #56]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80059b4:	4b0c      	ldr	r3, [pc, #48]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059ba:	4b0b      	ldr	r3, [pc, #44]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059bc:	2200      	movs	r2, #0
 80059be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80059c0:	4b09      	ldr	r3, [pc, #36]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059c2:	2207      	movs	r2, #7
 80059c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80059c6:	4b08      	ldr	r3, [pc, #32]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80059cc:	4b06      	ldr	r3, [pc, #24]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80059d2:	4805      	ldr	r0, [pc, #20]	@ (80059e8 <MX_SPI3_Init+0x74>)
 80059d4:	f002 fa9c 	bl	8007f10 <HAL_SPI_Init>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80059de:	f7ff ff4b 	bl	8005878 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80059e2:	bf00      	nop
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20000248 	.word	0x20000248
 80059ec:	40003c00 	.word	0x40003c00

080059f0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b08a      	sub	sp, #40	@ 0x28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059f8:	f107 0314 	add.w	r3, r7, #20
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	605a      	str	r2, [r3, #4]
 8005a02:	609a      	str	r2, [r3, #8]
 8005a04:	60da      	str	r2, [r3, #12]
 8005a06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a17      	ldr	r2, [pc, #92]	@ (8005a6c <HAL_SPI_MspInit+0x7c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d128      	bne.n	8005a64 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005a12:	4b17      	ldr	r3, [pc, #92]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	4a16      	ldr	r2, [pc, #88]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a1c:	61d3      	str	r3, [r2, #28]
 8005a1e:	4b14      	ldr	r3, [pc, #80]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a26:	613b      	str	r3, [r7, #16]
 8005a28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a2a:	4b11      	ldr	r3, [pc, #68]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	4a10      	ldr	r2, [pc, #64]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a30:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a34:	6153      	str	r3, [r2, #20]
 8005a36:	4b0e      	ldr	r3, [pc, #56]	@ (8005a70 <HAL_SPI_MspInit+0x80>)
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a3e:	60fb      	str	r3, [r7, #12]
 8005a40:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005a42:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8005a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a48:	2302      	movs	r3, #2
 8005a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a50:	2303      	movs	r3, #3
 8005a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005a54:	2306      	movs	r3, #6
 8005a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a58:	f107 0314 	add.w	r3, r7, #20
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	4805      	ldr	r0, [pc, #20]	@ (8005a74 <HAL_SPI_MspInit+0x84>)
 8005a60:	f000 fb52 	bl	8006108 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005a64:	bf00      	nop
 8005a66:	3728      	adds	r7, #40	@ 0x28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	40003c00 	.word	0x40003c00
 8005a70:	40021000 	.word	0x40021000
 8005a74:	48000800 	.word	0x48000800

08005a78 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI3)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a08      	ldr	r2, [pc, #32]	@ (8005aa8 <HAL_SPI_MspDeInit+0x30>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d10a      	bne.n	8005aa0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8005a8a:	4b08      	ldr	r3, [pc, #32]	@ (8005aac <HAL_SPI_MspDeInit+0x34>)
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	4a07      	ldr	r2, [pc, #28]	@ (8005aac <HAL_SPI_MspDeInit+0x34>)
 8005a90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005a94:	61d3      	str	r3, [r2, #28]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 8005a96:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8005a9a:	4805      	ldr	r0, [pc, #20]	@ (8005ab0 <HAL_SPI_MspDeInit+0x38>)
 8005a9c:	f000 fcbe 	bl	800641c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }
}
 8005aa0:	bf00      	nop
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	40003c00 	.word	0x40003c00
 8005aac:	40021000 	.word	0x40021000
 8005ab0:	48000800 	.word	0x48000800

08005ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aba:	4b0f      	ldr	r3, [pc, #60]	@ (8005af8 <HAL_MspInit+0x44>)
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	4a0e      	ldr	r2, [pc, #56]	@ (8005af8 <HAL_MspInit+0x44>)
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	6193      	str	r3, [r2, #24]
 8005ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8005af8 <HAL_MspInit+0x44>)
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	607b      	str	r3, [r7, #4]
 8005ad0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ad2:	4b09      	ldr	r3, [pc, #36]	@ (8005af8 <HAL_MspInit+0x44>)
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	4a08      	ldr	r2, [pc, #32]	@ (8005af8 <HAL_MspInit+0x44>)
 8005ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005adc:	61d3      	str	r3, [r2, #28]
 8005ade:	4b06      	ldr	r3, [pc, #24]	@ (8005af8 <HAL_MspInit+0x44>)
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ae6:	603b      	str	r3, [r7, #0]
 8005ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40021000 	.word	0x40021000

08005afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b00:	bf00      	nop
 8005b02:	e7fd      	b.n	8005b00 <NMI_Handler+0x4>

08005b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b04:	b480      	push	{r7}
 8005b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b08:	bf00      	nop
 8005b0a:	e7fd      	b.n	8005b08 <HardFault_Handler+0x4>

08005b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b10:	bf00      	nop
 8005b12:	e7fd      	b.n	8005b10 <MemManage_Handler+0x4>

08005b14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b14:	b480      	push	{r7}
 8005b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b18:	bf00      	nop
 8005b1a:	e7fd      	b.n	8005b18 <BusFault_Handler+0x4>

08005b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b20:	bf00      	nop
 8005b22:	e7fd      	b.n	8005b20 <UsageFault_Handler+0x4>

08005b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b28:	bf00      	nop
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b32:	b480      	push	{r7}
 8005b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b36:	bf00      	nop
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b44:	bf00      	nop
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b52:	f000 f90d 	bl	8005d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b56:	bf00      	nop
 8005b58:	bd80      	pop	{r7, pc}
	...

08005b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005b60:	4802      	ldr	r0, [pc, #8]	@ (8005b6c <USART2_IRQHandler+0x10>)
 8005b62:	f003 fa0b 	bl	8008f7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005b66:	bf00      	nop
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	200002ac 	.word	0x200002ac

08005b70 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005b74:	4b07      	ldr	r3, [pc, #28]	@ (8005b94 <SystemInit+0x24>)
 8005b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7a:	4a06      	ldr	r2, [pc, #24]	@ (8005b94 <SystemInit+0x24>)
 8005b7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8005b84:	4b03      	ldr	r3, [pc, #12]	@ (8005b94 <SystemInit+0x24>)
 8005b86:	4a04      	ldr	r2, [pc, #16]	@ (8005b98 <SystemInit+0x28>)
 8005b88:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005b8a:	bf00      	nop
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	e000ed00 	.word	0xe000ed00
 8005b98:	08005000 	.word	0x08005000

08005b9c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005ba0:	4b14      	ldr	r3, [pc, #80]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005ba2:	4a15      	ldr	r2, [pc, #84]	@ (8005bf8 <MX_USART2_UART_Init+0x5c>)
 8005ba4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005ba6:	4b13      	ldr	r3, [pc, #76]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005ba8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005bac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005bae:	4b11      	ldr	r3, [pc, #68]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005bba:	4b0e      	ldr	r3, [pc, #56]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bc2:	220c      	movs	r2, #12
 8005bc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005bcc:	4b09      	ldr	r3, [pc, #36]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bce:	2200      	movs	r2, #0
 8005bd0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005bd2:	4b08      	ldr	r3, [pc, #32]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005bd8:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005bde:	4805      	ldr	r0, [pc, #20]	@ (8005bf4 <MX_USART2_UART_Init+0x58>)
 8005be0:	f003 f8f4 	bl	8008dcc <HAL_UART_Init>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005bea:	f7ff fe45 	bl	8005878 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005bee:	bf00      	nop
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	200002ac 	.word	0x200002ac
 8005bf8:	40004400 	.word	0x40004400

08005bfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08a      	sub	sp, #40	@ 0x28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c04:	f107 0314 	add.w	r3, r7, #20
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	609a      	str	r2, [r3, #8]
 8005c10:	60da      	str	r2, [r3, #12]
 8005c12:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a1b      	ldr	r2, [pc, #108]	@ (8005c88 <HAL_UART_MspInit+0x8c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d130      	bne.n	8005c80 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	4a1a      	ldr	r2, [pc, #104]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c28:	61d3      	str	r3, [r2, #28]
 8005c2a:	4b18      	ldr	r3, [pc, #96]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c32:	613b      	str	r3, [r7, #16]
 8005c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c36:	4b15      	ldr	r3, [pc, #84]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	4a14      	ldr	r2, [pc, #80]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c40:	6153      	str	r3, [r2, #20]
 8005c42:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <HAL_UART_MspInit+0x90>)
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005c4e:	230c      	movs	r3, #12
 8005c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c52:	2302      	movs	r3, #2
 8005c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c5e:	2307      	movs	r3, #7
 8005c60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c62:	f107 0314 	add.w	r3, r7, #20
 8005c66:	4619      	mov	r1, r3
 8005c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005c6c:	f000 fa4c 	bl	8006108 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c70:	2200      	movs	r2, #0
 8005c72:	2100      	movs	r1, #0
 8005c74:	2026      	movs	r0, #38	@ 0x26
 8005c76:	f000 f99a 	bl	8005fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005c7a:	2026      	movs	r0, #38	@ 0x26
 8005c7c:	f000 f9b3 	bl	8005fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c80:	bf00      	nop
 8005c82:	3728      	adds	r7, #40	@ 0x28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	40004400 	.word	0x40004400
 8005c8c:	40021000 	.word	0x40021000

08005c90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005c90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005cc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005c94:	f7ff ff6c 	bl	8005b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c98:	480c      	ldr	r0, [pc, #48]	@ (8005ccc <LoopForever+0x6>)
  ldr r1, =_edata
 8005c9a:	490d      	ldr	r1, [pc, #52]	@ (8005cd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8005cd4 <LoopForever+0xe>)
  movs r3, #0
 8005c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ca0:	e002      	b.n	8005ca8 <LoopCopyDataInit>

08005ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ca6:	3304      	adds	r3, #4

08005ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005cac:	d3f9      	bcc.n	8005ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005cae:	4a0a      	ldr	r2, [pc, #40]	@ (8005cd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005cb0:	4c0a      	ldr	r4, [pc, #40]	@ (8005cdc <LoopForever+0x16>)
  movs r3, #0
 8005cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005cb4:	e001      	b.n	8005cba <LoopFillZerobss>

08005cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005cb8:	3204      	adds	r2, #4

08005cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005cbc:	d3fb      	bcc.n	8005cb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005cbe:	f004 fb5f 	bl	800a380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005cc2:	f7ff fd0f 	bl	80056e4 <main>

08005cc6 <LoopForever>:

LoopForever:
    b LoopForever
 8005cc6:	e7fe      	b.n	8005cc6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005cc8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005cd0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005cd4:	0800a434 	.word	0x0800a434
  ldr r2, =_sbss
 8005cd8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8005cdc:	20000338 	.word	0x20000338

08005ce0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005ce0:	e7fe      	b.n	8005ce0 <ADC1_2_IRQHandler>
	...

08005ce4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ce8:	4b08      	ldr	r3, [pc, #32]	@ (8005d0c <HAL_Init+0x28>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a07      	ldr	r2, [pc, #28]	@ (8005d0c <HAL_Init+0x28>)
 8005cee:	f043 0310 	orr.w	r3, r3, #16
 8005cf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005cf4:	2003      	movs	r0, #3
 8005cf6:	f000 f94f 	bl	8005f98 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005cfa:	200f      	movs	r0, #15
 8005cfc:	f000 f808 	bl	8005d10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d00:	f7ff fed8 	bl	8005ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	40022000 	.word	0x40022000

08005d10 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d18:	4b12      	ldr	r3, [pc, #72]	@ (8005d64 <HAL_InitTick+0x54>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4b12      	ldr	r3, [pc, #72]	@ (8005d68 <HAL_InitTick+0x58>)
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	4619      	mov	r1, r3
 8005d22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 f967 	bl	8006002 <HAL_SYSTICK_Config>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e00e      	b.n	8005d5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b0f      	cmp	r3, #15
 8005d42:	d80a      	bhi.n	8005d5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d44:	2200      	movs	r2, #0
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4c:	f000 f92f 	bl	8005fae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d50:	4a06      	ldr	r2, [pc, #24]	@ (8005d6c <HAL_InitTick+0x5c>)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	e000      	b.n	8005d5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20000000 	.word	0x20000000
 8005d68:	20000008 	.word	0x20000008
 8005d6c:	20000004 	.word	0x20000004

08005d70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d74:	4b06      	ldr	r3, [pc, #24]	@ (8005d90 <HAL_IncTick+0x20>)
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	4b06      	ldr	r3, [pc, #24]	@ (8005d94 <HAL_IncTick+0x24>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4413      	add	r3, r2
 8005d80:	4a04      	ldr	r2, [pc, #16]	@ (8005d94 <HAL_IncTick+0x24>)
 8005d82:	6013      	str	r3, [r2, #0]
}
 8005d84:	bf00      	nop
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	20000008 	.word	0x20000008
 8005d94:	20000334 	.word	0x20000334

08005d98 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0
  return uwTick;  
 8005d9c:	4b03      	ldr	r3, [pc, #12]	@ (8005dac <HAL_GetTick+0x14>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000334 	.word	0x20000334

08005db0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005db8:	f7ff ffee 	bl	8005d98 <HAL_GetTick>
 8005dbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc8:	d005      	beq.n	8005dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005dca:	4b0a      	ldr	r3, [pc, #40]	@ (8005df4 <HAL_Delay+0x44>)
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005dd6:	bf00      	nop
 8005dd8:	f7ff ffde 	bl	8005d98 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d8f7      	bhi.n	8005dd8 <HAL_Delay+0x28>
  {
  }
}
 8005de8:	bf00      	nop
 8005dea:	bf00      	nop
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20000008 	.word	0x20000008

08005df8 <__NVIC_SetPriorityGrouping>:
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e08:	4b0c      	ldr	r3, [pc, #48]	@ (8005e3c <__NVIC_SetPriorityGrouping+0x44>)
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005e14:	4013      	ands	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e2a:	4a04      	ldr	r2, [pc, #16]	@ (8005e3c <__NVIC_SetPriorityGrouping+0x44>)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	60d3      	str	r3, [r2, #12]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr
 8005e3c:	e000ed00 	.word	0xe000ed00

08005e40 <__NVIC_GetPriorityGrouping>:
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e44:	4b04      	ldr	r3, [pc, #16]	@ (8005e58 <__NVIC_GetPriorityGrouping+0x18>)
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	0a1b      	lsrs	r3, r3, #8
 8005e4a:	f003 0307 	and.w	r3, r3, #7
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	e000ed00 	.word	0xe000ed00

08005e5c <__NVIC_EnableIRQ>:
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	4603      	mov	r3, r0
 8005e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	db0b      	blt.n	8005e86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	f003 021f 	and.w	r2, r3, #31
 8005e74:	4907      	ldr	r1, [pc, #28]	@ (8005e94 <__NVIC_EnableIRQ+0x38>)
 8005e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e7a:	095b      	lsrs	r3, r3, #5
 8005e7c:	2001      	movs	r0, #1
 8005e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8005e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e86:	bf00      	nop
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	e000e100 	.word	0xe000e100

08005e98 <__NVIC_SetPriority>:
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	6039      	str	r1, [r7, #0]
 8005ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	db0a      	blt.n	8005ec2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	490c      	ldr	r1, [pc, #48]	@ (8005ee4 <__NVIC_SetPriority+0x4c>)
 8005eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb6:	0112      	lsls	r2, r2, #4
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	440b      	add	r3, r1
 8005ebc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005ec0:	e00a      	b.n	8005ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	4908      	ldr	r1, [pc, #32]	@ (8005ee8 <__NVIC_SetPriority+0x50>)
 8005ec8:	79fb      	ldrb	r3, [r7, #7]
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	3b04      	subs	r3, #4
 8005ed0:	0112      	lsls	r2, r2, #4
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	440b      	add	r3, r1
 8005ed6:	761a      	strb	r2, [r3, #24]
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr
 8005ee4:	e000e100 	.word	0xe000e100
 8005ee8:	e000ed00 	.word	0xe000ed00

08005eec <NVIC_EncodePriority>:
{
 8005eec:	b480      	push	{r7}
 8005eee:	b089      	sub	sp, #36	@ 0x24
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	f1c3 0307 	rsb	r3, r3, #7
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	bf28      	it	cs
 8005f0a:	2304      	movcs	r3, #4
 8005f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	3304      	adds	r3, #4
 8005f12:	2b06      	cmp	r3, #6
 8005f14:	d902      	bls.n	8005f1c <NVIC_EncodePriority+0x30>
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	3b03      	subs	r3, #3
 8005f1a:	e000      	b.n	8005f1e <NVIC_EncodePriority+0x32>
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f20:	f04f 32ff 	mov.w	r2, #4294967295
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2a:	43da      	mvns	r2, r3
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	401a      	ands	r2, r3
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f34:	f04f 31ff 	mov.w	r1, #4294967295
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3e:	43d9      	mvns	r1, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f44:	4313      	orrs	r3, r2
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3724      	adds	r7, #36	@ 0x24
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
	...

08005f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f64:	d301      	bcc.n	8005f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f66:	2301      	movs	r3, #1
 8005f68:	e00f      	b.n	8005f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f94 <SysTick_Config+0x40>)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f72:	210f      	movs	r1, #15
 8005f74:	f04f 30ff 	mov.w	r0, #4294967295
 8005f78:	f7ff ff8e 	bl	8005e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f7c:	4b05      	ldr	r3, [pc, #20]	@ (8005f94 <SysTick_Config+0x40>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f82:	4b04      	ldr	r3, [pc, #16]	@ (8005f94 <SysTick_Config+0x40>)
 8005f84:	2207      	movs	r2, #7
 8005f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	e000e010 	.word	0xe000e010

08005f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7ff ff29 	bl	8005df8 <__NVIC_SetPriorityGrouping>
}
 8005fa6:	bf00      	nop
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b086      	sub	sp, #24
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005fc0:	f7ff ff3e 	bl	8005e40 <__NVIC_GetPriorityGrouping>
 8005fc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	68b9      	ldr	r1, [r7, #8]
 8005fca:	6978      	ldr	r0, [r7, #20]
 8005fcc:	f7ff ff8e 	bl	8005eec <NVIC_EncodePriority>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7ff ff5d 	bl	8005e98 <__NVIC_SetPriority>
}
 8005fde:	bf00      	nop
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b082      	sub	sp, #8
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	4603      	mov	r3, r0
 8005fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7ff ff31 	bl	8005e5c <__NVIC_EnableIRQ>
}
 8005ffa:	bf00      	nop
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7ff ffa2 	bl	8005f54 <SysTick_Config>
 8006010:	4603      	mov	r3, r0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3708      	adds	r7, #8
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006028:	2b02      	cmp	r3, #2
 800602a:	d008      	beq.n	800603e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2204      	movs	r2, #4
 8006030:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e020      	b.n	8006080 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 020e 	bic.w	r2, r2, #14
 800604c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 0201 	bic.w	r2, r2, #1
 800605c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006066:	2101      	movs	r1, #1
 8006068:	fa01 f202 	lsl.w	r2, r1, r2
 800606c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d005      	beq.n	80060ae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2204      	movs	r2, #4
 80060a6:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	73fb      	strb	r3, [r7, #15]
 80060ac:	e027      	b.n	80060fe <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 020e 	bic.w	r2, r2, #14
 80060bc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 0201 	bic.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d6:	2101      	movs	r1, #1
 80060d8:	fa01 f202 	lsl.w	r2, r1, r2
 80060dc:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	4798      	blx	r3
    } 
  }
  return status;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006112:	2300      	movs	r3, #0
 8006114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006116:	e160      	b.n	80063da <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	2101      	movs	r1, #1
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	fa01 f303 	lsl.w	r3, r1, r3
 8006124:	4013      	ands	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 8152 	beq.w	80063d4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f003 0303 	and.w	r3, r3, #3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d005      	beq.n	8006148 <HAL_GPIO_Init+0x40>
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	f003 0303 	and.w	r3, r3, #3
 8006144:	2b02      	cmp	r3, #2
 8006146:	d130      	bne.n	80061aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	005b      	lsls	r3, r3, #1
 8006152:	2203      	movs	r2, #3
 8006154:	fa02 f303 	lsl.w	r3, r2, r3
 8006158:	43db      	mvns	r3, r3
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	4013      	ands	r3, r2
 800615e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68da      	ldr	r2, [r3, #12]
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	fa02 f303 	lsl.w	r3, r2, r3
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800617e:	2201      	movs	r2, #1
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	fa02 f303 	lsl.w	r3, r2, r3
 8006186:	43db      	mvns	r3, r3
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	4013      	ands	r3, r2
 800618c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	091b      	lsrs	r3, r3, #4
 8006194:	f003 0201 	and.w	r2, r3, #1
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	fa02 f303 	lsl.w	r3, r2, r3
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	f003 0303 	and.w	r3, r3, #3
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	d017      	beq.n	80061e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	2203      	movs	r2, #3
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43db      	mvns	r3, r3
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4013      	ands	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f003 0303 	and.w	r3, r3, #3
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d123      	bne.n	800623a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	08da      	lsrs	r2, r3, #3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	3208      	adds	r2, #8
 80061fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	220f      	movs	r2, #15
 800620a:	fa02 f303 	lsl.w	r3, r2, r3
 800620e:	43db      	mvns	r3, r3
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	4013      	ands	r3, r2
 8006214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	691a      	ldr	r2, [r3, #16]
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	fa02 f303 	lsl.w	r3, r2, r3
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	08da      	lsrs	r2, r3, #3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	3208      	adds	r2, #8
 8006234:	6939      	ldr	r1, [r7, #16]
 8006236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	2203      	movs	r2, #3
 8006246:	fa02 f303 	lsl.w	r3, r2, r3
 800624a:	43db      	mvns	r3, r3
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	4013      	ands	r3, r2
 8006250:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f003 0203 	and.w	r2, r3, #3
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	005b      	lsls	r3, r3, #1
 800625e:	fa02 f303 	lsl.w	r3, r2, r3
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4313      	orrs	r3, r2
 8006266:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 80ac 	beq.w	80063d4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800627c:	4b5e      	ldr	r3, [pc, #376]	@ (80063f8 <HAL_GPIO_Init+0x2f0>)
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	4a5d      	ldr	r2, [pc, #372]	@ (80063f8 <HAL_GPIO_Init+0x2f0>)
 8006282:	f043 0301 	orr.w	r3, r3, #1
 8006286:	6193      	str	r3, [r2, #24]
 8006288:	4b5b      	ldr	r3, [pc, #364]	@ (80063f8 <HAL_GPIO_Init+0x2f0>)
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	60bb      	str	r3, [r7, #8]
 8006292:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006294:	4a59      	ldr	r2, [pc, #356]	@ (80063fc <HAL_GPIO_Init+0x2f4>)
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	089b      	lsrs	r3, r3, #2
 800629a:	3302      	adds	r3, #2
 800629c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f003 0303 	and.w	r3, r3, #3
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	220f      	movs	r2, #15
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	4013      	ands	r3, r2
 80062b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80062be:	d025      	beq.n	800630c <HAL_GPIO_Init+0x204>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a4f      	ldr	r2, [pc, #316]	@ (8006400 <HAL_GPIO_Init+0x2f8>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d01f      	beq.n	8006308 <HAL_GPIO_Init+0x200>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a4e      	ldr	r2, [pc, #312]	@ (8006404 <HAL_GPIO_Init+0x2fc>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d019      	beq.n	8006304 <HAL_GPIO_Init+0x1fc>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a4d      	ldr	r2, [pc, #308]	@ (8006408 <HAL_GPIO_Init+0x300>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d013      	beq.n	8006300 <HAL_GPIO_Init+0x1f8>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a4c      	ldr	r2, [pc, #304]	@ (800640c <HAL_GPIO_Init+0x304>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d00d      	beq.n	80062fc <HAL_GPIO_Init+0x1f4>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a4b      	ldr	r2, [pc, #300]	@ (8006410 <HAL_GPIO_Init+0x308>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d007      	beq.n	80062f8 <HAL_GPIO_Init+0x1f0>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a4a      	ldr	r2, [pc, #296]	@ (8006414 <HAL_GPIO_Init+0x30c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d101      	bne.n	80062f4 <HAL_GPIO_Init+0x1ec>
 80062f0:	2306      	movs	r3, #6
 80062f2:	e00c      	b.n	800630e <HAL_GPIO_Init+0x206>
 80062f4:	2307      	movs	r3, #7
 80062f6:	e00a      	b.n	800630e <HAL_GPIO_Init+0x206>
 80062f8:	2305      	movs	r3, #5
 80062fa:	e008      	b.n	800630e <HAL_GPIO_Init+0x206>
 80062fc:	2304      	movs	r3, #4
 80062fe:	e006      	b.n	800630e <HAL_GPIO_Init+0x206>
 8006300:	2303      	movs	r3, #3
 8006302:	e004      	b.n	800630e <HAL_GPIO_Init+0x206>
 8006304:	2302      	movs	r3, #2
 8006306:	e002      	b.n	800630e <HAL_GPIO_Init+0x206>
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <HAL_GPIO_Init+0x206>
 800630c:	2300      	movs	r3, #0
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	f002 0203 	and.w	r2, r2, #3
 8006314:	0092      	lsls	r2, r2, #2
 8006316:	4093      	lsls	r3, r2
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800631e:	4937      	ldr	r1, [pc, #220]	@ (80063fc <HAL_GPIO_Init+0x2f4>)
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	089b      	lsrs	r3, r3, #2
 8006324:	3302      	adds	r3, #2
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800632c:	4b3a      	ldr	r3, [pc, #232]	@ (8006418 <HAL_GPIO_Init+0x310>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	43db      	mvns	r3, r3
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	4013      	ands	r3, r2
 800633a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006350:	4a31      	ldr	r2, [pc, #196]	@ (8006418 <HAL_GPIO_Init+0x310>)
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006356:	4b30      	ldr	r3, [pc, #192]	@ (8006418 <HAL_GPIO_Init+0x310>)
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	43db      	mvns	r3, r3
 8006360:	693a      	ldr	r2, [r7, #16]
 8006362:	4013      	ands	r3, r2
 8006364:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800637a:	4a27      	ldr	r2, [pc, #156]	@ (8006418 <HAL_GPIO_Init+0x310>)
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006380:	4b25      	ldr	r3, [pc, #148]	@ (8006418 <HAL_GPIO_Init+0x310>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	43db      	mvns	r3, r3
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	4013      	ands	r3, r2
 800638e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d003      	beq.n	80063a4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80063a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006418 <HAL_GPIO_Init+0x310>)
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006418 <HAL_GPIO_Init+0x310>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	43db      	mvns	r3, r3
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4013      	ands	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80063ce:	4a12      	ldr	r2, [pc, #72]	@ (8006418 <HAL_GPIO_Init+0x310>)
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	3301      	adds	r3, #1
 80063d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	fa22 f303 	lsr.w	r3, r2, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f47f ae97 	bne.w	8006118 <HAL_GPIO_Init+0x10>
  }
}
 80063ea:	bf00      	nop
 80063ec:	bf00      	nop
 80063ee:	371c      	adds	r7, #28
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	40021000 	.word	0x40021000
 80063fc:	40010000 	.word	0x40010000
 8006400:	48000400 	.word	0x48000400
 8006404:	48000800 	.word	0x48000800
 8006408:	48000c00 	.word	0x48000c00
 800640c:	48001000 	.word	0x48001000
 8006410:	48001400 	.word	0x48001400
 8006414:	48001800 	.word	0x48001800
 8006418:	40010400 	.word	0x40010400

0800641c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800642a:	e0c4      	b.n	80065b6 <HAL_GPIO_DeInit+0x19a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800642c:	2201      	movs	r2, #1
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	fa02 f303 	lsl.w	r3, r2, r3
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	4013      	ands	r3, r2
 8006438:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	f000 80b7 	beq.w	80065b0 <HAL_GPIO_DeInit+0x194>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006442:	4a64      	ldr	r2, [pc, #400]	@ (80065d4 <HAL_GPIO_DeInit+0x1b8>)
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	089b      	lsrs	r3, r3, #2
 8006448:	3302      	adds	r3, #2
 800644a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800644e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f003 0303 	and.w	r3, r3, #3
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	220f      	movs	r2, #15
 800645a:	fa02 f303 	lsl.w	r3, r2, r3
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4013      	ands	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800646a:	d025      	beq.n	80064b8 <HAL_GPIO_DeInit+0x9c>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a5a      	ldr	r2, [pc, #360]	@ (80065d8 <HAL_GPIO_DeInit+0x1bc>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d01f      	beq.n	80064b4 <HAL_GPIO_DeInit+0x98>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a59      	ldr	r2, [pc, #356]	@ (80065dc <HAL_GPIO_DeInit+0x1c0>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d019      	beq.n	80064b0 <HAL_GPIO_DeInit+0x94>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a58      	ldr	r2, [pc, #352]	@ (80065e0 <HAL_GPIO_DeInit+0x1c4>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d013      	beq.n	80064ac <HAL_GPIO_DeInit+0x90>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a57      	ldr	r2, [pc, #348]	@ (80065e4 <HAL_GPIO_DeInit+0x1c8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d00d      	beq.n	80064a8 <HAL_GPIO_DeInit+0x8c>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a56      	ldr	r2, [pc, #344]	@ (80065e8 <HAL_GPIO_DeInit+0x1cc>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d007      	beq.n	80064a4 <HAL_GPIO_DeInit+0x88>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a55      	ldr	r2, [pc, #340]	@ (80065ec <HAL_GPIO_DeInit+0x1d0>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d101      	bne.n	80064a0 <HAL_GPIO_DeInit+0x84>
 800649c:	2306      	movs	r3, #6
 800649e:	e00c      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064a0:	2307      	movs	r3, #7
 80064a2:	e00a      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064a4:	2305      	movs	r3, #5
 80064a6:	e008      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064a8:	2304      	movs	r3, #4
 80064aa:	e006      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064ac:	2303      	movs	r3, #3
 80064ae:	e004      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064b0:	2302      	movs	r3, #2
 80064b2:	e002      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064b4:	2301      	movs	r3, #1
 80064b6:	e000      	b.n	80064ba <HAL_GPIO_DeInit+0x9e>
 80064b8:	2300      	movs	r3, #0
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	f002 0203 	and.w	r2, r2, #3
 80064c0:	0092      	lsls	r2, r2, #2
 80064c2:	4093      	lsls	r3, r2
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d132      	bne.n	8006530 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80064ca:	4b49      	ldr	r3, [pc, #292]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	43db      	mvns	r3, r3
 80064d2:	4947      	ldr	r1, [pc, #284]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064d4:	4013      	ands	r3, r2
 80064d6:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80064d8:	4b45      	ldr	r3, [pc, #276]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	43db      	mvns	r3, r3
 80064e0:	4943      	ldr	r1, [pc, #268]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064e2:	4013      	ands	r3, r2
 80064e4:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80064e6:	4b42      	ldr	r3, [pc, #264]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	43db      	mvns	r3, r3
 80064ee:	4940      	ldr	r1, [pc, #256]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064f0:	4013      	ands	r3, r2
 80064f2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80064f4:	4b3e      	ldr	r3, [pc, #248]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064f6:	689a      	ldr	r2, [r3, #8]
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	43db      	mvns	r3, r3
 80064fc:	493c      	ldr	r1, [pc, #240]	@ (80065f0 <HAL_GPIO_DeInit+0x1d4>)
 80064fe:	4013      	ands	r3, r2
 8006500:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	f003 0303 	and.w	r3, r3, #3
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	220f      	movs	r2, #15
 800650c:	fa02 f303 	lsl.w	r3, r2, r3
 8006510:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006512:	4a30      	ldr	r2, [pc, #192]	@ (80065d4 <HAL_GPIO_DeInit+0x1b8>)
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	089b      	lsrs	r3, r3, #2
 8006518:	3302      	adds	r3, #2
 800651a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	43da      	mvns	r2, r3
 8006522:	482c      	ldr	r0, [pc, #176]	@ (80065d4 <HAL_GPIO_DeInit+0x1b8>)
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	089b      	lsrs	r3, r3, #2
 8006528:	400a      	ands	r2, r1
 800652a:	3302      	adds	r3, #2
 800652c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	2103      	movs	r1, #3
 800653a:	fa01 f303 	lsl.w	r3, r1, r3
 800653e:	43db      	mvns	r3, r3
 8006540:	401a      	ands	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	08da      	lsrs	r2, r3, #3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	3208      	adds	r2, #8
 800654e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	220f      	movs	r2, #15
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	43db      	mvns	r3, r3
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	08d2      	lsrs	r2, r2, #3
 8006566:	4019      	ands	r1, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3208      	adds	r2, #8
 800656c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68da      	ldr	r2, [r3, #12]
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	2103      	movs	r1, #3
 800657a:	fa01 f303 	lsl.w	r3, r1, r3
 800657e:	43db      	mvns	r3, r3
 8006580:	401a      	ands	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	2101      	movs	r1, #1
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	fa01 f303 	lsl.w	r3, r1, r3
 8006592:	43db      	mvns	r3, r3
 8006594:	401a      	ands	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689a      	ldr	r2, [r3, #8]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	005b      	lsls	r3, r3, #1
 80065a2:	2103      	movs	r1, #3
 80065a4:	fa01 f303 	lsl.w	r3, r1, r3
 80065a8:	43db      	mvns	r3, r3
 80065aa:	401a      	ands	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	609a      	str	r2, [r3, #8]
    }

    position++;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	3301      	adds	r3, #1
 80065b4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	fa22 f303 	lsr.w	r3, r2, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f47f af34 	bne.w	800642c <HAL_GPIO_DeInit+0x10>
  }
}
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40010000 	.word	0x40010000
 80065d8:	48000400 	.word	0x48000400
 80065dc:	48000800 	.word	0x48000800
 80065e0:	48000c00 	.word	0x48000c00
 80065e4:	48001000 	.word	0x48001000
 80065e8:	48001400 	.word	0x48001400
 80065ec:	48001800 	.word	0x48001800
 80065f0:	40010400 	.word	0x40010400

080065f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	460b      	mov	r3, r1
 80065fe:	807b      	strh	r3, [r7, #2]
 8006600:	4613      	mov	r3, r2
 8006602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006604:	787b      	ldrb	r3, [r7, #1]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800660a:	887a      	ldrh	r2, [r7, #2]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006610:	e002      	b.n	8006618 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006612:	887a      	ldrh	r2, [r7, #2]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800662a:	af00      	add	r7, sp, #0
 800662c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006630:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006634:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800663a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d102      	bne.n	800664a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	f001 b83a 	b.w	80076be <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800664a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800664e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 816f 	beq.w	800693e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006660:	4bb5      	ldr	r3, [pc, #724]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f003 030c 	and.w	r3, r3, #12
 8006668:	2b04      	cmp	r3, #4
 800666a:	d00c      	beq.n	8006686 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800666c:	4bb2      	ldr	r3, [pc, #712]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f003 030c 	and.w	r3, r3, #12
 8006674:	2b08      	cmp	r3, #8
 8006676:	d15c      	bne.n	8006732 <HAL_RCC_OscConfig+0x10e>
 8006678:	4baf      	ldr	r3, [pc, #700]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8006680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006684:	d155      	bne.n	8006732 <HAL_RCC_OscConfig+0x10e>
 8006686:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800668a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800668e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006692:	fa93 f3a3 	rbit	r3, r3
 8006696:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800669a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800669e:	fab3 f383 	clz	r3, r3
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	095b      	lsrs	r3, r3, #5
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	f043 0301 	orr.w	r3, r3, #1
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d102      	bne.n	80066b8 <HAL_RCC_OscConfig+0x94>
 80066b2:	4ba1      	ldr	r3, [pc, #644]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	e015      	b.n	80066e4 <HAL_RCC_OscConfig+0xc0>
 80066b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80066bc:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066c0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80066c4:	fa93 f3a3 	rbit	r3, r3
 80066c8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80066cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80066d0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80066d4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80066d8:	fa93 f3a3 	rbit	r3, r3
 80066dc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80066e0:	4b95      	ldr	r3, [pc, #596]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80066e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80066e8:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80066ec:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80066f0:	fa92 f2a2 	rbit	r2, r2
 80066f4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80066f8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80066fc:	fab2 f282 	clz	r2, r2
 8006700:	b2d2      	uxtb	r2, r2
 8006702:	f042 0220 	orr.w	r2, r2, #32
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	f002 021f 	and.w	r2, r2, #31
 800670c:	2101      	movs	r1, #1
 800670e:	fa01 f202 	lsl.w	r2, r1, r2
 8006712:	4013      	ands	r3, r2
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 8111 	beq.w	800693c <HAL_RCC_OscConfig+0x318>
 800671a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800671e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	f040 8108 	bne.w	800693c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	f000 bfc6 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006732:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006736:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006742:	d106      	bne.n	8006752 <HAL_RCC_OscConfig+0x12e>
 8006744:	4b7c      	ldr	r3, [pc, #496]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a7b      	ldr	r2, [pc, #492]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800674a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	e036      	b.n	80067c0 <HAL_RCC_OscConfig+0x19c>
 8006752:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006756:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10c      	bne.n	800677c <HAL_RCC_OscConfig+0x158>
 8006762:	4b75      	ldr	r3, [pc, #468]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a74      	ldr	r2, [pc, #464]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800676c:	6013      	str	r3, [r2, #0]
 800676e:	4b72      	ldr	r3, [pc, #456]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a71      	ldr	r2, [pc, #452]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006774:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006778:	6013      	str	r3, [r2, #0]
 800677a:	e021      	b.n	80067c0 <HAL_RCC_OscConfig+0x19c>
 800677c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006780:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800678c:	d10c      	bne.n	80067a8 <HAL_RCC_OscConfig+0x184>
 800678e:	4b6a      	ldr	r3, [pc, #424]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a69      	ldr	r2, [pc, #420]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	4b67      	ldr	r3, [pc, #412]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a66      	ldr	r2, [pc, #408]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80067a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	e00b      	b.n	80067c0 <HAL_RCC_OscConfig+0x19c>
 80067a8:	4b63      	ldr	r3, [pc, #396]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a62      	ldr	r2, [pc, #392]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80067ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	4b60      	ldr	r3, [pc, #384]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a5f      	ldr	r2, [pc, #380]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80067ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067be:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d059      	beq.n	8006884 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d0:	f7ff fae2 	bl	8005d98 <HAL_GetTick>
 80067d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067da:	f7ff fadd 	bl	8005d98 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b64      	cmp	r3, #100	@ 0x64
 80067e8:	d902      	bls.n	80067f0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	f000 bf67 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 80067f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067f4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80067fc:	fa93 f3a3 	rbit	r3, r3
 8006800:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8006804:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006808:	fab3 f383 	clz	r3, r3
 800680c:	b2db      	uxtb	r3, r3
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	b2db      	uxtb	r3, r3
 8006812:	f043 0301 	orr.w	r3, r3, #1
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b01      	cmp	r3, #1
 800681a:	d102      	bne.n	8006822 <HAL_RCC_OscConfig+0x1fe>
 800681c:	4b46      	ldr	r3, [pc, #280]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	e015      	b.n	800684e <HAL_RCC_OscConfig+0x22a>
 8006822:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006826:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800682a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800682e:	fa93 f3a3 	rbit	r3, r3
 8006832:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8006836:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800683a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800683e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8006842:	fa93 f3a3 	rbit	r3, r3
 8006846:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800684a:	4b3b      	ldr	r3, [pc, #236]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 800684c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006852:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8006856:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800685a:	fa92 f2a2 	rbit	r2, r2
 800685e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8006862:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8006866:	fab2 f282 	clz	r2, r2
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	f042 0220 	orr.w	r2, r2, #32
 8006870:	b2d2      	uxtb	r2, r2
 8006872:	f002 021f 	and.w	r2, r2, #31
 8006876:	2101      	movs	r1, #1
 8006878:	fa01 f202 	lsl.w	r2, r1, r2
 800687c:	4013      	ands	r3, r2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0ab      	beq.n	80067da <HAL_RCC_OscConfig+0x1b6>
 8006882:	e05c      	b.n	800693e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006884:	f7ff fa88 	bl	8005d98 <HAL_GetTick>
 8006888:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800688c:	e00a      	b.n	80068a4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800688e:	f7ff fa83 	bl	8005d98 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b64      	cmp	r3, #100	@ 0x64
 800689c:	d902      	bls.n	80068a4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	f000 bf0d 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 80068a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80068a8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80068b0:	fa93 f3a3 	rbit	r3, r3
 80068b4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80068b8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068bc:	fab3 f383 	clz	r3, r3
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	095b      	lsrs	r3, r3, #5
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d102      	bne.n	80068d6 <HAL_RCC_OscConfig+0x2b2>
 80068d0:	4b19      	ldr	r3, [pc, #100]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	e015      	b.n	8006902 <HAL_RCC_OscConfig+0x2de>
 80068d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80068da:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068de:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80068e2:	fa93 f3a3 	rbit	r3, r3
 80068e6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80068ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80068ee:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80068f2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80068f6:	fa93 f3a3 	rbit	r3, r3
 80068fa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80068fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006938 <HAL_RCC_OscConfig+0x314>)
 8006900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006902:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006906:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 800690a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800690e:	fa92 f2a2 	rbit	r2, r2
 8006912:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8006916:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800691a:	fab2 f282 	clz	r2, r2
 800691e:	b2d2      	uxtb	r2, r2
 8006920:	f042 0220 	orr.w	r2, r2, #32
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	f002 021f 	and.w	r2, r2, #31
 800692a:	2101      	movs	r1, #1
 800692c:	fa01 f202 	lsl.w	r2, r1, r2
 8006930:	4013      	ands	r3, r2
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1ab      	bne.n	800688e <HAL_RCC_OscConfig+0x26a>
 8006936:	e002      	b.n	800693e <HAL_RCC_OscConfig+0x31a>
 8006938:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800693c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800693e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006942:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 817f 	beq.w	8006c52 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006954:	4ba7      	ldr	r3, [pc, #668]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f003 030c 	and.w	r3, r3, #12
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00c      	beq.n	800697a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006960:	4ba4      	ldr	r3, [pc, #656]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f003 030c 	and.w	r3, r3, #12
 8006968:	2b08      	cmp	r3, #8
 800696a:	d173      	bne.n	8006a54 <HAL_RCC_OscConfig+0x430>
 800696c:	4ba1      	ldr	r3, [pc, #644]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8006974:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006978:	d16c      	bne.n	8006a54 <HAL_RCC_OscConfig+0x430>
 800697a:	2302      	movs	r3, #2
 800697c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006980:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8006984:	fa93 f3a3 	rbit	r3, r3
 8006988:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800698c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006990:	fab3 f383 	clz	r3, r3
 8006994:	b2db      	uxtb	r3, r3
 8006996:	095b      	lsrs	r3, r3, #5
 8006998:	b2db      	uxtb	r3, r3
 800699a:	f043 0301 	orr.w	r3, r3, #1
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d102      	bne.n	80069aa <HAL_RCC_OscConfig+0x386>
 80069a4:	4b93      	ldr	r3, [pc, #588]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	e013      	b.n	80069d2 <HAL_RCC_OscConfig+0x3ae>
 80069aa:	2302      	movs	r3, #2
 80069ac:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b0:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80069b4:	fa93 f3a3 	rbit	r3, r3
 80069b8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80069bc:	2302      	movs	r3, #2
 80069be:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80069c2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80069c6:	fa93 f3a3 	rbit	r3, r3
 80069ca:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80069ce:	4b89      	ldr	r3, [pc, #548]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	2202      	movs	r2, #2
 80069d4:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80069d8:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80069dc:	fa92 f2a2 	rbit	r2, r2
 80069e0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80069e4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80069e8:	fab2 f282 	clz	r2, r2
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	f042 0220 	orr.w	r2, r2, #32
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	f002 021f 	and.w	r2, r2, #31
 80069f8:	2101      	movs	r1, #1
 80069fa:	fa01 f202 	lsl.w	r2, r1, r2
 80069fe:	4013      	ands	r3, r2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d00a      	beq.n	8006a1a <HAL_RCC_OscConfig+0x3f6>
 8006a04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d002      	beq.n	8006a1a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	f000 be52 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a1a:	4b76      	ldr	r3, [pc, #472]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	21f8      	movs	r1, #248	@ 0xf8
 8006a30:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a34:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8006a38:	fa91 f1a1 	rbit	r1, r1
 8006a3c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8006a40:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8006a44:	fab1 f181 	clz	r1, r1
 8006a48:	b2c9      	uxtb	r1, r1
 8006a4a:	408b      	lsls	r3, r1
 8006a4c:	4969      	ldr	r1, [pc, #420]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a52:	e0fe      	b.n	8006c52 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 8088 	beq.w	8006b76 <HAL_RCC_OscConfig+0x552>
 8006a66:	2301      	movs	r3, #1
 8006a68:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a6c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8006a70:	fa93 f3a3 	rbit	r3, r3
 8006a74:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8006a78:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a7c:	fab3 f383 	clz	r3, r3
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006a86:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	2301      	movs	r3, #1
 8006a90:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a92:	f7ff f981 	bl	8005d98 <HAL_GetTick>
 8006a96:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a9a:	e00a      	b.n	8006ab2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a9c:	f7ff f97c 	bl	8005d98 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d902      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	f000 be06 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ab8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8006abc:	fa93 f3a3 	rbit	r3, r3
 8006ac0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8006ac4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ac8:	fab3 f383 	clz	r3, r3
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	095b      	lsrs	r3, r3, #5
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	f043 0301 	orr.w	r3, r3, #1
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d102      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x4be>
 8006adc:	4b45      	ldr	r3, [pc, #276]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	e013      	b.n	8006b0a <HAL_RCC_OscConfig+0x4e6>
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ae8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006aec:	fa93 f3a3 	rbit	r3, r3
 8006af0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006af4:	2302      	movs	r3, #2
 8006af6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8006afa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006afe:	fa93 f3a3 	rbit	r3, r3
 8006b02:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006b06:	4b3b      	ldr	r3, [pc, #236]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8006b10:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8006b14:	fa92 f2a2 	rbit	r2, r2
 8006b18:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8006b1c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8006b20:	fab2 f282 	clz	r2, r2
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	f042 0220 	orr.w	r2, r2, #32
 8006b2a:	b2d2      	uxtb	r2, r2
 8006b2c:	f002 021f 	and.w	r2, r2, #31
 8006b30:	2101      	movs	r1, #1
 8006b32:	fa01 f202 	lsl.w	r2, r1, r2
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0af      	beq.n	8006a9c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	21f8      	movs	r1, #248	@ 0xf8
 8006b52:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b56:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8006b5a:	fa91 f1a1 	rbit	r1, r1
 8006b5e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8006b62:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8006b66:	fab1 f181 	clz	r1, r1
 8006b6a:	b2c9      	uxtb	r1, r1
 8006b6c:	408b      	lsls	r3, r1
 8006b6e:	4921      	ldr	r1, [pc, #132]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	600b      	str	r3, [r1, #0]
 8006b74:	e06d      	b.n	8006c52 <HAL_RCC_OscConfig+0x62e>
 8006b76:	2301      	movs	r3, #1
 8006b78:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b7c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8006b80:	fa93 f3a3 	rbit	r3, r3
 8006b84:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8006b88:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b8c:	fab3 f383 	clz	r3, r3
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006b96:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba2:	f7ff f8f9 	bl	8005d98 <HAL_GetTick>
 8006ba6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006baa:	e00a      	b.n	8006bc2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bac:	f7ff f8f4 	bl	8005d98 <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d902      	bls.n	8006bc2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	f000 bd7e 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006bcc:	fa93 f3a3 	rbit	r3, r3
 8006bd0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8006bd4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bd8:	fab3 f383 	clz	r3, r3
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	095b      	lsrs	r3, r3, #5
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d105      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x5d4>
 8006bec:	4b01      	ldr	r3, [pc, #4]	@ (8006bf4 <HAL_RCC_OscConfig+0x5d0>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	e016      	b.n	8006c20 <HAL_RCC_OscConfig+0x5fc>
 8006bf2:	bf00      	nop
 8006bf4:	40021000 	.word	0x40021000
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006c02:	fa93 f3a3 	rbit	r3, r3
 8006c06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006c10:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8006c14:	fa93 f3a3 	rbit	r3, r3
 8006c18:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006c1c:	4bbf      	ldr	r3, [pc, #764]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c20:	2202      	movs	r2, #2
 8006c22:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8006c26:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8006c2a:	fa92 f2a2 	rbit	r2, r2
 8006c2e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8006c32:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8006c36:	fab2 f282 	clz	r2, r2
 8006c3a:	b2d2      	uxtb	r2, r2
 8006c3c:	f042 0220 	orr.w	r2, r2, #32
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	f002 021f 	and.w	r2, r2, #31
 8006c46:	2101      	movs	r1, #1
 8006c48:	fa01 f202 	lsl.w	r2, r1, r2
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1ac      	bne.n	8006bac <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0308 	and.w	r3, r3, #8
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 8113 	beq.w	8006e8e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c6c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d07c      	beq.n	8006d72 <HAL_RCC_OscConfig+0x74e>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c82:	fa93 f3a3 	rbit	r3, r3
 8006c86:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8006c8a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c8e:	fab3 f383 	clz	r3, r3
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	4ba2      	ldr	r3, [pc, #648]	@ (8006f20 <HAL_RCC_OscConfig+0x8fc>)
 8006c98:	4413      	add	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ca2:	f7ff f879 	bl	8005d98 <HAL_GetTick>
 8006ca6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006caa:	e00a      	b.n	8006cc2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cac:	f7ff f874 	bl	8005d98 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d902      	bls.n	8006cc2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	f000 bcfe 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 8006cc2:	2302      	movs	r3, #2
 8006cc4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ccc:	fa93 f2a3 	rbit	r2, r3
 8006cd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cd4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006cd8:	601a      	str	r2, [r3, #0]
 8006cda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	601a      	str	r2, [r3, #0]
 8006ce6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	fa93 f2a3 	rbit	r2, r3
 8006cf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006d06:	2202      	movs	r2, #2
 8006d08:	601a      	str	r2, [r3, #0]
 8006d0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	fa93 f2a3 	rbit	r2, r3
 8006d18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d1c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006d20:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d22:	4b7e      	ldr	r3, [pc, #504]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006d24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d2a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006d2e:	2102      	movs	r1, #2
 8006d30:	6019      	str	r1, [r3, #0]
 8006d32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d36:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	fa93 f1a3 	rbit	r1, r3
 8006d40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d44:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006d48:	6019      	str	r1, [r3, #0]
  return result;
 8006d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d4e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	fab3 f383 	clz	r3, r3
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	f003 031f 	and.w	r3, r3, #31
 8006d64:	2101      	movs	r1, #1
 8006d66:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d09d      	beq.n	8006cac <HAL_RCC_OscConfig+0x688>
 8006d70:	e08d      	b.n	8006e8e <HAL_RCC_OscConfig+0x86a>
 8006d72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d76:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d82:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	fa93 f2a3 	rbit	r2, r3
 8006d8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d90:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006d94:	601a      	str	r2, [r3, #0]
  return result;
 8006d96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d9a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006d9e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006da0:	fab3 f383 	clz	r3, r3
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	461a      	mov	r2, r3
 8006da8:	4b5d      	ldr	r3, [pc, #372]	@ (8006f20 <HAL_RCC_OscConfig+0x8fc>)
 8006daa:	4413      	add	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	461a      	mov	r2, r3
 8006db0:	2300      	movs	r3, #0
 8006db2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006db4:	f7fe fff0 	bl	8005d98 <HAL_GetTick>
 8006db8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006dbc:	e00a      	b.n	8006dd4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006dbe:	f7fe ffeb 	bl	8005d98 <HAL_GetTick>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d902      	bls.n	8006dd4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	f000 bc75 	b.w	80076be <HAL_RCC_OscConfig+0x109a>
 8006dd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006dd8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006ddc:	2202      	movs	r2, #2
 8006dde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006de0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006de4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	fa93 f2a3 	rbit	r2, r3
 8006dee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006df2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006dfc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e00:	2202      	movs	r2, #2
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	fa93 f2a3 	rbit	r2, r3
 8006e12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e16:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006e24:	2202      	movs	r2, #2
 8006e26:	601a      	str	r2, [r3, #0]
 8006e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	fa93 f2a3 	rbit	r2, r3
 8006e36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e3a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006e3e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e40:	4b36      	ldr	r3, [pc, #216]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006e42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e48:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006e4c:	2102      	movs	r1, #2
 8006e4e:	6019      	str	r1, [r3, #0]
 8006e50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e54:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	fa93 f1a3 	rbit	r1, r3
 8006e5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e62:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006e66:	6019      	str	r1, [r3, #0]
  return result;
 8006e68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e6c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	fab3 f383 	clz	r3, r3
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	f003 031f 	and.w	r3, r3, #31
 8006e82:	2101      	movs	r1, #1
 8006e84:	fa01 f303 	lsl.w	r3, r1, r3
 8006e88:	4013      	ands	r3, r2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d197      	bne.n	8006dbe <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0304 	and.w	r3, r3, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 81a5 	beq.w	80071ee <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d116      	bne.n	8006ee4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eb6:	4b19      	ldr	r3, [pc, #100]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	4a18      	ldr	r2, [pc, #96]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ec0:	61d3      	str	r3, [r2, #28]
 8006ec2:	4b16      	ldr	r3, [pc, #88]	@ (8006f1c <HAL_RCC_OscConfig+0x8f8>)
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8006eca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ece:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ed8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006edc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8006f24 <HAL_RCC_OscConfig+0x900>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d121      	bne.n	8006f34 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f24 <HAL_RCC_OscConfig+0x900>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a0b      	ldr	r2, [pc, #44]	@ (8006f24 <HAL_RCC_OscConfig+0x900>)
 8006ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006efa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006efc:	f7fe ff4c 	bl	8005d98 <HAL_GetTick>
 8006f00:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f04:	e010      	b.n	8006f28 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f06:	f7fe ff47 	bl	8005d98 <HAL_GetTick>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	2b64      	cmp	r3, #100	@ 0x64
 8006f14:	d908      	bls.n	8006f28 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e3d1      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 8006f1a:	bf00      	nop
 8006f1c:	40021000 	.word	0x40021000
 8006f20:	10908120 	.word	0x10908120
 8006f24:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f28:	4b8d      	ldr	r3, [pc, #564]	@ (8007160 <HAL_RCC_OscConfig+0xb3c>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d0e8      	beq.n	8006f06 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d106      	bne.n	8006f52 <HAL_RCC_OscConfig+0x92e>
 8006f44:	4b87      	ldr	r3, [pc, #540]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f46:	6a1b      	ldr	r3, [r3, #32]
 8006f48:	4a86      	ldr	r2, [pc, #536]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f4a:	f043 0301 	orr.w	r3, r3, #1
 8006f4e:	6213      	str	r3, [r2, #32]
 8006f50:	e035      	b.n	8006fbe <HAL_RCC_OscConfig+0x99a>
 8006f52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10c      	bne.n	8006f7c <HAL_RCC_OscConfig+0x958>
 8006f62:	4b80      	ldr	r3, [pc, #512]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	4a7f      	ldr	r2, [pc, #508]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f68:	f023 0301 	bic.w	r3, r3, #1
 8006f6c:	6213      	str	r3, [r2, #32]
 8006f6e:	4b7d      	ldr	r3, [pc, #500]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	4a7c      	ldr	r2, [pc, #496]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f74:	f023 0304 	bic.w	r3, r3, #4
 8006f78:	6213      	str	r3, [r2, #32]
 8006f7a:	e020      	b.n	8006fbe <HAL_RCC_OscConfig+0x99a>
 8006f7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d10c      	bne.n	8006fa6 <HAL_RCC_OscConfig+0x982>
 8006f8c:	4b75      	ldr	r3, [pc, #468]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f8e:	6a1b      	ldr	r3, [r3, #32]
 8006f90:	4a74      	ldr	r2, [pc, #464]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f92:	f043 0304 	orr.w	r3, r3, #4
 8006f96:	6213      	str	r3, [r2, #32]
 8006f98:	4b72      	ldr	r3, [pc, #456]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f9a:	6a1b      	ldr	r3, [r3, #32]
 8006f9c:	4a71      	ldr	r2, [pc, #452]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006f9e:	f043 0301 	orr.w	r3, r3, #1
 8006fa2:	6213      	str	r3, [r2, #32]
 8006fa4:	e00b      	b.n	8006fbe <HAL_RCC_OscConfig+0x99a>
 8006fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	4a6e      	ldr	r2, [pc, #440]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006fac:	f023 0301 	bic.w	r3, r3, #1
 8006fb0:	6213      	str	r3, [r2, #32]
 8006fb2:	4b6c      	ldr	r3, [pc, #432]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	4a6b      	ldr	r2, [pc, #428]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8006fb8:	f023 0304 	bic.w	r3, r3, #4
 8006fbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006fbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 8081 	beq.w	80070d2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fd0:	f7fe fee2 	bl	8005d98 <HAL_GetTick>
 8006fd4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fd8:	e00b      	b.n	8006ff2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fda:	f7fe fedd 	bl	8005d98 <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d901      	bls.n	8006ff2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e365      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 8006ff2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ff6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ffe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007002:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	fa93 f2a3 	rbit	r2, r3
 800700c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007010:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800701a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800701e:	2202      	movs	r2, #2
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007026:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	fa93 f2a3 	rbit	r2, r3
 8007030:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007034:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8007038:	601a      	str	r2, [r3, #0]
  return result;
 800703a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800703e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8007042:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007044:	fab3 f383 	clz	r3, r3
 8007048:	b2db      	uxtb	r3, r3
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	b2db      	uxtb	r3, r3
 800704e:	f043 0302 	orr.w	r3, r3, #2
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d102      	bne.n	800705e <HAL_RCC_OscConfig+0xa3a>
 8007058:	4b42      	ldr	r3, [pc, #264]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 800705a:	6a1b      	ldr	r3, [r3, #32]
 800705c:	e013      	b.n	8007086 <HAL_RCC_OscConfig+0xa62>
 800705e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007062:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8007066:	2202      	movs	r2, #2
 8007068:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800706a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800706e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	fa93 f2a3 	rbit	r2, r3
 8007078:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800707c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	4b38      	ldr	r3, [pc, #224]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 8007084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007086:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800708a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800708e:	2102      	movs	r1, #2
 8007090:	6011      	str	r1, [r2, #0]
 8007092:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007096:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	fa92 f1a2 	rbit	r1, r2
 80070a0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80070a4:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80070a8:	6011      	str	r1, [r2, #0]
  return result;
 80070aa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80070ae:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	fab2 f282 	clz	r2, r2
 80070b8:	b2d2      	uxtb	r2, r2
 80070ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070be:	b2d2      	uxtb	r2, r2
 80070c0:	f002 021f 	and.w	r2, r2, #31
 80070c4:	2101      	movs	r1, #1
 80070c6:	fa01 f202 	lsl.w	r2, r1, r2
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d084      	beq.n	8006fda <HAL_RCC_OscConfig+0x9b6>
 80070d0:	e083      	b.n	80071da <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070d2:	f7fe fe61 	bl	8005d98 <HAL_GetTick>
 80070d6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070da:	e00b      	b.n	80070f4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070dc:	f7fe fe5c 	bl	8005d98 <HAL_GetTick>
 80070e0:	4602      	mov	r2, r0
 80070e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d901      	bls.n	80070f4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e2e4      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 80070f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80070f8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80070fc:	2202      	movs	r2, #2
 80070fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007100:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007104:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	fa93 f2a3 	rbit	r2, r3
 800710e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007112:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800711c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8007120:	2202      	movs	r2, #2
 8007122:	601a      	str	r2, [r3, #0]
 8007124:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007128:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	fa93 f2a3 	rbit	r2, r3
 8007132:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007136:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800713a:	601a      	str	r2, [r3, #0]
  return result;
 800713c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007140:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8007144:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007146:	fab3 f383 	clz	r3, r3
 800714a:	b2db      	uxtb	r3, r3
 800714c:	095b      	lsrs	r3, r3, #5
 800714e:	b2db      	uxtb	r3, r3
 8007150:	f043 0302 	orr.w	r3, r3, #2
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2b02      	cmp	r3, #2
 8007158:	d106      	bne.n	8007168 <HAL_RCC_OscConfig+0xb44>
 800715a:	4b02      	ldr	r3, [pc, #8]	@ (8007164 <HAL_RCC_OscConfig+0xb40>)
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	e017      	b.n	8007190 <HAL_RCC_OscConfig+0xb6c>
 8007160:	40007000 	.word	0x40007000
 8007164:	40021000 	.word	0x40021000
 8007168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800716c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8007170:	2202      	movs	r2, #2
 8007172:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007174:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007178:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	fa93 f2a3 	rbit	r2, r3
 8007182:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007186:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	4bb3      	ldr	r3, [pc, #716]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 800718e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007190:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007194:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8007198:	2102      	movs	r1, #2
 800719a:	6011      	str	r1, [r2, #0]
 800719c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80071a0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80071a4:	6812      	ldr	r2, [r2, #0]
 80071a6:	fa92 f1a2 	rbit	r1, r2
 80071aa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80071ae:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80071b2:	6011      	str	r1, [r2, #0]
  return result;
 80071b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80071b8:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80071bc:	6812      	ldr	r2, [r2, #0]
 80071be:	fab2 f282 	clz	r2, r2
 80071c2:	b2d2      	uxtb	r2, r2
 80071c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071c8:	b2d2      	uxtb	r2, r2
 80071ca:	f002 021f 	and.w	r2, r2, #31
 80071ce:	2101      	movs	r1, #1
 80071d0:	fa01 f202 	lsl.w	r2, r1, r2
 80071d4:	4013      	ands	r3, r2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d180      	bne.n	80070dc <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80071da:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d105      	bne.n	80071ee <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071e2:	4b9e      	ldr	r3, [pc, #632]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 80071e4:	69db      	ldr	r3, [r3, #28]
 80071e6:	4a9d      	ldr	r2, [pc, #628]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 80071e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071ec:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f000 825e 	beq.w	80076bc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007200:	4b96      	ldr	r3, [pc, #600]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	f003 030c 	and.w	r3, r3, #12
 8007208:	2b08      	cmp	r3, #8
 800720a:	f000 821f 	beq.w	800764c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800720e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007212:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	2b02      	cmp	r3, #2
 800721c:	f040 8170 	bne.w	8007500 <HAL_RCC_OscConfig+0xedc>
 8007220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007224:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8007228:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800722c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800722e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007232:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	fa93 f2a3 	rbit	r2, r3
 800723c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007240:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007244:	601a      	str	r2, [r3, #0]
  return result;
 8007246:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800724a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800724e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007250:	fab3 f383 	clz	r3, r3
 8007254:	b2db      	uxtb	r3, r3
 8007256:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800725a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	461a      	mov	r2, r3
 8007262:	2300      	movs	r3, #0
 8007264:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007266:	f7fe fd97 	bl	8005d98 <HAL_GetTick>
 800726a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800726e:	e009      	b.n	8007284 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007270:	f7fe fd92 	bl	8005d98 <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d901      	bls.n	8007284 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e21c      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 8007284:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007288:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800728c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007290:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007292:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007296:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	fa93 f2a3 	rbit	r2, r3
 80072a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072a4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80072a8:	601a      	str	r2, [r3, #0]
  return result;
 80072aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072ae:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80072b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072b4:	fab3 f383 	clz	r3, r3
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	095b      	lsrs	r3, r3, #5
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	f043 0301 	orr.w	r3, r3, #1
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d102      	bne.n	80072ce <HAL_RCC_OscConfig+0xcaa>
 80072c8:	4b64      	ldr	r3, [pc, #400]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	e027      	b.n	800731e <HAL_RCC_OscConfig+0xcfa>
 80072ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072d2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80072d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80072da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072e0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	fa93 f2a3 	rbit	r2, r3
 80072ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072ee:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072f8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80072fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007306:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	fa93 f2a3 	rbit	r2, r3
 8007310:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007314:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8007318:	601a      	str	r2, [r3, #0]
 800731a:	4b50      	ldr	r3, [pc, #320]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 800731c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007322:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8007326:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800732a:	6011      	str	r1, [r2, #0]
 800732c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007330:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8007334:	6812      	ldr	r2, [r2, #0]
 8007336:	fa92 f1a2 	rbit	r1, r2
 800733a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800733e:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8007342:	6011      	str	r1, [r2, #0]
  return result;
 8007344:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007348:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800734c:	6812      	ldr	r2, [r2, #0]
 800734e:	fab2 f282 	clz	r2, r2
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	f042 0220 	orr.w	r2, r2, #32
 8007358:	b2d2      	uxtb	r2, r2
 800735a:	f002 021f 	and.w	r2, r2, #31
 800735e:	2101      	movs	r1, #1
 8007360:	fa01 f202 	lsl.w	r2, r1, r2
 8007364:	4013      	ands	r3, r2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d182      	bne.n	8007270 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800736a:	4b3c      	ldr	r3, [pc, #240]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 800736c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736e:	f023 020f 	bic.w	r2, r3, #15
 8007372:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007376:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737e:	4937      	ldr	r1, [pc, #220]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 8007380:	4313      	orrs	r3, r2
 8007382:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007384:	4b35      	ldr	r3, [pc, #212]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800738c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007390:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6a19      	ldr	r1, [r3, #32]
 8007398:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800739c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69db      	ldr	r3, [r3, #28]
 80073a4:	430b      	orrs	r3, r1
 80073a6:	492d      	ldr	r1, [pc, #180]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	604b      	str	r3, [r1, #4]
 80073ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073b0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80073b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80073b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	fa93 f2a3 	rbit	r2, r3
 80073c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073cc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80073d0:	601a      	str	r2, [r3, #0]
  return result;
 80073d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073d6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80073da:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80073dc:	fab3 f383 	clz	r3, r3
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80073e6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	461a      	mov	r2, r3
 80073ee:	2301      	movs	r3, #1
 80073f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073f2:	f7fe fcd1 	bl	8005d98 <HAL_GetTick>
 80073f6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80073fa:	e009      	b.n	8007410 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073fc:	f7fe fccc 	bl	8005d98 <HAL_GetTick>
 8007400:	4602      	mov	r2, r0
 8007402:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	2b02      	cmp	r3, #2
 800740a:	d901      	bls.n	8007410 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e156      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 8007410:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007414:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8007418:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800741c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800741e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007422:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	fa93 f2a3 	rbit	r2, r3
 800742c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007430:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8007434:	601a      	str	r2, [r3, #0]
  return result;
 8007436:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800743a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800743e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007440:	fab3 f383 	clz	r3, r3
 8007444:	b2db      	uxtb	r3, r3
 8007446:	095b      	lsrs	r3, r3, #5
 8007448:	b2db      	uxtb	r3, r3
 800744a:	f043 0301 	orr.w	r3, r3, #1
 800744e:	b2db      	uxtb	r3, r3
 8007450:	2b01      	cmp	r3, #1
 8007452:	d105      	bne.n	8007460 <HAL_RCC_OscConfig+0xe3c>
 8007454:	4b01      	ldr	r3, [pc, #4]	@ (800745c <HAL_RCC_OscConfig+0xe38>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	e02a      	b.n	80074b0 <HAL_RCC_OscConfig+0xe8c>
 800745a:	bf00      	nop
 800745c:	40021000 	.word	0x40021000
 8007460:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007464:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8007468:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800746c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800746e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007472:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	fa93 f2a3 	rbit	r2, r3
 800747c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007480:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8007484:	601a      	str	r2, [r3, #0]
 8007486:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800748a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800748e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007492:	601a      	str	r2, [r3, #0]
 8007494:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007498:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	fa93 f2a3 	rbit	r2, r3
 80074a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80074a6:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80074aa:	601a      	str	r2, [r3, #0]
 80074ac:	4b86      	ldr	r3, [pc, #536]	@ (80076c8 <HAL_RCC_OscConfig+0x10a4>)
 80074ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074b4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80074b8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80074bc:	6011      	str	r1, [r2, #0]
 80074be:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80074c6:	6812      	ldr	r2, [r2, #0]
 80074c8:	fa92 f1a2 	rbit	r1, r2
 80074cc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074d0:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80074d4:	6011      	str	r1, [r2, #0]
  return result;
 80074d6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074da:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80074de:	6812      	ldr	r2, [r2, #0]
 80074e0:	fab2 f282 	clz	r2, r2
 80074e4:	b2d2      	uxtb	r2, r2
 80074e6:	f042 0220 	orr.w	r2, r2, #32
 80074ea:	b2d2      	uxtb	r2, r2
 80074ec:	f002 021f 	and.w	r2, r2, #31
 80074f0:	2101      	movs	r1, #1
 80074f2:	fa01 f202 	lsl.w	r2, r1, r2
 80074f6:	4013      	ands	r3, r2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f43f af7f 	beq.w	80073fc <HAL_RCC_OscConfig+0xdd8>
 80074fe:	e0dd      	b.n	80076bc <HAL_RCC_OscConfig+0x1098>
 8007500:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007504:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007508:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800750c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800750e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007512:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	fa93 f2a3 	rbit	r2, r3
 800751c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007520:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8007524:	601a      	str	r2, [r3, #0]
  return result;
 8007526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800752a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800752e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007530:	fab3 f383 	clz	r3, r3
 8007534:	b2db      	uxtb	r3, r3
 8007536:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800753a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	461a      	mov	r2, r3
 8007542:	2300      	movs	r3, #0
 8007544:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007546:	f7fe fc27 	bl	8005d98 <HAL_GetTick>
 800754a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800754e:	e009      	b.n	8007564 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007550:	f7fe fc22 	bl	8005d98 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	2b02      	cmp	r3, #2
 800755e:	d901      	bls.n	8007564 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e0ac      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
 8007564:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007568:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800756c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007570:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007572:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007576:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	fa93 f2a3 	rbit	r2, r3
 8007580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007584:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007588:	601a      	str	r2, [r3, #0]
  return result;
 800758a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800758e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007592:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007594:	fab3 f383 	clz	r3, r3
 8007598:	b2db      	uxtb	r3, r3
 800759a:	095b      	lsrs	r3, r3, #5
 800759c:	b2db      	uxtb	r3, r3
 800759e:	f043 0301 	orr.w	r3, r3, #1
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d102      	bne.n	80075ae <HAL_RCC_OscConfig+0xf8a>
 80075a8:	4b47      	ldr	r3, [pc, #284]	@ (80076c8 <HAL_RCC_OscConfig+0x10a4>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	e027      	b.n	80075fe <HAL_RCC_OscConfig+0xfda>
 80075ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075b2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80075b6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80075ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075c0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	fa93 f2a3 	rbit	r2, r3
 80075ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075ce:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075d8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80075dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80075e0:	601a      	str	r2, [r3, #0]
 80075e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075e6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	fa93 f2a3 	rbit	r2, r3
 80075f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075f4:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80075f8:	601a      	str	r2, [r3, #0]
 80075fa:	4b33      	ldr	r3, [pc, #204]	@ (80076c8 <HAL_RCC_OscConfig+0x10a4>)
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007602:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8007606:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800760a:	6011      	str	r1, [r2, #0]
 800760c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007610:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8007614:	6812      	ldr	r2, [r2, #0]
 8007616:	fa92 f1a2 	rbit	r1, r2
 800761a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800761e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8007622:	6011      	str	r1, [r2, #0]
  return result;
 8007624:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007628:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800762c:	6812      	ldr	r2, [r2, #0]
 800762e:	fab2 f282 	clz	r2, r2
 8007632:	b2d2      	uxtb	r2, r2
 8007634:	f042 0220 	orr.w	r2, r2, #32
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	f002 021f 	and.w	r2, r2, #31
 800763e:	2101      	movs	r1, #1
 8007640:	fa01 f202 	lsl.w	r2, r1, r2
 8007644:	4013      	ands	r3, r2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d182      	bne.n	8007550 <HAL_RCC_OscConfig+0xf2c>
 800764a:	e037      	b.n	80076bc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800764c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007650:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d101      	bne.n	8007660 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e02e      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007660:	4b19      	ldr	r3, [pc, #100]	@ (80076c8 <HAL_RCC_OscConfig+0x10a4>)
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8007668:	4b17      	ldr	r3, [pc, #92]	@ (80076c8 <HAL_RCC_OscConfig+0x10a4>)
 800766a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007670:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8007674:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8007678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800767c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	429a      	cmp	r2, r3
 8007686:	d117      	bne.n	80076b8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007688:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800768c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007690:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007694:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800769c:	429a      	cmp	r2, r3
 800769e:	d10b      	bne.n	80076b8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80076a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80076a4:	f003 020f 	and.w	r2, r3, #15
 80076a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80076ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d001      	beq.n	80076bc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e000      	b.n	80076be <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	40021000 	.word	0x40021000

080076cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b09e      	sub	sp, #120	@ 0x78
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80076d6:	2300      	movs	r3, #0
 80076d8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e162      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076e4:	4b90      	ldr	r3, [pc, #576]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0307 	and.w	r3, r3, #7
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d910      	bls.n	8007714 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076f2:	4b8d      	ldr	r3, [pc, #564]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f023 0207 	bic.w	r2, r3, #7
 80076fa:	498b      	ldr	r1, [pc, #556]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	4313      	orrs	r3, r2
 8007700:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007702:	4b89      	ldr	r3, [pc, #548]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0307 	and.w	r3, r3, #7
 800770a:	683a      	ldr	r2, [r7, #0]
 800770c:	429a      	cmp	r2, r3
 800770e:	d001      	beq.n	8007714 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e14a      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d008      	beq.n	8007732 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007720:	4b82      	ldr	r3, [pc, #520]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	497f      	ldr	r1, [pc, #508]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 800772e:	4313      	orrs	r3, r2
 8007730:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 80dc 	beq.w	80078f8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d13c      	bne.n	80077c2 <HAL_RCC_ClockConfig+0xf6>
 8007748:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800774c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800774e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007750:	fa93 f3a3 	rbit	r3, r3
 8007754:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007758:	fab3 f383 	clz	r3, r3
 800775c:	b2db      	uxtb	r3, r3
 800775e:	095b      	lsrs	r3, r3, #5
 8007760:	b2db      	uxtb	r3, r3
 8007762:	f043 0301 	orr.w	r3, r3, #1
 8007766:	b2db      	uxtb	r3, r3
 8007768:	2b01      	cmp	r3, #1
 800776a:	d102      	bne.n	8007772 <HAL_RCC_ClockConfig+0xa6>
 800776c:	4b6f      	ldr	r3, [pc, #444]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	e00f      	b.n	8007792 <HAL_RCC_ClockConfig+0xc6>
 8007772:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007776:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007778:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800777a:	fa93 f3a3 	rbit	r3, r3
 800777e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007780:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007784:	663b      	str	r3, [r7, #96]	@ 0x60
 8007786:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007788:	fa93 f3a3 	rbit	r3, r3
 800778c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800778e:	4b67      	ldr	r3, [pc, #412]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 8007790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007792:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007796:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007798:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800779a:	fa92 f2a2 	rbit	r2, r2
 800779e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80077a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077a2:	fab2 f282 	clz	r2, r2
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	f042 0220 	orr.w	r2, r2, #32
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	f002 021f 	and.w	r2, r2, #31
 80077b2:	2101      	movs	r1, #1
 80077b4:	fa01 f202 	lsl.w	r2, r1, r2
 80077b8:	4013      	ands	r3, r2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d17b      	bne.n	80078b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e0f3      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d13c      	bne.n	8007844 <HAL_RCC_ClockConfig+0x178>
 80077ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077d2:	fa93 f3a3 	rbit	r3, r3
 80077d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80077d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077da:	fab3 f383 	clz	r3, r3
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	095b      	lsrs	r3, r3, #5
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	f043 0301 	orr.w	r3, r3, #1
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d102      	bne.n	80077f4 <HAL_RCC_ClockConfig+0x128>
 80077ee:	4b4f      	ldr	r3, [pc, #316]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	e00f      	b.n	8007814 <HAL_RCC_ClockConfig+0x148>
 80077f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077fc:	fa93 f3a3 	rbit	r3, r3
 8007800:	647b      	str	r3, [r7, #68]	@ 0x44
 8007802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007806:	643b      	str	r3, [r7, #64]	@ 0x40
 8007808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800780a:	fa93 f3a3 	rbit	r3, r3
 800780e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007810:	4b46      	ldr	r3, [pc, #280]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 8007812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007814:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007818:	63ba      	str	r2, [r7, #56]	@ 0x38
 800781a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800781c:	fa92 f2a2 	rbit	r2, r2
 8007820:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8007822:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007824:	fab2 f282 	clz	r2, r2
 8007828:	b2d2      	uxtb	r2, r2
 800782a:	f042 0220 	orr.w	r2, r2, #32
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	f002 021f 	and.w	r2, r2, #31
 8007834:	2101      	movs	r1, #1
 8007836:	fa01 f202 	lsl.w	r2, r1, r2
 800783a:	4013      	ands	r3, r2
 800783c:	2b00      	cmp	r3, #0
 800783e:	d13a      	bne.n	80078b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e0b2      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
 8007844:	2302      	movs	r3, #2
 8007846:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784a:	fa93 f3a3 	rbit	r3, r3
 800784e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007852:	fab3 f383 	clz	r3, r3
 8007856:	b2db      	uxtb	r3, r3
 8007858:	095b      	lsrs	r3, r3, #5
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f043 0301 	orr.w	r3, r3, #1
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b01      	cmp	r3, #1
 8007864:	d102      	bne.n	800786c <HAL_RCC_ClockConfig+0x1a0>
 8007866:	4b31      	ldr	r3, [pc, #196]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	e00d      	b.n	8007888 <HAL_RCC_ClockConfig+0x1bc>
 800786c:	2302      	movs	r3, #2
 800786e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007872:	fa93 f3a3 	rbit	r3, r3
 8007876:	627b      	str	r3, [r7, #36]	@ 0x24
 8007878:	2302      	movs	r3, #2
 800787a:	623b      	str	r3, [r7, #32]
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	fa93 f3a3 	rbit	r3, r3
 8007882:	61fb      	str	r3, [r7, #28]
 8007884:	4b29      	ldr	r3, [pc, #164]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 8007886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007888:	2202      	movs	r2, #2
 800788a:	61ba      	str	r2, [r7, #24]
 800788c:	69ba      	ldr	r2, [r7, #24]
 800788e:	fa92 f2a2 	rbit	r2, r2
 8007892:	617a      	str	r2, [r7, #20]
  return result;
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	fab2 f282 	clz	r2, r2
 800789a:	b2d2      	uxtb	r2, r2
 800789c:	f042 0220 	orr.w	r2, r2, #32
 80078a0:	b2d2      	uxtb	r2, r2
 80078a2:	f002 021f 	and.w	r2, r2, #31
 80078a6:	2101      	movs	r1, #1
 80078a8:	fa01 f202 	lsl.w	r2, r1, r2
 80078ac:	4013      	ands	r3, r2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d101      	bne.n	80078b6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e079      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078b6:	4b1d      	ldr	r3, [pc, #116]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f023 0203 	bic.w	r2, r3, #3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	491a      	ldr	r1, [pc, #104]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 80078c4:	4313      	orrs	r3, r2
 80078c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078c8:	f7fe fa66 	bl	8005d98 <HAL_GetTick>
 80078cc:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ce:	e00a      	b.n	80078e6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078d0:	f7fe fa62 	bl	8005d98 <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078de:	4293      	cmp	r3, r2
 80078e0:	d901      	bls.n	80078e6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e061      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078e6:	4b11      	ldr	r3, [pc, #68]	@ (800792c <HAL_RCC_ClockConfig+0x260>)
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f003 020c 	and.w	r2, r3, #12
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d1eb      	bne.n	80078d0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0307 	and.w	r3, r3, #7
 8007900:	683a      	ldr	r2, [r7, #0]
 8007902:	429a      	cmp	r2, r3
 8007904:	d214      	bcs.n	8007930 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007906:	4b08      	ldr	r3, [pc, #32]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f023 0207 	bic.w	r2, r3, #7
 800790e:	4906      	ldr	r1, [pc, #24]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	4313      	orrs	r3, r2
 8007914:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007916:	4b04      	ldr	r3, [pc, #16]	@ (8007928 <HAL_RCC_ClockConfig+0x25c>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f003 0307 	and.w	r3, r3, #7
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	429a      	cmp	r2, r3
 8007922:	d005      	beq.n	8007930 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e040      	b.n	80079aa <HAL_RCC_ClockConfig+0x2de>
 8007928:	40022000 	.word	0x40022000
 800792c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0304 	and.w	r3, r3, #4
 8007938:	2b00      	cmp	r3, #0
 800793a:	d008      	beq.n	800794e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800793c:	4b1d      	ldr	r3, [pc, #116]	@ (80079b4 <HAL_RCC_ClockConfig+0x2e8>)
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	491a      	ldr	r1, [pc, #104]	@ (80079b4 <HAL_RCC_ClockConfig+0x2e8>)
 800794a:	4313      	orrs	r3, r2
 800794c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 0308 	and.w	r3, r3, #8
 8007956:	2b00      	cmp	r3, #0
 8007958:	d009      	beq.n	800796e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800795a:	4b16      	ldr	r3, [pc, #88]	@ (80079b4 <HAL_RCC_ClockConfig+0x2e8>)
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	00db      	lsls	r3, r3, #3
 8007968:	4912      	ldr	r1, [pc, #72]	@ (80079b4 <HAL_RCC_ClockConfig+0x2e8>)
 800796a:	4313      	orrs	r3, r2
 800796c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800796e:	f000 f829 	bl	80079c4 <HAL_RCC_GetSysClockFreq>
 8007972:	4601      	mov	r1, r0
 8007974:	4b0f      	ldr	r3, [pc, #60]	@ (80079b4 <HAL_RCC_ClockConfig+0x2e8>)
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800797c:	22f0      	movs	r2, #240	@ 0xf0
 800797e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	fa92 f2a2 	rbit	r2, r2
 8007986:	60fa      	str	r2, [r7, #12]
  return result;
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	fab2 f282 	clz	r2, r2
 800798e:	b2d2      	uxtb	r2, r2
 8007990:	40d3      	lsrs	r3, r2
 8007992:	4a09      	ldr	r2, [pc, #36]	@ (80079b8 <HAL_RCC_ClockConfig+0x2ec>)
 8007994:	5cd3      	ldrb	r3, [r2, r3]
 8007996:	fa21 f303 	lsr.w	r3, r1, r3
 800799a:	4a08      	ldr	r2, [pc, #32]	@ (80079bc <HAL_RCC_ClockConfig+0x2f0>)
 800799c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800799e:	4b08      	ldr	r3, [pc, #32]	@ (80079c0 <HAL_RCC_ClockConfig+0x2f4>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7fe f9b4 	bl	8005d10 <HAL_InitTick>
  
  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3778      	adds	r7, #120	@ 0x78
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	40021000 	.word	0x40021000
 80079b8:	0800a3f4 	.word	0x0800a3f4
 80079bc:	20000000 	.word	0x20000000
 80079c0:	20000004 	.word	0x20000004

080079c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b08b      	sub	sp, #44	@ 0x2c
 80079c8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80079ca:	2300      	movs	r3, #0
 80079cc:	61fb      	str	r3, [r7, #28]
 80079ce:	2300      	movs	r3, #0
 80079d0:	61bb      	str	r3, [r7, #24]
 80079d2:	2300      	movs	r3, #0
 80079d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d6:	2300      	movs	r3, #0
 80079d8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80079da:	2300      	movs	r3, #0
 80079dc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80079de:	4b2a      	ldr	r3, [pc, #168]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xc4>)
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f003 030c 	and.w	r3, r3, #12
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	d002      	beq.n	80079f4 <HAL_RCC_GetSysClockFreq+0x30>
 80079ee:	2b08      	cmp	r3, #8
 80079f0:	d003      	beq.n	80079fa <HAL_RCC_GetSysClockFreq+0x36>
 80079f2:	e03f      	b.n	8007a74 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80079f4:	4b25      	ldr	r3, [pc, #148]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xc8>)
 80079f6:	623b      	str	r3, [r7, #32]
      break;
 80079f8:	e03f      	b.n	8007a7a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8007a00:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8007a04:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	fa92 f2a2 	rbit	r2, r2
 8007a0c:	607a      	str	r2, [r7, #4]
  return result;
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	fab2 f282 	clz	r2, r2
 8007a14:	b2d2      	uxtb	r2, r2
 8007a16:	40d3      	lsrs	r3, r2
 8007a18:	4a1d      	ldr	r2, [pc, #116]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007a1a:	5cd3      	ldrb	r3, [r2, r3]
 8007a1c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a22:	f003 030f 	and.w	r3, r3, #15
 8007a26:	220f      	movs	r2, #15
 8007a28:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	fa92 f2a2 	rbit	r2, r2
 8007a30:	60fa      	str	r2, [r7, #12]
  return result;
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	fab2 f282 	clz	r2, r2
 8007a38:	b2d2      	uxtb	r2, r2
 8007a3a:	40d3      	lsrs	r3, r2
 8007a3c:	4a15      	ldr	r2, [pc, #84]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007a3e:	5cd3      	ldrb	r3, [r2, r3]
 8007a40:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d008      	beq.n	8007a5e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	fb02 f303 	mul.w	r3, r2, r3
 8007a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a5c:	e007      	b.n	8007a6e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	fb02 f303 	mul.w	r3, r2, r3
 8007a6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a70:	623b      	str	r3, [r7, #32]
      break;
 8007a72:	e002      	b.n	8007a7a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007a74:	4b05      	ldr	r3, [pc, #20]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007a76:	623b      	str	r3, [r7, #32]
      break;
 8007a78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a7a:	6a3b      	ldr	r3, [r7, #32]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	372c      	adds	r7, #44	@ 0x2c
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	40021000 	.word	0x40021000
 8007a8c:	007a1200 	.word	0x007a1200
 8007a90:	0800a40c 	.word	0x0800a40c
 8007a94:	0800a41c 	.word	0x0800a41c

08007a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a9c:	4b03      	ldr	r3, [pc, #12]	@ (8007aac <HAL_RCC_GetHCLKFreq+0x14>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20000000 	.word	0x20000000

08007ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007ab6:	f7ff ffef 	bl	8007a98 <HAL_RCC_GetHCLKFreq>
 8007aba:	4601      	mov	r1, r0
 8007abc:	4b0b      	ldr	r3, [pc, #44]	@ (8007aec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ac4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007ac8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	fa92 f2a2 	rbit	r2, r2
 8007ad0:	603a      	str	r2, [r7, #0]
  return result;
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	fab2 f282 	clz	r2, r2
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	40d3      	lsrs	r3, r2
 8007adc:	4a04      	ldr	r2, [pc, #16]	@ (8007af0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007ade:	5cd3      	ldrb	r3, [r2, r3]
 8007ae0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	40021000 	.word	0x40021000
 8007af0:	0800a404 	.word	0x0800a404

08007af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007afa:	f7ff ffcd 	bl	8007a98 <HAL_RCC_GetHCLKFreq>
 8007afe:	4601      	mov	r1, r0
 8007b00:	4b0b      	ldr	r3, [pc, #44]	@ (8007b30 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8007b08:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8007b0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	fa92 f2a2 	rbit	r2, r2
 8007b14:	603a      	str	r2, [r7, #0]
  return result;
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	fab2 f282 	clz	r2, r2
 8007b1c:	b2d2      	uxtb	r2, r2
 8007b1e:	40d3      	lsrs	r3, r2
 8007b20:	4a04      	ldr	r2, [pc, #16]	@ (8007b34 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007b22:	5cd3      	ldrb	r3, [r2, r3]
 8007b24:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40021000 	.word	0x40021000
 8007b34:	0800a404 	.word	0x0800a404

08007b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b092      	sub	sp, #72	@ 0x48
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b40:	2300      	movs	r3, #0
 8007b42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8007b44:	2300      	movs	r3, #0
 8007b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f000 80d4 	beq.w	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b5c:	4b4e      	ldr	r3, [pc, #312]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10e      	bne.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b68:	4b4b      	ldr	r3, [pc, #300]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b6a:	69db      	ldr	r3, [r3, #28]
 8007b6c:	4a4a      	ldr	r2, [pc, #296]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b72:	61d3      	str	r3, [r2, #28]
 8007b74:	4b48      	ldr	r3, [pc, #288]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b7c:	60bb      	str	r3, [r7, #8]
 8007b7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b80:	2301      	movs	r3, #1
 8007b82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b86:	4b45      	ldr	r3, [pc, #276]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d118      	bne.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b92:	4b42      	ldr	r3, [pc, #264]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a41      	ldr	r2, [pc, #260]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b9c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b9e:	f7fe f8fb 	bl	8005d98 <HAL_GetTick>
 8007ba2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ba4:	e008      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ba6:	f7fe f8f7 	bl	8005d98 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	2b64      	cmp	r3, #100	@ 0x64
 8007bb2:	d901      	bls.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e1a5      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bb8:	4b38      	ldr	r3, [pc, #224]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0f0      	beq.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007bc4:	4b34      	ldr	r3, [pc, #208]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 8084 	beq.w	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bde:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d07c      	beq.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007be4:	4b2c      	ldr	r3, [pc, #176]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf6:	fa93 f3a3 	rbit	r3, r3
 8007bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007bfe:	fab3 f383 	clz	r3, r3
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	461a      	mov	r2, r3
 8007c06:	4b26      	ldr	r3, [pc, #152]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007c08:	4413      	add	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	2301      	movs	r3, #1
 8007c10:	6013      	str	r3, [r2, #0]
 8007c12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007c16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c1a:	fa93 f3a3 	rbit	r3, r3
 8007c1e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c22:	fab3 f383 	clz	r3, r3
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	461a      	mov	r2, r3
 8007c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007c2c:	4413      	add	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	461a      	mov	r2, r3
 8007c32:	2300      	movs	r3, #0
 8007c34:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007c36:	4a18      	ldr	r2, [pc, #96]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c3a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007c3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d04b      	beq.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c46:	f7fe f8a7 	bl	8005d98 <HAL_GetTick>
 8007c4a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c4c:	e00a      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c4e:	f7fe f8a3 	bl	8005d98 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d901      	bls.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e14f      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8007c64:	2302      	movs	r3, #2
 8007c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6a:	fa93 f3a3 	rbit	r3, r3
 8007c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c70:	2302      	movs	r3, #2
 8007c72:	623b      	str	r3, [r7, #32]
 8007c74:	6a3b      	ldr	r3, [r7, #32]
 8007c76:	fa93 f3a3 	rbit	r3, r3
 8007c7a:	61fb      	str	r3, [r7, #28]
  return result;
 8007c7c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c7e:	fab3 f383 	clz	r3, r3
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	095b      	lsrs	r3, r3, #5
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f043 0302 	orr.w	r3, r3, #2
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d108      	bne.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007c92:	4b01      	ldr	r3, [pc, #4]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	e00d      	b.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8007c98:	40021000 	.word	0x40021000
 8007c9c:	40007000 	.word	0x40007000
 8007ca0:	10908100 	.word	0x10908100
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	fa93 f3a3 	rbit	r3, r3
 8007cae:	617b      	str	r3, [r7, #20]
 8007cb0:	4b96      	ldr	r3, [pc, #600]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	2202      	movs	r2, #2
 8007cb6:	613a      	str	r2, [r7, #16]
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	fa92 f2a2 	rbit	r2, r2
 8007cbe:	60fa      	str	r2, [r7, #12]
  return result;
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	fab2 f282 	clz	r2, r2
 8007cc6:	b2d2      	uxtb	r2, r2
 8007cc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ccc:	b2d2      	uxtb	r2, r2
 8007cce:	f002 021f 	and.w	r2, r2, #31
 8007cd2:	2101      	movs	r1, #1
 8007cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8007cd8:	4013      	ands	r3, r2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0b7      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007cde:	4b8b      	ldr	r3, [pc, #556]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	4988      	ldr	r1, [pc, #544]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007cec:	4313      	orrs	r3, r2
 8007cee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007cf0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d105      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007cf8:	4b84      	ldr	r3, [pc, #528]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007cfa:	69db      	ldr	r3, [r3, #28]
 8007cfc:	4a83      	ldr	r2, [pc, #524]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007cfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 0301 	and.w	r3, r3, #1
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d008      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d10:	4b7e      	ldr	r3, [pc, #504]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d14:	f023 0203 	bic.w	r2, r3, #3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	497b      	ldr	r1, [pc, #492]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0302 	and.w	r3, r3, #2
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d008      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d2e:	4b77      	ldr	r3, [pc, #476]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	4974      	ldr	r1, [pc, #464]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 0304 	and.w	r3, r3, #4
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d008      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007d4c:	4b6f      	ldr	r3, [pc, #444]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	496c      	ldr	r1, [pc, #432]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d008      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d6a:	4b68      	ldr	r3, [pc, #416]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d6e:	f023 0210 	bic.w	r2, r3, #16
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	4965      	ldr	r1, [pc, #404]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d008      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007d88:	4b60      	ldr	r3, [pc, #384]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d94:	495d      	ldr	r1, [pc, #372]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d008      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007da6:	4b59      	ldr	r3, [pc, #356]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007daa:	f023 0220 	bic.w	r2, r3, #32
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	4956      	ldr	r1, [pc, #344]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007db4:	4313      	orrs	r3, r2
 8007db6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d008      	beq.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dc4:	4b51      	ldr	r3, [pc, #324]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dc8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd0:	494e      	ldr	r1, [pc, #312]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 0308 	and.w	r3, r3, #8
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d008      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007de2:	4b4a      	ldr	r3, [pc, #296]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	695b      	ldr	r3, [r3, #20]
 8007dee:	4947      	ldr	r1, [pc, #284]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0310 	and.w	r3, r3, #16
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d008      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007e00:	4b42      	ldr	r3, [pc, #264]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e04:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	699b      	ldr	r3, [r3, #24]
 8007e0c:	493f      	ldr	r1, [pc, #252]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d008      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e1e:	4b3b      	ldr	r3, [pc, #236]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2a:	4938      	ldr	r1, [pc, #224]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d008      	beq.n	8007e4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007e3c:	4b33      	ldr	r3, [pc, #204]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e40:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e48:	4930      	ldr	r1, [pc, #192]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d008      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e5e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e66:	4929      	ldr	r1, [pc, #164]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d008      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007e78:	4b24      	ldr	r3, [pc, #144]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e84:	4921      	ldr	r1, [pc, #132]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d008      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007e96:	4b1d      	ldr	r3, [pc, #116]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea2:	491a      	ldr	r1, [pc, #104]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d008      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007eb4:	4b15      	ldr	r3, [pc, #84]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec0:	4912      	ldr	r1, [pc, #72]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d008      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8007ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ede:	490b      	ldr	r1, [pc, #44]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d008      	beq.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8007ef0:	4b06      	ldr	r3, [pc, #24]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efc:	4903      	ldr	r1, [pc, #12]	@ (8007f0c <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8007efe:	4313      	orrs	r3, r2
 8007f00:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007f02:	2300      	movs	r3, #0
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3748      	adds	r7, #72	@ 0x48
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	40021000 	.word	0x40021000

08007f10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d101      	bne.n	8007f22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e09d      	b.n	800805e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d108      	bne.n	8007f3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f32:	d009      	beq.n	8007f48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	61da      	str	r2, [r3, #28]
 8007f3a:	e005      	b.n	8007f48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d106      	bne.n	8007f68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7fd fd44 	bl	80059f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f88:	d902      	bls.n	8007f90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	60fb      	str	r3, [r7, #12]
 8007f8e:	e002      	b.n	8007f96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007f90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007f9e:	d007      	beq.n	8007fb0 <HAL_SPI_Init+0xa0>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fa8:	d002      	beq.n	8007fb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fc0:	431a      	orrs	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f003 0302 	and.w	r3, r3, #2
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f003 0301 	and.w	r3, r3, #1
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fe8:	431a      	orrs	r2, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff2:	ea42 0103 	orr.w	r1, r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	430a      	orrs	r2, r1
 8008004:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	0c1b      	lsrs	r3, r3, #16
 800800c:	f003 0204 	and.w	r2, r3, #4
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008014:	f003 0310 	and.w	r3, r3, #16
 8008018:	431a      	orrs	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	431a      	orrs	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800802c:	ea42 0103 	orr.w	r1, r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	430a      	orrs	r2, r1
 800803c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69da      	ldr	r2, [r3, #28]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800804c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b082      	sub	sp, #8
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d101      	bne.n	8008078 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	e01a      	b.n	80080ae <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2202      	movs	r2, #2
 800807c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800808e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f7fd fcf1 	bl	8005a78 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b088      	sub	sp, #32
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	60f8      	str	r0, [r7, #12]
 80080be:	60b9      	str	r1, [r7, #8]
 80080c0:	603b      	str	r3, [r7, #0]
 80080c2:	4613      	mov	r3, r2
 80080c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80080c6:	2300      	movs	r3, #0
 80080c8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d101      	bne.n	80080d8 <HAL_SPI_Transmit+0x22>
 80080d4:	2302      	movs	r3, #2
 80080d6:	e15f      	b.n	8008398 <HAL_SPI_Transmit+0x2e2>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080e0:	f7fd fe5a 	bl	8005d98 <HAL_GetTick>
 80080e4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80080e6:	88fb      	ldrh	r3, [r7, #6]
 80080e8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d002      	beq.n	80080fc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80080f6:	2302      	movs	r3, #2
 80080f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80080fa:	e148      	b.n	800838e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_SPI_Transmit+0x52>
 8008102:	88fb      	ldrh	r3, [r7, #6]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d102      	bne.n	800810e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800810c:	e13f      	b.n	800838e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2203      	movs	r2, #3
 8008112:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	88fa      	ldrh	r2, [r7, #6]
 8008126:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	88fa      	ldrh	r2, [r7, #6]
 800812c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008158:	d10f      	bne.n	800817a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008168:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008178:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008184:	2b40      	cmp	r3, #64	@ 0x40
 8008186:	d007      	beq.n	8008198 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008196:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081a0:	d94f      	bls.n	8008242 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <HAL_SPI_Transmit+0xfa>
 80081aa:	8afb      	ldrh	r3, [r7, #22]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d142      	bne.n	8008236 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b4:	881a      	ldrh	r2, [r3, #0]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c0:	1c9a      	adds	r2, r3, #2
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80081d4:	e02f      	b.n	8008236 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d112      	bne.n	800820a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081e8:	881a      	ldrh	r2, [r3, #0]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f4:	1c9a      	adds	r2, r3, #2
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081fe:	b29b      	uxth	r3, r3
 8008200:	3b01      	subs	r3, #1
 8008202:	b29a      	uxth	r2, r3
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008208:	e015      	b.n	8008236 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800820a:	f7fd fdc5 	bl	8005d98 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	683a      	ldr	r2, [r7, #0]
 8008216:	429a      	cmp	r2, r3
 8008218:	d803      	bhi.n	8008222 <HAL_SPI_Transmit+0x16c>
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008220:	d102      	bne.n	8008228 <HAL_SPI_Transmit+0x172>
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d106      	bne.n	8008236 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008234:	e0ab      	b.n	800838e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800823a:	b29b      	uxth	r3, r3
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1ca      	bne.n	80081d6 <HAL_SPI_Transmit+0x120>
 8008240:	e080      	b.n	8008344 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d002      	beq.n	8008250 <HAL_SPI_Transmit+0x19a>
 800824a:	8afb      	ldrh	r3, [r7, #22]
 800824c:	2b01      	cmp	r3, #1
 800824e:	d174      	bne.n	800833a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008254:	b29b      	uxth	r3, r3
 8008256:	2b01      	cmp	r3, #1
 8008258:	d912      	bls.n	8008280 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825e:	881a      	ldrh	r2, [r3, #0]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800826a:	1c9a      	adds	r2, r3, #2
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008274:	b29b      	uxth	r3, r3
 8008276:	3b02      	subs	r3, #2
 8008278:	b29a      	uxth	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800827e:	e05c      	b.n	800833a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	330c      	adds	r3, #12
 800828a:	7812      	ldrb	r2, [r2, #0]
 800828c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008292:	1c5a      	adds	r2, r3, #1
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800829c:	b29b      	uxth	r3, r3
 800829e:	3b01      	subs	r3, #1
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80082a6:	e048      	b.n	800833a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d12b      	bne.n	800830e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d912      	bls.n	80082e6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c4:	881a      	ldrh	r2, [r3, #0]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d0:	1c9a      	adds	r2, r3, #2
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082da:	b29b      	uxth	r3, r3
 80082dc:	3b02      	subs	r3, #2
 80082de:	b29a      	uxth	r2, r3
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082e4:	e029      	b.n	800833a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	330c      	adds	r3, #12
 80082f0:	7812      	ldrb	r2, [r2, #0]
 80082f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008302:	b29b      	uxth	r3, r3
 8008304:	3b01      	subs	r3, #1
 8008306:	b29a      	uxth	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800830c:	e015      	b.n	800833a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800830e:	f7fd fd43 	bl	8005d98 <HAL_GetTick>
 8008312:	4602      	mov	r2, r0
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	683a      	ldr	r2, [r7, #0]
 800831a:	429a      	cmp	r2, r3
 800831c:	d803      	bhi.n	8008326 <HAL_SPI_Transmit+0x270>
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008324:	d102      	bne.n	800832c <HAL_SPI_Transmit+0x276>
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d106      	bne.n	800833a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008338:	e029      	b.n	800838e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800833e:	b29b      	uxth	r3, r3
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1b1      	bne.n	80082a8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008344:	69ba      	ldr	r2, [r7, #24]
 8008346:	6839      	ldr	r1, [r7, #0]
 8008348:	68f8      	ldr	r0, [r7, #12]
 800834a:	f000 fcf9 	bl	8008d40 <SPI_EndRxTxTransaction>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2220      	movs	r2, #32
 8008358:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10a      	bne.n	8008378 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008362:	2300      	movs	r3, #0
 8008364:	613b      	str	r3, [r7, #16]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	613b      	str	r3, [r7, #16]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	613b      	str	r3, [r7, #16]
 8008376:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800837c:	2b00      	cmp	r3, #0
 800837e:	d002      	beq.n	8008386 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	77fb      	strb	r3, [r7, #31]
 8008384:	e003      	b.n	800838e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2201      	movs	r2, #1
 800838a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008396:	7ffb      	ldrb	r3, [r7, #31]
}
 8008398:	4618      	mov	r0, r3
 800839a:	3720      	adds	r7, #32
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b088      	sub	sp, #32
 80083a4:	af02      	add	r7, sp, #8
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	603b      	str	r3, [r7, #0]
 80083ac:	4613      	mov	r3, r2
 80083ae:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083b0:	2300      	movs	r3, #0
 80083b2:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d002      	beq.n	80083c6 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80083c0:	2302      	movs	r3, #2
 80083c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80083c4:	e11a      	b.n	80085fc <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083ce:	d112      	bne.n	80083f6 <HAL_SPI_Receive+0x56>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10e      	bne.n	80083f6 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2204      	movs	r2, #4
 80083dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80083e0:	88fa      	ldrh	r2, [r7, #6]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	4613      	mov	r3, r2
 80083e8:	68ba      	ldr	r2, [r7, #8]
 80083ea:	68b9      	ldr	r1, [r7, #8]
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f000 f90e 	bl	800860e <HAL_SPI_TransmitReceive>
 80083f2:	4603      	mov	r3, r0
 80083f4:	e107      	b.n	8008606 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d101      	bne.n	8008404 <HAL_SPI_Receive+0x64>
 8008400:	2302      	movs	r3, #2
 8008402:	e100      	b.n	8008606 <HAL_SPI_Receive+0x266>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800840c:	f7fd fcc4 	bl	8005d98 <HAL_GetTick>
 8008410:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <HAL_SPI_Receive+0x7e>
 8008418:	88fb      	ldrh	r3, [r7, #6]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d102      	bne.n	8008424 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008422:	e0eb      	b.n	80085fc <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2204      	movs	r2, #4
 8008428:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	68ba      	ldr	r2, [r7, #8]
 8008436:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	88fa      	ldrh	r2, [r7, #6]
 800843c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	88fa      	ldrh	r2, [r7, #6]
 8008444:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800846e:	d908      	bls.n	8008482 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800847e:	605a      	str	r2, [r3, #4]
 8008480:	e007      	b.n	8008492 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008490:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800849a:	d10f      	bne.n	80084bc <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80084ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c6:	2b40      	cmp	r3, #64	@ 0x40
 80084c8:	d007      	beq.n	80084da <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80084d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084e2:	d86f      	bhi.n	80085c4 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80084e4:	e034      	b.n	8008550 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	f003 0301 	and.w	r3, r3, #1
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d117      	bne.n	8008524 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f103 020c 	add.w	r2, r3, #12
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008500:	7812      	ldrb	r2, [r2, #0]
 8008502:	b2d2      	uxtb	r2, r2
 8008504:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008516:	b29b      	uxth	r3, r3
 8008518:	3b01      	subs	r3, #1
 800851a:	b29a      	uxth	r2, r3
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008522:	e015      	b.n	8008550 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008524:	f7fd fc38 	bl	8005d98 <HAL_GetTick>
 8008528:	4602      	mov	r2, r0
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	429a      	cmp	r2, r3
 8008532:	d803      	bhi.n	800853c <HAL_SPI_Receive+0x19c>
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800853a:	d102      	bne.n	8008542 <HAL_SPI_Receive+0x1a2>
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d106      	bne.n	8008550 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2201      	movs	r2, #1
 800854a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800854e:	e055      	b.n	80085fc <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008556:	b29b      	uxth	r3, r3
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1c4      	bne.n	80084e6 <HAL_SPI_Receive+0x146>
 800855c:	e038      	b.n	80085d0 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	2b01      	cmp	r3, #1
 800856a:	d115      	bne.n	8008598 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008576:	b292      	uxth	r2, r2
 8008578:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857e:	1c9a      	adds	r2, r3, #2
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800858a:	b29b      	uxth	r3, r3
 800858c:	3b01      	subs	r3, #1
 800858e:	b29a      	uxth	r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008596:	e015      	b.n	80085c4 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008598:	f7fd fbfe 	bl	8005d98 <HAL_GetTick>
 800859c:	4602      	mov	r2, r0
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	1ad3      	subs	r3, r2, r3
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d803      	bhi.n	80085b0 <HAL_SPI_Receive+0x210>
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085ae:	d102      	bne.n	80085b6 <HAL_SPI_Receive+0x216>
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d106      	bne.n	80085c4 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2201      	movs	r2, #1
 80085be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80085c2:	e01b      	b.n	80085fc <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1c6      	bne.n	800855e <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	6839      	ldr	r1, [r7, #0]
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 fb5b 	bl	8008c90 <SPI_EndRxTransaction>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d002      	beq.n	80085e6 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2220      	movs	r2, #32
 80085e4:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d002      	beq.n	80085f4 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	75fb      	strb	r3, [r7, #23]
 80085f2:	e003      	b.n	80085fc <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008604:	7dfb      	ldrb	r3, [r7, #23]
}
 8008606:	4618      	mov	r0, r3
 8008608:	3718      	adds	r7, #24
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b08a      	sub	sp, #40	@ 0x28
 8008612:	af00      	add	r7, sp, #0
 8008614:	60f8      	str	r0, [r7, #12]
 8008616:	60b9      	str	r1, [r7, #8]
 8008618:	607a      	str	r2, [r7, #4]
 800861a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800861c:	2301      	movs	r3, #1
 800861e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008620:	2300      	movs	r3, #0
 8008622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800862c:	2b01      	cmp	r3, #1
 800862e:	d101      	bne.n	8008634 <HAL_SPI_TransmitReceive+0x26>
 8008630:	2302      	movs	r3, #2
 8008632:	e20a      	b.n	8008a4a <HAL_SPI_TransmitReceive+0x43c>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800863c:	f7fd fbac 	bl	8005d98 <HAL_GetTick>
 8008640:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008648:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008650:	887b      	ldrh	r3, [r7, #2]
 8008652:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008654:	887b      	ldrh	r3, [r7, #2]
 8008656:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008658:	7efb      	ldrb	r3, [r7, #27]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d00e      	beq.n	800867c <HAL_SPI_TransmitReceive+0x6e>
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008664:	d106      	bne.n	8008674 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d102      	bne.n	8008674 <HAL_SPI_TransmitReceive+0x66>
 800866e:	7efb      	ldrb	r3, [r7, #27]
 8008670:	2b04      	cmp	r3, #4
 8008672:	d003      	beq.n	800867c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008674:	2302      	movs	r3, #2
 8008676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800867a:	e1e0      	b.n	8008a3e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d005      	beq.n	800868e <HAL_SPI_TransmitReceive+0x80>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d002      	beq.n	800868e <HAL_SPI_TransmitReceive+0x80>
 8008688:	887b      	ldrh	r3, [r7, #2]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d103      	bne.n	8008696 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008694:	e1d3      	b.n	8008a3e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800869c:	b2db      	uxtb	r3, r3
 800869e:	2b04      	cmp	r3, #4
 80086a0:	d003      	beq.n	80086aa <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2205      	movs	r2, #5
 80086a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2200      	movs	r2, #0
 80086ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	887a      	ldrh	r2, [r7, #2]
 80086ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	887a      	ldrh	r2, [r7, #2]
 80086c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	887a      	ldrh	r2, [r7, #2]
 80086d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	887a      	ldrh	r2, [r7, #2]
 80086d6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086ec:	d802      	bhi.n	80086f4 <HAL_SPI_TransmitReceive+0xe6>
 80086ee:	8a3b      	ldrh	r3, [r7, #16]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d908      	bls.n	8008706 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008702:	605a      	str	r2, [r3, #4]
 8008704:	e007      	b.n	8008716 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	685a      	ldr	r2, [r3, #4]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008714:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008720:	2b40      	cmp	r3, #64	@ 0x40
 8008722:	d007      	beq.n	8008734 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008732:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800873c:	f240 8081 	bls.w	8008842 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <HAL_SPI_TransmitReceive+0x140>
 8008748:	8a7b      	ldrh	r3, [r7, #18]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d16d      	bne.n	800882a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008752:	881a      	ldrh	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875e:	1c9a      	adds	r2, r3, #2
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008768:	b29b      	uxth	r3, r3
 800876a:	3b01      	subs	r3, #1
 800876c:	b29a      	uxth	r2, r3
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008772:	e05a      	b.n	800882a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	f003 0302 	and.w	r3, r3, #2
 800877e:	2b02      	cmp	r3, #2
 8008780:	d11b      	bne.n	80087ba <HAL_SPI_TransmitReceive+0x1ac>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008786:	b29b      	uxth	r3, r3
 8008788:	2b00      	cmp	r3, #0
 800878a:	d016      	beq.n	80087ba <HAL_SPI_TransmitReceive+0x1ac>
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	2b01      	cmp	r3, #1
 8008790:	d113      	bne.n	80087ba <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008796:	881a      	ldrh	r2, [r3, #0]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a2:	1c9a      	adds	r2, r3, #2
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	3b01      	subs	r3, #1
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087b6:	2300      	movs	r3, #0
 80087b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d11c      	bne.n	8008802 <HAL_SPI_TransmitReceive+0x1f4>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d016      	beq.n	8008802 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68da      	ldr	r2, [r3, #12]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087de:	b292      	uxth	r2, r2
 80087e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e6:	1c9a      	adds	r2, r3, #2
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80087fe:	2301      	movs	r3, #1
 8008800:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008802:	f7fd fac9 	bl	8005d98 <HAL_GetTick>
 8008806:	4602      	mov	r2, r0
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880e:	429a      	cmp	r2, r3
 8008810:	d80b      	bhi.n	800882a <HAL_SPI_TransmitReceive+0x21c>
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008818:	d007      	beq.n	800882a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008828:	e109      	b.n	8008a3e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800882e:	b29b      	uxth	r3, r3
 8008830:	2b00      	cmp	r3, #0
 8008832:	d19f      	bne.n	8008774 <HAL_SPI_TransmitReceive+0x166>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800883a:	b29b      	uxth	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d199      	bne.n	8008774 <HAL_SPI_TransmitReceive+0x166>
 8008840:	e0e3      	b.n	8008a0a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d003      	beq.n	8008852 <HAL_SPI_TransmitReceive+0x244>
 800884a:	8a7b      	ldrh	r3, [r7, #18]
 800884c:	2b01      	cmp	r3, #1
 800884e:	f040 80cf 	bne.w	80089f0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008856:	b29b      	uxth	r3, r3
 8008858:	2b01      	cmp	r3, #1
 800885a:	d912      	bls.n	8008882 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008860:	881a      	ldrh	r2, [r3, #0]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886c:	1c9a      	adds	r2, r3, #2
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008876:	b29b      	uxth	r3, r3
 8008878:	3b02      	subs	r3, #2
 800887a:	b29a      	uxth	r2, r3
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008880:	e0b6      	b.n	80089f0 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	330c      	adds	r3, #12
 800888c:	7812      	ldrb	r2, [r2, #0]
 800888e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008894:	1c5a      	adds	r2, r3, #1
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800889e:	b29b      	uxth	r3, r3
 80088a0:	3b01      	subs	r3, #1
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80088a8:	e0a2      	b.n	80089f0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d134      	bne.n	8008922 <HAL_SPI_TransmitReceive+0x314>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088bc:	b29b      	uxth	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d02f      	beq.n	8008922 <HAL_SPI_TransmitReceive+0x314>
 80088c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d12c      	bne.n	8008922 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d912      	bls.n	80088f8 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d6:	881a      	ldrh	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e2:	1c9a      	adds	r2, r3, #2
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	3b02      	subs	r3, #2
 80088f0:	b29a      	uxth	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088f6:	e012      	b.n	800891e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	7812      	ldrb	r2, [r2, #0]
 8008904:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800890a:	1c5a      	adds	r2, r3, #1
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008914:	b29b      	uxth	r3, r3
 8008916:	3b01      	subs	r3, #1
 8008918:	b29a      	uxth	r2, r3
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b01      	cmp	r3, #1
 800892e:	d148      	bne.n	80089c2 <HAL_SPI_TransmitReceive+0x3b4>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008936:	b29b      	uxth	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	d042      	beq.n	80089c2 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008942:	b29b      	uxth	r3, r3
 8008944:	2b01      	cmp	r3, #1
 8008946:	d923      	bls.n	8008990 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68da      	ldr	r2, [r3, #12]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008952:	b292      	uxth	r2, r2
 8008954:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895a:	1c9a      	adds	r2, r3, #2
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008966:	b29b      	uxth	r3, r3
 8008968:	3b02      	subs	r3, #2
 800896a:	b29a      	uxth	r2, r3
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b01      	cmp	r3, #1
 800897c:	d81f      	bhi.n	80089be <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	685a      	ldr	r2, [r3, #4]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800898c:	605a      	str	r2, [r3, #4]
 800898e:	e016      	b.n	80089be <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f103 020c 	add.w	r2, r3, #12
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800899c:	7812      	ldrb	r2, [r2, #0]
 800899e:	b2d2      	uxtb	r2, r2
 80089a0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29a      	uxth	r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089be:	2301      	movs	r3, #1
 80089c0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80089c2:	f7fd f9e9 	bl	8005d98 <HAL_GetTick>
 80089c6:	4602      	mov	r2, r0
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d803      	bhi.n	80089da <HAL_SPI_TransmitReceive+0x3cc>
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d8:	d102      	bne.n	80089e0 <HAL_SPI_TransmitReceive+0x3d2>
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d107      	bne.n	80089f0 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80089e0:	2303      	movs	r3, #3
 80089e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80089ee:	e026      	b.n	8008a3e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f47f af57 	bne.w	80088aa <HAL_SPI_TransmitReceive+0x29c>
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f47f af50 	bne.w	80088aa <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a0e:	68f8      	ldr	r0, [r7, #12]
 8008a10:	f000 f996 	bl	8008d40 <SPI_EndRxTxTransaction>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d005      	beq.n	8008a26 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2220      	movs	r2, #32
 8008a24:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d003      	beq.n	8008a36 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a34:	e003      	b.n	8008a3e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008a46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3728      	adds	r7, #40	@ 0x28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
	...

08008a54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b088      	sub	sp, #32
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	603b      	str	r3, [r7, #0]
 8008a60:	4613      	mov	r3, r2
 8008a62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a64:	f7fd f998 	bl	8005d98 <HAL_GetTick>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a6c:	1a9b      	subs	r3, r3, r2
 8008a6e:	683a      	ldr	r2, [r7, #0]
 8008a70:	4413      	add	r3, r2
 8008a72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a74:	f7fd f990 	bl	8005d98 <HAL_GetTick>
 8008a78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a7a:	4b39      	ldr	r3, [pc, #228]	@ (8008b60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	015b      	lsls	r3, r3, #5
 8008a80:	0d1b      	lsrs	r3, r3, #20
 8008a82:	69fa      	ldr	r2, [r7, #28]
 8008a84:	fb02 f303 	mul.w	r3, r2, r3
 8008a88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a8a:	e054      	b.n	8008b36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a92:	d050      	beq.n	8008b36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a94:	f7fd f980 	bl	8005d98 <HAL_GetTick>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	1ad3      	subs	r3, r2, r3
 8008a9e:	69fa      	ldr	r2, [r7, #28]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d902      	bls.n	8008aaa <SPI_WaitFlagStateUntilTimeout+0x56>
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d13d      	bne.n	8008b26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	685a      	ldr	r2, [r3, #4]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ab8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ac2:	d111      	bne.n	8008ae8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008acc:	d004      	beq.n	8008ad8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ad6:	d107      	bne.n	8008ae8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ae6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008af0:	d10f      	bne.n	8008b12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008b22:	2303      	movs	r3, #3
 8008b24:	e017      	b.n	8008b56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	3b01      	subs	r3, #1
 8008b34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	689a      	ldr	r2, [r3, #8]
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	4013      	ands	r3, r2
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	bf0c      	ite	eq
 8008b46:	2301      	moveq	r3, #1
 8008b48:	2300      	movne	r3, #0
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	79fb      	ldrb	r3, [r7, #7]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d19b      	bne.n	8008a8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3720      	adds	r7, #32
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	20000000 	.word	0x20000000

08008b64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b08a      	sub	sp, #40	@ 0x28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008b72:	2300      	movs	r3, #0
 8008b74:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008b76:	f7fd f90f 	bl	8005d98 <HAL_GetTick>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7e:	1a9b      	subs	r3, r3, r2
 8008b80:	683a      	ldr	r2, [r7, #0]
 8008b82:	4413      	add	r3, r2
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008b86:	f7fd f907 	bl	8005d98 <HAL_GetTick>
 8008b8a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	330c      	adds	r3, #12
 8008b92:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008b94:	4b3d      	ldr	r3, [pc, #244]	@ (8008c8c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	4613      	mov	r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	4413      	add	r3, r2
 8008b9e:	00da      	lsls	r2, r3, #3
 8008ba0:	1ad3      	subs	r3, r2, r3
 8008ba2:	0d1b      	lsrs	r3, r3, #20
 8008ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ba6:	fb02 f303 	mul.w	r3, r2, r3
 8008baa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008bac:	e060      	b.n	8008c70 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008bb4:	d107      	bne.n	8008bc6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d104      	bne.n	8008bc6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008bc4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bcc:	d050      	beq.n	8008c70 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bce:	f7fd f8e3 	bl	8005d98 <HAL_GetTick>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	6a3b      	ldr	r3, [r7, #32]
 8008bd6:	1ad3      	subs	r3, r2, r3
 8008bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d902      	bls.n	8008be4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d13d      	bne.n	8008c60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	685a      	ldr	r2, [r3, #4]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008bf2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bfc:	d111      	bne.n	8008c22 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c06:	d004      	beq.n	8008c12 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c10:	d107      	bne.n	8008c22 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c2a:	d10f      	bne.n	8008c4c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681a      	ldr	r2, [r3, #0]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c3a:	601a      	str	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c4a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e010      	b.n	8008c82 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d101      	bne.n	8008c6a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008c66:	2300      	movs	r3, #0
 8008c68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	689a      	ldr	r2, [r3, #8]
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	4013      	ands	r3, r2
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d196      	bne.n	8008bae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3728      	adds	r7, #40	@ 0x28
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	20000000 	.word	0x20000000

08008c90 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b086      	sub	sp, #24
 8008c94:	af02      	add	r7, sp, #8
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ca4:	d111      	bne.n	8008cca <SPI_EndRxTransaction+0x3a>
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cae:	d004      	beq.n	8008cba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cb8:	d107      	bne.n	8008cca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cc8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	2180      	movs	r1, #128	@ 0x80
 8008cd4:	68f8      	ldr	r0, [r7, #12]
 8008cd6:	f7ff febd 	bl	8008a54 <SPI_WaitFlagStateUntilTimeout>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d007      	beq.n	8008cf0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ce4:	f043 0220 	orr.w	r2, r3, #32
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008cec:	2303      	movs	r3, #3
 8008cee:	e023      	b.n	8008d38 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cf8:	d11d      	bne.n	8008d36 <SPI_EndRxTransaction+0xa6>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	689b      	ldr	r3, [r3, #8]
 8008cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d02:	d004      	beq.n	8008d0e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d0c:	d113      	bne.n	8008d36 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	9300      	str	r3, [sp, #0]
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f7ff ff22 	bl	8008b64 <SPI_WaitFifoStateUntilTimeout>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d007      	beq.n	8008d36 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d2a:	f043 0220 	orr.w	r2, r3, #32
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008d32:	2303      	movs	r3, #3
 8008d34:	e000      	b.n	8008d38 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008d36:	2300      	movs	r3, #0
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af02      	add	r7, sp, #8
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f7ff ff03 	bl	8008b64 <SPI_WaitFifoStateUntilTimeout>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d007      	beq.n	8008d74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d68:	f043 0220 	orr.w	r2, r3, #32
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d70:	2303      	movs	r3, #3
 8008d72:	e027      	b.n	8008dc4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	2180      	movs	r1, #128	@ 0x80
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f7ff fe68 	bl	8008a54 <SPI_WaitFlagStateUntilTimeout>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d007      	beq.n	8008d9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d8e:	f043 0220 	orr.w	r2, r3, #32
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e014      	b.n	8008dc4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	9300      	str	r3, [sp, #0]
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7ff fedc 	bl	8008b64 <SPI_WaitFifoStateUntilTimeout>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d007      	beq.n	8008dc2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008db6:	f043 0220 	orr.w	r2, r3, #32
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e000      	b.n	8008dc4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d101      	bne.n	8008dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e040      	b.n	8008e60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d106      	bne.n	8008df4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7fc ff04 	bl	8005bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2224      	movs	r2, #36	@ 0x24
 8008df8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f022 0201 	bic.w	r2, r2, #1
 8008e08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fbba 	bl	8009584 <UART_SetConfig>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d101      	bne.n	8008e1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e022      	b.n	8008e60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d002      	beq.n	8008e28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 fd82 	bl	800992c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	689a      	ldr	r2, [r3, #8]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f042 0201 	orr.w	r2, r2, #1
 8008e56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fe09 	bl	8009a70 <UART_CheckIdleState>
 8008e5e:	4603      	mov	r3, r0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b08a      	sub	sp, #40	@ 0x28
 8008e6c:	af02      	add	r7, sp, #8
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	603b      	str	r3, [r7, #0]
 8008e74:	4613      	mov	r3, r2
 8008e76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e7c:	2b20      	cmp	r3, #32
 8008e7e:	d177      	bne.n	8008f70 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <HAL_UART_Transmit+0x24>
 8008e86:	88fb      	ldrh	r3, [r7, #6]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d101      	bne.n	8008e90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e070      	b.n	8008f72 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2221      	movs	r2, #33	@ 0x21
 8008e9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e9e:	f7fc ff7b 	bl	8005d98 <HAL_GetTick>
 8008ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	88fa      	ldrh	r2, [r7, #6]
 8008ea8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	88fa      	ldrh	r2, [r7, #6]
 8008eb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ebc:	d108      	bne.n	8008ed0 <HAL_UART_Transmit+0x68>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d104      	bne.n	8008ed0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	61bb      	str	r3, [r7, #24]
 8008ece:	e003      	b.n	8008ed8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008ed8:	e02f      	b.n	8008f3a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	9300      	str	r3, [sp, #0]
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	2180      	movs	r1, #128	@ 0x80
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f000 fe6b 	bl	8009bc0 <UART_WaitOnFlagUntilTimeout>
 8008eea:	4603      	mov	r3, r0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d004      	beq.n	8008efa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2220      	movs	r2, #32
 8008ef4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e03b      	b.n	8008f72 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d10b      	bne.n	8008f18 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	881a      	ldrh	r2, [r3, #0]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f0c:	b292      	uxth	r2, r2
 8008f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	3302      	adds	r3, #2
 8008f14:	61bb      	str	r3, [r7, #24]
 8008f16:	e007      	b.n	8008f28 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	781a      	ldrb	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	3301      	adds	r3, #1
 8008f26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	3b01      	subs	r3, #1
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1c9      	bne.n	8008eda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	9300      	str	r3, [sp, #0]
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2140      	movs	r1, #64	@ 0x40
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f000 fe35 	bl	8009bc0 <UART_WaitOnFlagUntilTimeout>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d004      	beq.n	8008f66 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2220      	movs	r2, #32
 8008f60:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008f62:	2303      	movs	r3, #3
 8008f64:	e005      	b.n	8008f72 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2220      	movs	r2, #32
 8008f6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	e000      	b.n	8008f72 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008f70:	2302      	movs	r3, #2
  }
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	3720      	adds	r7, #32
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}
	...

08008f7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b0ba      	sub	sp, #232	@ 0xe8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	69db      	ldr	r3, [r3, #28]
 8008f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008fa2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008fa6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008faa:	4013      	ands	r3, r2
 8008fac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d115      	bne.n	8008fe4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fbc:	f003 0320 	and.w	r3, r3, #32
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00f      	beq.n	8008fe4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fc8:	f003 0320 	and.w	r3, r3, #32
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d009      	beq.n	8008fe4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f000 82ab 	beq.w	8009530 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	4798      	blx	r3
      }
      return;
 8008fe2:	e2a5      	b.n	8009530 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008fe4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8117 	beq.w	800921c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d106      	bne.n	8009008 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008ffa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008ffe:	4b85      	ldr	r3, [pc, #532]	@ (8009214 <HAL_UART_IRQHandler+0x298>)
 8009000:	4013      	ands	r3, r2
 8009002:	2b00      	cmp	r3, #0
 8009004:	f000 810a 	beq.w	800921c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800900c:	f003 0301 	and.w	r3, r3, #1
 8009010:	2b00      	cmp	r3, #0
 8009012:	d011      	beq.n	8009038 <HAL_UART_IRQHandler+0xbc>
 8009014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800901c:	2b00      	cmp	r3, #0
 800901e:	d00b      	beq.n	8009038 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2201      	movs	r2, #1
 8009026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800902e:	f043 0201 	orr.w	r2, r3, #1
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800903c:	f003 0302 	and.w	r3, r3, #2
 8009040:	2b00      	cmp	r3, #0
 8009042:	d011      	beq.n	8009068 <HAL_UART_IRQHandler+0xec>
 8009044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009048:	f003 0301 	and.w	r3, r3, #1
 800904c:	2b00      	cmp	r3, #0
 800904e:	d00b      	beq.n	8009068 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2202      	movs	r2, #2
 8009056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800905e:	f043 0204 	orr.w	r2, r3, #4
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800906c:	f003 0304 	and.w	r3, r3, #4
 8009070:	2b00      	cmp	r3, #0
 8009072:	d011      	beq.n	8009098 <HAL_UART_IRQHandler+0x11c>
 8009074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009078:	f003 0301 	and.w	r3, r3, #1
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00b      	beq.n	8009098 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	2204      	movs	r2, #4
 8009086:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800908e:	f043 0202 	orr.w	r2, r3, #2
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800909c:	f003 0308 	and.w	r3, r3, #8
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d017      	beq.n	80090d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80090a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090a8:	f003 0320 	and.w	r3, r3, #32
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d105      	bne.n	80090bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80090b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00b      	beq.n	80090d4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2208      	movs	r2, #8
 80090c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090ca:	f043 0208 	orr.w	r2, r3, #8
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80090d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d012      	beq.n	8009106 <HAL_UART_IRQHandler+0x18a>
 80090e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d00c      	beq.n	8009106 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80090f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090fc:	f043 0220 	orr.w	r2, r3, #32
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 8211 	beq.w	8009534 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009116:	f003 0320 	and.w	r3, r3, #32
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00d      	beq.n	800913a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800911e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009122:	f003 0320 	and.w	r3, r3, #32
 8009126:	2b00      	cmp	r3, #0
 8009128:	d007      	beq.n	800913a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800912e:	2b00      	cmp	r3, #0
 8009130:	d003      	beq.n	800913a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009140:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800914e:	2b40      	cmp	r3, #64	@ 0x40
 8009150:	d005      	beq.n	800915e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009156:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800915a:	2b00      	cmp	r3, #0
 800915c:	d04f      	beq.n	80091fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 fe5c 	bl	8009e1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	689b      	ldr	r3, [r3, #8]
 800916a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800916e:	2b40      	cmp	r3, #64	@ 0x40
 8009170:	d141      	bne.n	80091f6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	3308      	adds	r3, #8
 8009178:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009188:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800918c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009190:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	3308      	adds	r3, #8
 800919a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800919e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80091a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80091aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80091ae:	e841 2300 	strex	r3, r2, [r1]
 80091b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80091b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1d9      	bne.n	8009172 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d013      	beq.n	80091ee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091ca:	4a13      	ldr	r2, [pc, #76]	@ (8009218 <HAL_UART_IRQHandler+0x29c>)
 80091cc:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fc ff5a 	bl	800608c <HAL_DMA_Abort_IT>
 80091d8:	4603      	mov	r3, r0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d017      	beq.n	800920e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80091e8:	4610      	mov	r0, r2
 80091ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091ec:	e00f      	b.n	800920e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f9be 	bl	8009570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091f4:	e00b      	b.n	800920e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 f9ba 	bl	8009570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091fc:	e007      	b.n	800920e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f9b6 	bl	8009570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800920c:	e192      	b.n	8009534 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800920e:	bf00      	nop
    return;
 8009210:	e190      	b.n	8009534 <HAL_UART_IRQHandler+0x5b8>
 8009212:	bf00      	nop
 8009214:	04000120 	.word	0x04000120
 8009218:	08009ee5 	.word	0x08009ee5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009220:	2b01      	cmp	r3, #1
 8009222:	f040 814b 	bne.w	80094bc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800922a:	f003 0310 	and.w	r3, r3, #16
 800922e:	2b00      	cmp	r3, #0
 8009230:	f000 8144 	beq.w	80094bc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009238:	f003 0310 	and.w	r3, r3, #16
 800923c:	2b00      	cmp	r3, #0
 800923e:	f000 813d 	beq.w	80094bc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2210      	movs	r2, #16
 8009248:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009254:	2b40      	cmp	r3, #64	@ 0x40
 8009256:	f040 80b5 	bne.w	80093c4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009266:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 8164 	beq.w	8009538 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009276:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800927a:	429a      	cmp	r2, r3
 800927c:	f080 815c 	bcs.w	8009538 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009286:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800928e:	699b      	ldr	r3, [r3, #24]
 8009290:	2b20      	cmp	r3, #32
 8009292:	f000 8086 	beq.w	80093a2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80092a2:	e853 3f00 	ldrex	r3, [r3]
 80092a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80092aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80092ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80092c4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80092cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1da      	bne.n	8009296 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	3308      	adds	r3, #8
 80092e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092ea:	e853 3f00 	ldrex	r3, [r3]
 80092ee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092f2:	f023 0301 	bic.w	r3, r3, #1
 80092f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3308      	adds	r3, #8
 8009300:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009304:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009308:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800930c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009310:	e841 2300 	strex	r3, r2, [r1]
 8009314:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009316:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1e1      	bne.n	80092e0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	3308      	adds	r3, #8
 8009322:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009324:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009326:	e853 3f00 	ldrex	r3, [r3]
 800932a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800932c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800932e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009332:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	3308      	adds	r3, #8
 800933c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009340:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009342:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009344:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009346:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009348:	e841 2300 	strex	r3, r2, [r1]
 800934c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800934e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1e3      	bne.n	800931c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2220      	movs	r2, #32
 8009358:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800936a:	e853 3f00 	ldrex	r3, [r3]
 800936e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009372:	f023 0310 	bic.w	r3, r3, #16
 8009376:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	461a      	mov	r2, r3
 8009380:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009384:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009386:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009388:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800938a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800938c:	e841 2300 	strex	r3, r2, [r1]
 8009390:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1e4      	bne.n	8009362 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800939c:	4618      	mov	r0, r3
 800939e:	f7fc fe3c 	bl	800601a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2202      	movs	r2, #2
 80093a6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	1ad3      	subs	r3, r2, r3
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	4619      	mov	r1, r3
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f7fc fa3d 	bl	800583c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80093c2:	e0b9      	b.n	8009538 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	1ad3      	subs	r3, r2, r3
 80093d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f000 80ab 	beq.w	800953c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80093e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 80a6 	beq.w	800953c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f8:	e853 3f00 	ldrex	r3, [r3]
 80093fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009404:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	461a      	mov	r2, r3
 800940e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009412:	647b      	str	r3, [r7, #68]	@ 0x44
 8009414:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009416:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009418:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800941a:	e841 2300 	strex	r3, r2, [r1]
 800941e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1e4      	bne.n	80093f0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	3308      	adds	r3, #8
 800942c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009430:	e853 3f00 	ldrex	r3, [r3]
 8009434:	623b      	str	r3, [r7, #32]
   return(result);
 8009436:	6a3b      	ldr	r3, [r7, #32]
 8009438:	f023 0301 	bic.w	r3, r3, #1
 800943c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	3308      	adds	r3, #8
 8009446:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800944a:	633a      	str	r2, [r7, #48]	@ 0x30
 800944c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009452:	e841 2300 	strex	r3, r2, [r1]
 8009456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800945a:	2b00      	cmp	r3, #0
 800945c:	d1e3      	bne.n	8009426 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2220      	movs	r2, #32
 8009462:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	e853 3f00 	ldrex	r3, [r3]
 800947e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f023 0310 	bic.w	r3, r3, #16
 8009486:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	461a      	mov	r2, r3
 8009490:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009494:	61fb      	str	r3, [r7, #28]
 8009496:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009498:	69b9      	ldr	r1, [r7, #24]
 800949a:	69fa      	ldr	r2, [r7, #28]
 800949c:	e841 2300 	strex	r3, r2, [r1]
 80094a0:	617b      	str	r3, [r7, #20]
   return(result);
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1e4      	bne.n	8009472 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2202      	movs	r2, #2
 80094ac:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094b2:	4619      	mov	r1, r3
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f7fc f9c1 	bl	800583c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80094ba:	e03f      	b.n	800953c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80094bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00e      	beq.n	80094e6 <HAL_UART_IRQHandler+0x56a>
 80094c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d008      	beq.n	80094e6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80094dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fee8 	bl	800a2b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094e4:	e02d      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80094e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d00e      	beq.n	8009510 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80094f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d008      	beq.n	8009510 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009502:	2b00      	cmp	r3, #0
 8009504:	d01c      	beq.n	8009540 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	4798      	blx	r3
    }
    return;
 800950e:	e017      	b.n	8009540 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009518:	2b00      	cmp	r3, #0
 800951a:	d012      	beq.n	8009542 <HAL_UART_IRQHandler+0x5c6>
 800951c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009524:	2b00      	cmp	r3, #0
 8009526:	d00c      	beq.n	8009542 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fcf1 	bl	8009f10 <UART_EndTransmit_IT>
    return;
 800952e:	e008      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
      return;
 8009530:	bf00      	nop
 8009532:	e006      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
    return;
 8009534:	bf00      	nop
 8009536:	e004      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
      return;
 8009538:	bf00      	nop
 800953a:	e002      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
      return;
 800953c:	bf00      	nop
 800953e:	e000      	b.n	8009542 <HAL_UART_IRQHandler+0x5c6>
    return;
 8009540:	bf00      	nop
  }

}
 8009542:	37e8      	adds	r7, #232	@ 0xe8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009550:	bf00      	nop
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009564:	bf00      	nop
 8009566:	370c      	adds	r7, #12
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009578:	bf00      	nop
 800957a:	370c      	adds	r7, #12
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b088      	sub	sp, #32
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689a      	ldr	r2, [r3, #8]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	431a      	orrs	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	695b      	ldr	r3, [r3, #20]
 800959e:	431a      	orrs	r2, r3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	69db      	ldr	r3, [r3, #28]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	4b92      	ldr	r3, [pc, #584]	@ (80097f8 <UART_SetConfig+0x274>)
 80095b0:	4013      	ands	r3, r2
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	6812      	ldr	r2, [r2, #0]
 80095b6:	6979      	ldr	r1, [r7, #20]
 80095b8:	430b      	orrs	r3, r1
 80095ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	68da      	ldr	r2, [r3, #12]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	4313      	orrs	r3, r2
 80095e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	430a      	orrs	r2, r1
 80095f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a80      	ldr	r2, [pc, #512]	@ (80097fc <UART_SetConfig+0x278>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d120      	bne.n	8009642 <UART_SetConfig+0xbe>
 8009600:	4b7f      	ldr	r3, [pc, #508]	@ (8009800 <UART_SetConfig+0x27c>)
 8009602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009604:	f003 0303 	and.w	r3, r3, #3
 8009608:	2b03      	cmp	r3, #3
 800960a:	d817      	bhi.n	800963c <UART_SetConfig+0xb8>
 800960c:	a201      	add	r2, pc, #4	@ (adr r2, 8009614 <UART_SetConfig+0x90>)
 800960e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009612:	bf00      	nop
 8009614:	08009625 	.word	0x08009625
 8009618:	08009631 	.word	0x08009631
 800961c:	08009637 	.word	0x08009637
 8009620:	0800962b 	.word	0x0800962b
 8009624:	2301      	movs	r3, #1
 8009626:	77fb      	strb	r3, [r7, #31]
 8009628:	e0b5      	b.n	8009796 <UART_SetConfig+0x212>
 800962a:	2302      	movs	r3, #2
 800962c:	77fb      	strb	r3, [r7, #31]
 800962e:	e0b2      	b.n	8009796 <UART_SetConfig+0x212>
 8009630:	2304      	movs	r3, #4
 8009632:	77fb      	strb	r3, [r7, #31]
 8009634:	e0af      	b.n	8009796 <UART_SetConfig+0x212>
 8009636:	2308      	movs	r3, #8
 8009638:	77fb      	strb	r3, [r7, #31]
 800963a:	e0ac      	b.n	8009796 <UART_SetConfig+0x212>
 800963c:	2310      	movs	r3, #16
 800963e:	77fb      	strb	r3, [r7, #31]
 8009640:	e0a9      	b.n	8009796 <UART_SetConfig+0x212>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a6f      	ldr	r2, [pc, #444]	@ (8009804 <UART_SetConfig+0x280>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d124      	bne.n	8009696 <UART_SetConfig+0x112>
 800964c:	4b6c      	ldr	r3, [pc, #432]	@ (8009800 <UART_SetConfig+0x27c>)
 800964e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009650:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009654:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009658:	d011      	beq.n	800967e <UART_SetConfig+0xfa>
 800965a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800965e:	d817      	bhi.n	8009690 <UART_SetConfig+0x10c>
 8009660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009664:	d011      	beq.n	800968a <UART_SetConfig+0x106>
 8009666:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800966a:	d811      	bhi.n	8009690 <UART_SetConfig+0x10c>
 800966c:	2b00      	cmp	r3, #0
 800966e:	d003      	beq.n	8009678 <UART_SetConfig+0xf4>
 8009670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009674:	d006      	beq.n	8009684 <UART_SetConfig+0x100>
 8009676:	e00b      	b.n	8009690 <UART_SetConfig+0x10c>
 8009678:	2300      	movs	r3, #0
 800967a:	77fb      	strb	r3, [r7, #31]
 800967c:	e08b      	b.n	8009796 <UART_SetConfig+0x212>
 800967e:	2302      	movs	r3, #2
 8009680:	77fb      	strb	r3, [r7, #31]
 8009682:	e088      	b.n	8009796 <UART_SetConfig+0x212>
 8009684:	2304      	movs	r3, #4
 8009686:	77fb      	strb	r3, [r7, #31]
 8009688:	e085      	b.n	8009796 <UART_SetConfig+0x212>
 800968a:	2308      	movs	r3, #8
 800968c:	77fb      	strb	r3, [r7, #31]
 800968e:	e082      	b.n	8009796 <UART_SetConfig+0x212>
 8009690:	2310      	movs	r3, #16
 8009692:	77fb      	strb	r3, [r7, #31]
 8009694:	e07f      	b.n	8009796 <UART_SetConfig+0x212>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a5b      	ldr	r2, [pc, #364]	@ (8009808 <UART_SetConfig+0x284>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d124      	bne.n	80096ea <UART_SetConfig+0x166>
 80096a0:	4b57      	ldr	r3, [pc, #348]	@ (8009800 <UART_SetConfig+0x27c>)
 80096a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096a4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80096a8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80096ac:	d011      	beq.n	80096d2 <UART_SetConfig+0x14e>
 80096ae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80096b2:	d817      	bhi.n	80096e4 <UART_SetConfig+0x160>
 80096b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80096b8:	d011      	beq.n	80096de <UART_SetConfig+0x15a>
 80096ba:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80096be:	d811      	bhi.n	80096e4 <UART_SetConfig+0x160>
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d003      	beq.n	80096cc <UART_SetConfig+0x148>
 80096c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096c8:	d006      	beq.n	80096d8 <UART_SetConfig+0x154>
 80096ca:	e00b      	b.n	80096e4 <UART_SetConfig+0x160>
 80096cc:	2300      	movs	r3, #0
 80096ce:	77fb      	strb	r3, [r7, #31]
 80096d0:	e061      	b.n	8009796 <UART_SetConfig+0x212>
 80096d2:	2302      	movs	r3, #2
 80096d4:	77fb      	strb	r3, [r7, #31]
 80096d6:	e05e      	b.n	8009796 <UART_SetConfig+0x212>
 80096d8:	2304      	movs	r3, #4
 80096da:	77fb      	strb	r3, [r7, #31]
 80096dc:	e05b      	b.n	8009796 <UART_SetConfig+0x212>
 80096de:	2308      	movs	r3, #8
 80096e0:	77fb      	strb	r3, [r7, #31]
 80096e2:	e058      	b.n	8009796 <UART_SetConfig+0x212>
 80096e4:	2310      	movs	r3, #16
 80096e6:	77fb      	strb	r3, [r7, #31]
 80096e8:	e055      	b.n	8009796 <UART_SetConfig+0x212>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a47      	ldr	r2, [pc, #284]	@ (800980c <UART_SetConfig+0x288>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d124      	bne.n	800973e <UART_SetConfig+0x1ba>
 80096f4:	4b42      	ldr	r3, [pc, #264]	@ (8009800 <UART_SetConfig+0x27c>)
 80096f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096f8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80096fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009700:	d011      	beq.n	8009726 <UART_SetConfig+0x1a2>
 8009702:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009706:	d817      	bhi.n	8009738 <UART_SetConfig+0x1b4>
 8009708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800970c:	d011      	beq.n	8009732 <UART_SetConfig+0x1ae>
 800970e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009712:	d811      	bhi.n	8009738 <UART_SetConfig+0x1b4>
 8009714:	2b00      	cmp	r3, #0
 8009716:	d003      	beq.n	8009720 <UART_SetConfig+0x19c>
 8009718:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800971c:	d006      	beq.n	800972c <UART_SetConfig+0x1a8>
 800971e:	e00b      	b.n	8009738 <UART_SetConfig+0x1b4>
 8009720:	2300      	movs	r3, #0
 8009722:	77fb      	strb	r3, [r7, #31]
 8009724:	e037      	b.n	8009796 <UART_SetConfig+0x212>
 8009726:	2302      	movs	r3, #2
 8009728:	77fb      	strb	r3, [r7, #31]
 800972a:	e034      	b.n	8009796 <UART_SetConfig+0x212>
 800972c:	2304      	movs	r3, #4
 800972e:	77fb      	strb	r3, [r7, #31]
 8009730:	e031      	b.n	8009796 <UART_SetConfig+0x212>
 8009732:	2308      	movs	r3, #8
 8009734:	77fb      	strb	r3, [r7, #31]
 8009736:	e02e      	b.n	8009796 <UART_SetConfig+0x212>
 8009738:	2310      	movs	r3, #16
 800973a:	77fb      	strb	r3, [r7, #31]
 800973c:	e02b      	b.n	8009796 <UART_SetConfig+0x212>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a33      	ldr	r2, [pc, #204]	@ (8009810 <UART_SetConfig+0x28c>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d124      	bne.n	8009792 <UART_SetConfig+0x20e>
 8009748:	4b2d      	ldr	r3, [pc, #180]	@ (8009800 <UART_SetConfig+0x27c>)
 800974a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800974c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009750:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009754:	d011      	beq.n	800977a <UART_SetConfig+0x1f6>
 8009756:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800975a:	d817      	bhi.n	800978c <UART_SetConfig+0x208>
 800975c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009760:	d011      	beq.n	8009786 <UART_SetConfig+0x202>
 8009762:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009766:	d811      	bhi.n	800978c <UART_SetConfig+0x208>
 8009768:	2b00      	cmp	r3, #0
 800976a:	d003      	beq.n	8009774 <UART_SetConfig+0x1f0>
 800976c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009770:	d006      	beq.n	8009780 <UART_SetConfig+0x1fc>
 8009772:	e00b      	b.n	800978c <UART_SetConfig+0x208>
 8009774:	2300      	movs	r3, #0
 8009776:	77fb      	strb	r3, [r7, #31]
 8009778:	e00d      	b.n	8009796 <UART_SetConfig+0x212>
 800977a:	2302      	movs	r3, #2
 800977c:	77fb      	strb	r3, [r7, #31]
 800977e:	e00a      	b.n	8009796 <UART_SetConfig+0x212>
 8009780:	2304      	movs	r3, #4
 8009782:	77fb      	strb	r3, [r7, #31]
 8009784:	e007      	b.n	8009796 <UART_SetConfig+0x212>
 8009786:	2308      	movs	r3, #8
 8009788:	77fb      	strb	r3, [r7, #31]
 800978a:	e004      	b.n	8009796 <UART_SetConfig+0x212>
 800978c:	2310      	movs	r3, #16
 800978e:	77fb      	strb	r3, [r7, #31]
 8009790:	e001      	b.n	8009796 <UART_SetConfig+0x212>
 8009792:	2310      	movs	r3, #16
 8009794:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	69db      	ldr	r3, [r3, #28]
 800979a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800979e:	d16b      	bne.n	8009878 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80097a0:	7ffb      	ldrb	r3, [r7, #31]
 80097a2:	2b08      	cmp	r3, #8
 80097a4:	d838      	bhi.n	8009818 <UART_SetConfig+0x294>
 80097a6:	a201      	add	r2, pc, #4	@ (adr r2, 80097ac <UART_SetConfig+0x228>)
 80097a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ac:	080097d1 	.word	0x080097d1
 80097b0:	080097d9 	.word	0x080097d9
 80097b4:	080097e1 	.word	0x080097e1
 80097b8:	08009819 	.word	0x08009819
 80097bc:	080097e7 	.word	0x080097e7
 80097c0:	08009819 	.word	0x08009819
 80097c4:	08009819 	.word	0x08009819
 80097c8:	08009819 	.word	0x08009819
 80097cc:	080097ef 	.word	0x080097ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097d0:	f7fe f96e 	bl	8007ab0 <HAL_RCC_GetPCLK1Freq>
 80097d4:	61b8      	str	r0, [r7, #24]
        break;
 80097d6:	e024      	b.n	8009822 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097d8:	f7fe f98c 	bl	8007af4 <HAL_RCC_GetPCLK2Freq>
 80097dc:	61b8      	str	r0, [r7, #24]
        break;
 80097de:	e020      	b.n	8009822 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009814 <UART_SetConfig+0x290>)
 80097e2:	61bb      	str	r3, [r7, #24]
        break;
 80097e4:	e01d      	b.n	8009822 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097e6:	f7fe f8ed 	bl	80079c4 <HAL_RCC_GetSysClockFreq>
 80097ea:	61b8      	str	r0, [r7, #24]
        break;
 80097ec:	e019      	b.n	8009822 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097f2:	61bb      	str	r3, [r7, #24]
        break;
 80097f4:	e015      	b.n	8009822 <UART_SetConfig+0x29e>
 80097f6:	bf00      	nop
 80097f8:	efff69f3 	.word	0xefff69f3
 80097fc:	40013800 	.word	0x40013800
 8009800:	40021000 	.word	0x40021000
 8009804:	40004400 	.word	0x40004400
 8009808:	40004800 	.word	0x40004800
 800980c:	40004c00 	.word	0x40004c00
 8009810:	40005000 	.word	0x40005000
 8009814:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009818:	2300      	movs	r3, #0
 800981a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	77bb      	strb	r3, [r7, #30]
        break;
 8009820:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d073      	beq.n	8009910 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	005a      	lsls	r2, r3, #1
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	085b      	lsrs	r3, r3, #1
 8009832:	441a      	add	r2, r3
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	fbb2 f3f3 	udiv	r3, r2, r3
 800983c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	2b0f      	cmp	r3, #15
 8009842:	d916      	bls.n	8009872 <UART_SetConfig+0x2ee>
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800984a:	d212      	bcs.n	8009872 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	b29b      	uxth	r3, r3
 8009850:	f023 030f 	bic.w	r3, r3, #15
 8009854:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	085b      	lsrs	r3, r3, #1
 800985a:	b29b      	uxth	r3, r3
 800985c:	f003 0307 	and.w	r3, r3, #7
 8009860:	b29a      	uxth	r2, r3
 8009862:	89fb      	ldrh	r3, [r7, #14]
 8009864:	4313      	orrs	r3, r2
 8009866:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	89fa      	ldrh	r2, [r7, #14]
 800986e:	60da      	str	r2, [r3, #12]
 8009870:	e04e      	b.n	8009910 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8009872:	2301      	movs	r3, #1
 8009874:	77bb      	strb	r3, [r7, #30]
 8009876:	e04b      	b.n	8009910 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009878:	7ffb      	ldrb	r3, [r7, #31]
 800987a:	2b08      	cmp	r3, #8
 800987c:	d827      	bhi.n	80098ce <UART_SetConfig+0x34a>
 800987e:	a201      	add	r2, pc, #4	@ (adr r2, 8009884 <UART_SetConfig+0x300>)
 8009880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009884:	080098a9 	.word	0x080098a9
 8009888:	080098b1 	.word	0x080098b1
 800988c:	080098b9 	.word	0x080098b9
 8009890:	080098cf 	.word	0x080098cf
 8009894:	080098bf 	.word	0x080098bf
 8009898:	080098cf 	.word	0x080098cf
 800989c:	080098cf 	.word	0x080098cf
 80098a0:	080098cf 	.word	0x080098cf
 80098a4:	080098c7 	.word	0x080098c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098a8:	f7fe f902 	bl	8007ab0 <HAL_RCC_GetPCLK1Freq>
 80098ac:	61b8      	str	r0, [r7, #24]
        break;
 80098ae:	e013      	b.n	80098d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098b0:	f7fe f920 	bl	8007af4 <HAL_RCC_GetPCLK2Freq>
 80098b4:	61b8      	str	r0, [r7, #24]
        break;
 80098b6:	e00f      	b.n	80098d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80098b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009928 <UART_SetConfig+0x3a4>)
 80098ba:	61bb      	str	r3, [r7, #24]
        break;
 80098bc:	e00c      	b.n	80098d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80098be:	f7fe f881 	bl	80079c4 <HAL_RCC_GetSysClockFreq>
 80098c2:	61b8      	str	r0, [r7, #24]
        break;
 80098c4:	e008      	b.n	80098d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098ca:	61bb      	str	r3, [r7, #24]
        break;
 80098cc:	e004      	b.n	80098d8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80098ce:	2300      	movs	r3, #0
 80098d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	77bb      	strb	r3, [r7, #30]
        break;
 80098d6:	bf00      	nop
    }

    if (pclk != 0U)
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d018      	beq.n	8009910 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	085a      	lsrs	r2, r3, #1
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	441a      	add	r2, r3
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80098f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	2b0f      	cmp	r3, #15
 80098f6:	d909      	bls.n	800990c <UART_SetConfig+0x388>
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098fe:	d205      	bcs.n	800990c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	b29a      	uxth	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	60da      	str	r2, [r3, #12]
 800990a:	e001      	b.n	8009910 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800991c:	7fbb      	ldrb	r3, [r7, #30]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3720      	adds	r7, #32
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	007a1200 	.word	0x007a1200

0800992c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00a      	beq.n	8009956 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	430a      	orrs	r2, r1
 8009954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995a:	f003 0302 	and.w	r3, r3, #2
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00a      	beq.n	8009978 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	430a      	orrs	r2, r1
 8009976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800997c:	f003 0304 	and.w	r3, r3, #4
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00a      	beq.n	800999a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	430a      	orrs	r2, r1
 8009998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800999e:	f003 0308 	and.w	r3, r3, #8
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00a      	beq.n	80099bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	430a      	orrs	r2, r1
 80099ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c0:	f003 0310 	and.w	r3, r3, #16
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00a      	beq.n	80099de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	430a      	orrs	r2, r1
 80099dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099e2:	f003 0320 	and.w	r3, r3, #32
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00a      	beq.n	8009a00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	430a      	orrs	r2, r1
 80099fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d01a      	beq.n	8009a42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	430a      	orrs	r2, r1
 8009a20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a2a:	d10a      	bne.n	8009a42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00a      	beq.n	8009a64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	430a      	orrs	r2, r1
 8009a62:	605a      	str	r2, [r3, #4]
  }
}
 8009a64:	bf00      	nop
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b098      	sub	sp, #96	@ 0x60
 8009a74:	af02      	add	r7, sp, #8
 8009a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a80:	f7fc f98a 	bl	8005d98 <HAL_GetTick>
 8009a84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0308 	and.w	r3, r3, #8
 8009a90:	2b08      	cmp	r3, #8
 8009a92:	d12e      	bne.n	8009af2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f88c 	bl	8009bc0 <UART_WaitOnFlagUntilTimeout>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d021      	beq.n	8009af2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab6:	e853 3f00 	ldrex	r3, [r3]
 8009aba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ac2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ace:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ad2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ad4:	e841 2300 	strex	r3, r2, [r1]
 8009ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1e6      	bne.n	8009aae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2220      	movs	r2, #32
 8009ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aee:	2303      	movs	r3, #3
 8009af0:	e062      	b.n	8009bb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 0304 	and.w	r3, r3, #4
 8009afc:	2b04      	cmp	r3, #4
 8009afe:	d149      	bne.n	8009b94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 f856 	bl	8009bc0 <UART_WaitOnFlagUntilTimeout>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d03c      	beq.n	8009b94 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b22:	e853 3f00 	ldrex	r3, [r3]
 8009b26:	623b      	str	r3, [r7, #32]
   return(result);
 8009b28:	6a3b      	ldr	r3, [r7, #32]
 8009b2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	461a      	mov	r2, r3
 8009b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b38:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b40:	e841 2300 	strex	r3, r2, [r1]
 8009b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1e6      	bne.n	8009b1a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	3308      	adds	r3, #8
 8009b52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	e853 3f00 	ldrex	r3, [r3]
 8009b5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f023 0301 	bic.w	r3, r3, #1
 8009b62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	3308      	adds	r3, #8
 8009b6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b6c:	61fa      	str	r2, [r7, #28]
 8009b6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b70:	69b9      	ldr	r1, [r7, #24]
 8009b72:	69fa      	ldr	r2, [r7, #28]
 8009b74:	e841 2300 	strex	r3, r2, [r1]
 8009b78:	617b      	str	r3, [r7, #20]
   return(result);
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e5      	bne.n	8009b4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2220      	movs	r2, #32
 8009b84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b90:	2303      	movs	r3, #3
 8009b92:	e011      	b.n	8009bb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2220      	movs	r2, #32
 8009b98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2220      	movs	r2, #32
 8009b9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3758      	adds	r7, #88	@ 0x58
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	603b      	str	r3, [r7, #0]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bd0:	e049      	b.n	8009c66 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd8:	d045      	beq.n	8009c66 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bda:	f7fc f8dd 	bl	8005d98 <HAL_GetTick>
 8009bde:	4602      	mov	r2, r0
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	69ba      	ldr	r2, [r7, #24]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d302      	bcc.n	8009bf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d101      	bne.n	8009bf4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009bf0:	2303      	movs	r3, #3
 8009bf2:	e048      	b.n	8009c86 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f003 0304 	and.w	r3, r3, #4
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d031      	beq.n	8009c66 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	69db      	ldr	r3, [r3, #28]
 8009c08:	f003 0308 	and.w	r3, r3, #8
 8009c0c:	2b08      	cmp	r3, #8
 8009c0e:	d110      	bne.n	8009c32 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2208      	movs	r2, #8
 8009c16:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f000 f8ff 	bl	8009e1c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2208      	movs	r2, #8
 8009c22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e029      	b.n	8009c86 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	69db      	ldr	r3, [r3, #28]
 8009c38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c40:	d111      	bne.n	8009c66 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f000 f8e5 	bl	8009e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2220      	movs	r2, #32
 8009c56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009c62:	2303      	movs	r3, #3
 8009c64:	e00f      	b.n	8009c86 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	69da      	ldr	r2, [r3, #28]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	4013      	ands	r3, r2
 8009c70:	68ba      	ldr	r2, [r7, #8]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	bf0c      	ite	eq
 8009c76:	2301      	moveq	r3, #1
 8009c78:	2300      	movne	r3, #0
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	79fb      	ldrb	r3, [r7, #7]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d0a6      	beq.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3710      	adds	r7, #16
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
	...

08009c90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b097      	sub	sp, #92	@ 0x5c
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	60f8      	str	r0, [r7, #12]
 8009c98:	60b9      	str	r1, [r7, #8]
 8009c9a:	4613      	mov	r3, r2
 8009c9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	68ba      	ldr	r2, [r7, #8]
 8009ca2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	88fa      	ldrh	r2, [r7, #6]
 8009ca8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	88fa      	ldrh	r2, [r7, #6]
 8009cb0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cc2:	d10e      	bne.n	8009ce2 <UART_Start_Receive_IT+0x52>
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d105      	bne.n	8009cd8 <UART_Start_Receive_IT+0x48>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009cd2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009cd6:	e02d      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	22ff      	movs	r2, #255	@ 0xff
 8009cdc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009ce0:	e028      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10d      	bne.n	8009d06 <UART_Start_Receive_IT+0x76>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d104      	bne.n	8009cfc <UART_Start_Receive_IT+0x6c>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	22ff      	movs	r2, #255	@ 0xff
 8009cf6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009cfa:	e01b      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	227f      	movs	r2, #127	@ 0x7f
 8009d00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009d04:	e016      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d0e:	d10d      	bne.n	8009d2c <UART_Start_Receive_IT+0x9c>
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	691b      	ldr	r3, [r3, #16]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d104      	bne.n	8009d22 <UART_Start_Receive_IT+0x92>
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	227f      	movs	r2, #127	@ 0x7f
 8009d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009d20:	e008      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	223f      	movs	r2, #63	@ 0x3f
 8009d26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009d2a:	e003      	b.n	8009d34 <UART_Start_Receive_IT+0xa4>
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2222      	movs	r2, #34	@ 0x22
 8009d40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3308      	adds	r3, #8
 8009d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d4e:	e853 3f00 	ldrex	r3, [r3]
 8009d52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d56:	f043 0301 	orr.w	r3, r3, #1
 8009d5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	3308      	adds	r3, #8
 8009d62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009d66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009d6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d6c:	e841 2300 	strex	r3, r2, [r1]
 8009d70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d1e5      	bne.n	8009d44 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	689b      	ldr	r3, [r3, #8]
 8009d7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d80:	d107      	bne.n	8009d92 <UART_Start_Receive_IT+0x102>
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d103      	bne.n	8009d92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	4a21      	ldr	r2, [pc, #132]	@ (8009e14 <UART_Start_Receive_IT+0x184>)
 8009d8e:	669a      	str	r2, [r3, #104]	@ 0x68
 8009d90:	e002      	b.n	8009d98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	4a20      	ldr	r2, [pc, #128]	@ (8009e18 <UART_Start_Receive_IT+0x188>)
 8009d96:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	691b      	ldr	r3, [r3, #16]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d019      	beq.n	8009dd4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da8:	e853 3f00 	ldrex	r3, [r3]
 8009dac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dc0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009dc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009dc6:	e841 2300 	strex	r3, r2, [r1]
 8009dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1e6      	bne.n	8009da0 <UART_Start_Receive_IT+0x110>
 8009dd2:	e018      	b.n	8009e06 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	e853 3f00 	ldrex	r3, [r3]
 8009de0:	613b      	str	r3, [r7, #16]
   return(result);
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	f043 0320 	orr.w	r3, r3, #32
 8009de8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009df2:	623b      	str	r3, [r7, #32]
 8009df4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df6:	69f9      	ldr	r1, [r7, #28]
 8009df8:	6a3a      	ldr	r2, [r7, #32]
 8009dfa:	e841 2300 	strex	r3, r2, [r1]
 8009dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1e6      	bne.n	8009dd4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8009e06:	2300      	movs	r3, #0
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	375c      	adds	r7, #92	@ 0x5c
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr
 8009e14:	0800a10d 	.word	0x0800a10d
 8009e18:	08009f65 	.word	0x08009f65

08009e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b095      	sub	sp, #84	@ 0x54
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e2c:	e853 3f00 	ldrex	r3, [r3]
 8009e30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e42:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e4a:	e841 2300 	strex	r3, r2, [r1]
 8009e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1e6      	bne.n	8009e24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	3308      	adds	r3, #8
 8009e5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5e:	6a3b      	ldr	r3, [r7, #32]
 8009e60:	e853 3f00 	ldrex	r3, [r3]
 8009e64:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	f023 0301 	bic.w	r3, r3, #1
 8009e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3308      	adds	r3, #8
 8009e74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e7e:	e841 2300 	strex	r3, r2, [r1]
 8009e82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d1e5      	bne.n	8009e56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d118      	bne.n	8009ec4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	f023 0310 	bic.w	r3, r3, #16
 8009ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009eb0:	61bb      	str	r3, [r7, #24]
 8009eb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6979      	ldr	r1, [r7, #20]
 8009eb6:	69ba      	ldr	r2, [r7, #24]
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e6      	bne.n	8009e92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009ed8:	bf00      	nop
 8009eda:	3754      	adds	r7, #84	@ 0x54
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f7ff fb34 	bl	8009570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f08:	bf00      	nop
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b088      	sub	sp, #32
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f2c:	61fb      	str	r3, [r7, #28]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	461a      	mov	r2, r3
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	61bb      	str	r3, [r7, #24]
 8009f38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	6979      	ldr	r1, [r7, #20]
 8009f3c:	69ba      	ldr	r2, [r7, #24]
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	613b      	str	r3, [r7, #16]
   return(result);
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1e6      	bne.n	8009f18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2220      	movs	r2, #32
 8009f4e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7ff faf6 	bl	8009548 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f5c:	bf00      	nop
 8009f5e:	3720      	adds	r7, #32
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b09c      	sub	sp, #112	@ 0x70
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f7c:	2b22      	cmp	r3, #34	@ 0x22
 8009f7e:	f040 80b9 	bne.w	800a0f4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009f88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f8c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009f90:	b2d9      	uxtb	r1, r3
 8009f92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f9c:	400a      	ands	r2, r1
 8009f9e:	b2d2      	uxtb	r2, r2
 8009fa0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fa6:	1c5a      	adds	r2, r3, #1
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	f040 809c 	bne.w	800a104 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fd4:	e853 3f00 	ldrex	r3, [r3]
 8009fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009fea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009fec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ff0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ff2:	e841 2300 	strex	r3, r2, [r1]
 8009ff6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d1e6      	bne.n	8009fcc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	3308      	adds	r3, #8
 800a004:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a008:	e853 3f00 	ldrex	r3, [r3]
 800a00c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a00e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a010:	f023 0301 	bic.w	r3, r3, #1
 800a014:	667b      	str	r3, [r7, #100]	@ 0x64
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	3308      	adds	r3, #8
 800a01c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a01e:	647a      	str	r2, [r7, #68]	@ 0x44
 800a020:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a026:	e841 2300 	strex	r3, r2, [r1]
 800a02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a02c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d1e5      	bne.n	8009ffe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2220      	movs	r2, #32
 800a036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a050:	2b00      	cmp	r3, #0
 800a052:	d018      	beq.n	800a086 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05c:	e853 3f00 	ldrex	r3, [r3]
 800a060:	623b      	str	r3, [r7, #32]
   return(result);
 800a062:	6a3b      	ldr	r3, [r7, #32]
 800a064:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a068:	663b      	str	r3, [r7, #96]	@ 0x60
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	461a      	mov	r2, r3
 800a070:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a072:	633b      	str	r3, [r7, #48]	@ 0x30
 800a074:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a07a:	e841 2300 	strex	r3, r2, [r1]
 800a07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a082:	2b00      	cmp	r3, #0
 800a084:	d1e6      	bne.n	800a054 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d12e      	bne.n	800a0ec <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	e853 3f00 	ldrex	r3, [r3]
 800a0a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f023 0310 	bic.w	r3, r3, #16
 800a0a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0b2:	61fb      	str	r3, [r7, #28]
 800a0b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b6:	69b9      	ldr	r1, [r7, #24]
 800a0b8:	69fa      	ldr	r2, [r7, #28]
 800a0ba:	e841 2300 	strex	r3, r2, [r1]
 800a0be:	617b      	str	r3, [r7, #20]
   return(result);
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e6      	bne.n	800a094 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	69db      	ldr	r3, [r3, #28]
 800a0cc:	f003 0310 	and.w	r3, r3, #16
 800a0d0:	2b10      	cmp	r3, #16
 800a0d2:	d103      	bne.n	800a0dc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2210      	movs	r2, #16
 800a0da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7fb fba9 	bl	800583c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a0ea:	e00b      	b.n	800a104 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f7ff fa35 	bl	800955c <HAL_UART_RxCpltCallback>
}
 800a0f2:	e007      	b.n	800a104 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	699a      	ldr	r2, [r3, #24]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f042 0208 	orr.w	r2, r2, #8
 800a102:	619a      	str	r2, [r3, #24]
}
 800a104:	bf00      	nop
 800a106:	3770      	adds	r7, #112	@ 0x70
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b09c      	sub	sp, #112	@ 0x70
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a11a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a124:	2b22      	cmp	r3, #34	@ 0x22
 800a126:	f040 80b9 	bne.w	800a29c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a130:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a138:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a13a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a13e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a142:	4013      	ands	r3, r2
 800a144:	b29a      	uxth	r2, r3
 800a146:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a148:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a14e:	1c9a      	adds	r2, r3, #2
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	3b01      	subs	r3, #1
 800a15e:	b29a      	uxth	r2, r3
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f040 809c 	bne.w	800a2ac <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a188:	667b      	str	r3, [r7, #100]	@ 0x64
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a192:	657b      	str	r3, [r7, #84]	@ 0x54
 800a194:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a198:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a1a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e6      	bne.n	800a174 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b8:	f023 0301 	bic.w	r3, r3, #1
 800a1bc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	3308      	adds	r3, #8
 800a1c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a1c6:	643a      	str	r2, [r7, #64]	@ 0x40
 800a1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1e5      	bne.n	800a1a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2220      	movs	r2, #32
 800a1de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d018      	beq.n	800a22e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a202:	6a3b      	ldr	r3, [r7, #32]
 800a204:	e853 3f00 	ldrex	r3, [r3]
 800a208:	61fb      	str	r3, [r7, #28]
   return(result);
 800a20a:	69fb      	ldr	r3, [r7, #28]
 800a20c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a210:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	461a      	mov	r2, r3
 800a218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a21a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a21c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a21e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a222:	e841 2300 	strex	r3, r2, [r1]
 800a226:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1e6      	bne.n	800a1fc <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a232:	2b01      	cmp	r3, #1
 800a234:	d12e      	bne.n	800a294 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2200      	movs	r2, #0
 800a23a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	e853 3f00 	ldrex	r3, [r3]
 800a248:	60bb      	str	r3, [r7, #8]
   return(result);
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	f023 0310 	bic.w	r3, r3, #16
 800a250:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	461a      	mov	r2, r3
 800a258:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a25a:	61bb      	str	r3, [r7, #24]
 800a25c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25e:	6979      	ldr	r1, [r7, #20]
 800a260:	69ba      	ldr	r2, [r7, #24]
 800a262:	e841 2300 	strex	r3, r2, [r1]
 800a266:	613b      	str	r3, [r7, #16]
   return(result);
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d1e6      	bne.n	800a23c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	69db      	ldr	r3, [r3, #28]
 800a274:	f003 0310 	and.w	r3, r3, #16
 800a278:	2b10      	cmp	r3, #16
 800a27a:	d103      	bne.n	800a284 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2210      	movs	r2, #16
 800a282:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7fb fad5 	bl	800583c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a292:	e00b      	b.n	800a2ac <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7ff f961 	bl	800955c <HAL_UART_RxCpltCallback>
}
 800a29a:	e007      	b.n	800a2ac <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	699a      	ldr	r2, [r3, #24]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f042 0208 	orr.w	r2, r2, #8
 800a2aa:	619a      	str	r2, [r3, #24]
}
 800a2ac:	bf00      	nop
 800a2ae:	3770      	adds	r7, #112	@ 0x70
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a2bc:	bf00      	nop
 800a2be:	370c      	adds	r7, #12
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b08c      	sub	sp, #48	@ 0x30
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	4613      	mov	r3, r2
 800a2d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2dc:	2b20      	cmp	r3, #32
 800a2de:	d142      	bne.n	800a366 <HAL_UARTEx_ReceiveToIdle_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d002      	beq.n	800a2ec <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 800a2e6:	88fb      	ldrh	r3, [r7, #6]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e03b      	b.n	800a368 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a2fc:	88fb      	ldrh	r3, [r7, #6]
 800a2fe:	461a      	mov	r2, r3
 800a300:	68b9      	ldr	r1, [r7, #8]
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f7ff fcc4 	bl	8009c90 <UART_Start_Receive_IT>
 800a308:	4603      	mov	r3, r0
 800a30a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a30e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a312:	2b00      	cmp	r3, #0
 800a314:	d124      	bne.n	800a360 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	d11d      	bne.n	800a35a <HAL_UARTEx_ReceiveToIdle_IT+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	2210      	movs	r2, #16
 800a324:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32c:	69bb      	ldr	r3, [r7, #24]
 800a32e:	e853 3f00 	ldrex	r3, [r3]
 800a332:	617b      	str	r3, [r7, #20]
   return(result);
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	f043 0310 	orr.w	r3, r3, #16
 800a33a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	461a      	mov	r2, r3
 800a342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a344:	627b      	str	r3, [r7, #36]	@ 0x24
 800a346:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a348:	6a39      	ldr	r1, [r7, #32]
 800a34a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a34c:	e841 2300 	strex	r3, r2, [r1]
 800a350:	61fb      	str	r3, [r7, #28]
   return(result);
 800a352:	69fb      	ldr	r3, [r7, #28]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1e6      	bne.n	800a326 <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
 800a358:	e002      	b.n	800a360 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a360:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a364:	e000      	b.n	800a368 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a366:	2302      	movs	r3, #2
  }
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3730      	adds	r7, #48	@ 0x30
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <memset>:
 800a370:	4402      	add	r2, r0
 800a372:	4603      	mov	r3, r0
 800a374:	4293      	cmp	r3, r2
 800a376:	d100      	bne.n	800a37a <memset+0xa>
 800a378:	4770      	bx	lr
 800a37a:	f803 1b01 	strb.w	r1, [r3], #1
 800a37e:	e7f9      	b.n	800a374 <memset+0x4>

0800a380 <__libc_init_array>:
 800a380:	b570      	push	{r4, r5, r6, lr}
 800a382:	4d0d      	ldr	r5, [pc, #52]	@ (800a3b8 <__libc_init_array+0x38>)
 800a384:	4c0d      	ldr	r4, [pc, #52]	@ (800a3bc <__libc_init_array+0x3c>)
 800a386:	1b64      	subs	r4, r4, r5
 800a388:	10a4      	asrs	r4, r4, #2
 800a38a:	2600      	movs	r6, #0
 800a38c:	42a6      	cmp	r6, r4
 800a38e:	d109      	bne.n	800a3a4 <__libc_init_array+0x24>
 800a390:	4d0b      	ldr	r5, [pc, #44]	@ (800a3c0 <__libc_init_array+0x40>)
 800a392:	4c0c      	ldr	r4, [pc, #48]	@ (800a3c4 <__libc_init_array+0x44>)
 800a394:	f000 f818 	bl	800a3c8 <_init>
 800a398:	1b64      	subs	r4, r4, r5
 800a39a:	10a4      	asrs	r4, r4, #2
 800a39c:	2600      	movs	r6, #0
 800a39e:	42a6      	cmp	r6, r4
 800a3a0:	d105      	bne.n	800a3ae <__libc_init_array+0x2e>
 800a3a2:	bd70      	pop	{r4, r5, r6, pc}
 800a3a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a8:	4798      	blx	r3
 800a3aa:	3601      	adds	r6, #1
 800a3ac:	e7ee      	b.n	800a38c <__libc_init_array+0xc>
 800a3ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3b2:	4798      	blx	r3
 800a3b4:	3601      	adds	r6, #1
 800a3b6:	e7f2      	b.n	800a39e <__libc_init_array+0x1e>
 800a3b8:	0800a42c 	.word	0x0800a42c
 800a3bc:	0800a42c 	.word	0x0800a42c
 800a3c0:	0800a42c 	.word	0x0800a42c
 800a3c4:	0800a430 	.word	0x0800a430

0800a3c8 <_init>:
 800a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ca:	bf00      	nop
 800a3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ce:	bc08      	pop	{r3}
 800a3d0:	469e      	mov	lr, r3
 800a3d2:	4770      	bx	lr

0800a3d4 <_fini>:
 800a3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3d6:	bf00      	nop
 800a3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3da:	bc08      	pop	{r3}
 800a3dc:	469e      	mov	lr, r3
 800a3de:	4770      	bx	lr
