#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e12d53a4050 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x5e12d53a41e0 .param/l "TEST_DURATION" 0 2 4, +C4<00000000000011110100001001000000>;
v0x5e12d53c6a70_0 .var "clk50M", 0 0;
v0x5e12d53c6b10_0 .net "signal_out_2", 0 0, v0x5e12d5396c10_0;  1 drivers
v0x5e12d53c6c20_0 .net "signal_out_2_up", 0 0, L_0x5e12d5390c10;  1 drivers
v0x5e12d53c6cf0_0 .net "signal_out_3", 0 0, v0x5e12d53c41a0_0;  1 drivers
v0x5e12d53c6de0_0 .net "signal_out_3_up", 0 0, L_0x5e12d53c74f0;  1 drivers
v0x5e12d53c6ed0_0 .net "signal_out_4", 0 0, v0x5e12d53c4af0_0;  1 drivers
v0x5e12d53c6fc0_0 .net "signal_out_4_up", 0 0, L_0x5e12d53c7850;  1 drivers
S_0x5e12d53a4280 .scope module, "frqdivmod_2" "frqdivmod" 2 20, 3 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5e12d5391440 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000010100>;
P_0x5e12d5391480 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000101>;
v0x5e12d5398440_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  1 drivers
v0x5e12d5396c10_0 .var "clk_n", 0 0;
L_0x7f4c0b5b7018 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x5e12d53953e0_0 .net "div_value", 4 0, L_0x7f4c0b5b7018;  1 drivers
v0x5e12d5392d70_0 .var "neg_cnt", 4 0;
v0x5e12d5393260_0 .var "pos_cnt", 4 0;
v0x5e12d5390d70_0 .net "signal_out", 0 0, v0x5e12d5396c10_0;  alias, 1 drivers
E_0x5e12d539fcb0 .event anyedge, v0x5e12d5392d70_0, v0x5e12d5393260_0, v0x5e12d5398440_0;
E_0x5e12d539f860 .event negedge, v0x5e12d5398440_0;
E_0x5e12d539f250 .event posedge, v0x5e12d5398440_0;
S_0x5e12d53c3e90 .scope module, "frqdivmod_3" "frqdivmod" 2 25, 3 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5e12d53934d0 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000011110>;
P_0x5e12d5393510 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000101>;
v0x5e12d5391260_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  alias, 1 drivers
v0x5e12d53c41a0_0 .var "clk_n", 0 0;
L_0x7f4c0b5b7060 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v0x5e12d53c4240_0 .net "div_value", 4 0, L_0x7f4c0b5b7060;  1 drivers
v0x5e12d53c4330_0 .var "neg_cnt", 4 0;
v0x5e12d53c4410_0 .var "pos_cnt", 4 0;
v0x5e12d53c4540_0 .net "signal_out", 0 0, v0x5e12d53c41a0_0;  alias, 1 drivers
E_0x5e12d5398e70 .event anyedge, v0x5e12d53c4330_0, v0x5e12d53c4410_0, v0x5e12d5398440_0;
S_0x5e12d53c4660 .scope module, "frqdivmod_4" "frqdivmod" 2 30, 3 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x5e12d538f3e0 .param/l "DIV" 0 3 2, +C4<00000000000000000000000000101000>;
P_0x5e12d538f420 .param/l "WITH" 0 3 4, +C4<00000000000000000000000000000110>;
v0x5e12d53c49e0_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  alias, 1 drivers
v0x5e12d53c4af0_0 .var "clk_n", 0 0;
L_0x7f4c0b5b70a8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5e12d53c4bb0_0 .net "div_value", 5 0, L_0x7f4c0b5b70a8;  1 drivers
v0x5e12d53c4c70_0 .var "neg_cnt", 5 0;
v0x5e12d53c4d50_0 .var "pos_cnt", 5 0;
v0x5e12d53c4e80_0 .net "signal_out", 0 0, v0x5e12d53c4af0_0;  alias, 1 drivers
E_0x5e12d53c4980 .event anyedge, v0x5e12d53c4c70_0, v0x5e12d53c4d50_0, v0x5e12d5398440_0;
S_0x5e12d53c4fa0 .scope module, "strobe_gen_1" "strobe_gen" 2 35, 4 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "f";
    .port_info 2 /OUTPUT 1 "signal_out";
L_0x7f4c0b5b70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5e12d5392c10 .functor XNOR 1, v0x5e12d5396c10_0, L_0x7f4c0b5b70f0, C4<0>, C4<0>;
L_0x7f4c0b5b7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5e12d5393100 .functor XNOR 1, v0x5e12d53c56a0_0, L_0x7f4c0b5b7138, C4<0>, C4<0>;
L_0x5e12d5390c10 .functor AND 1, L_0x5e12d5392c10, L_0x5e12d5393100, C4<1>, C4<1>;
v0x5e12d53c51d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f4c0b5b70f0;  1 drivers
v0x5e12d53c52d0_0 .net *"_ivl_2", 0 0, L_0x5e12d5392c10;  1 drivers
v0x5e12d53c5390_0 .net/2u *"_ivl_4", 0 0, L_0x7f4c0b5b7138;  1 drivers
v0x5e12d53c5450_0 .net *"_ivl_6", 0 0, L_0x5e12d5393100;  1 drivers
v0x5e12d53c5510_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  alias, 1 drivers
v0x5e12d53c5600_0 .net "f", 0 0, v0x5e12d5396c10_0;  alias, 1 drivers
v0x5e12d53c56a0_0 .var "prev", 0 0;
v0x5e12d53c5740_0 .net "signal_out", 0 0, L_0x5e12d5390c10;  alias, 1 drivers
S_0x5e12d53c5880 .scope module, "strobe_gen_2" "strobe_gen" 2 41, 4 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "f";
    .port_info 2 /OUTPUT 1 "signal_out";
L_0x7f4c0b5b7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5e12d5391100 .functor XNOR 1, v0x5e12d53c41a0_0, L_0x7f4c0b5b7180, C4<0>, C4<0>;
L_0x7f4c0b5b71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5e12d53c7430 .functor XNOR 1, v0x5e12d53c5fd0_0, L_0x7f4c0b5b71c8, C4<0>, C4<0>;
L_0x5e12d53c74f0 .functor AND 1, L_0x5e12d5391100, L_0x5e12d53c7430, C4<1>, C4<1>;
v0x5e12d53c5b00_0 .net/2u *"_ivl_0", 0 0, L_0x7f4c0b5b7180;  1 drivers
v0x5e12d53c5c00_0 .net *"_ivl_2", 0 0, L_0x5e12d5391100;  1 drivers
v0x5e12d53c5cc0_0 .net/2u *"_ivl_4", 0 0, L_0x7f4c0b5b71c8;  1 drivers
v0x5e12d53c5d80_0 .net *"_ivl_6", 0 0, L_0x5e12d53c7430;  1 drivers
v0x5e12d53c5e40_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  alias, 1 drivers
v0x5e12d53c5f30_0 .net "f", 0 0, v0x5e12d53c41a0_0;  alias, 1 drivers
v0x5e12d53c5fd0_0 .var "prev", 0 0;
v0x5e12d53c6070_0 .net "signal_out", 0 0, L_0x5e12d53c74f0;  alias, 1 drivers
S_0x5e12d53c61b0 .scope module, "strobe_gen_3" "strobe_gen" 2 47, 4 1 0, S_0x5e12d53a4050;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "f";
    .port_info 2 /OUTPUT 1 "signal_out";
L_0x7f4c0b5b7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5e12d53c7650 .functor XNOR 1, v0x5e12d53c4af0_0, L_0x7f4c0b5b7210, C4<0>, C4<0>;
L_0x7f4c0b5b7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5e12d53c77e0 .functor XNOR 1, v0x5e12d53c6890_0, L_0x7f4c0b5b7258, C4<0>, C4<0>;
L_0x5e12d53c7850 .functor AND 1, L_0x5e12d53c7650, L_0x5e12d53c77e0, C4<1>, C4<1>;
v0x5e12d53c6390_0 .net/2u *"_ivl_0", 0 0, L_0x7f4c0b5b7210;  1 drivers
v0x5e12d53c6490_0 .net *"_ivl_2", 0 0, L_0x5e12d53c7650;  1 drivers
v0x5e12d53c6550_0 .net/2u *"_ivl_4", 0 0, L_0x7f4c0b5b7258;  1 drivers
v0x5e12d53c6640_0 .net *"_ivl_6", 0 0, L_0x5e12d53c77e0;  1 drivers
v0x5e12d53c6700_0 .net "clk", 0 0, v0x5e12d53c6a70_0;  alias, 1 drivers
v0x5e12d53c67f0_0 .net "f", 0 0, v0x5e12d53c4af0_0;  alias, 1 drivers
v0x5e12d53c6890_0 .var "prev", 0 0;
v0x5e12d53c6930_0 .net "signal_out", 0 0, L_0x5e12d53c7850;  alias, 1 drivers
    .scope S_0x5e12d53a4280;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d5396c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e12d5393260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e12d5392d70_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5e12d53a4280;
T_1 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d5393260_0;
    %addi 1, 0, 5;
    %load/vec4 v0x5e12d53953e0_0;
    %mod;
    %assign/vec4 v0x5e12d5393260_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e12d53a4280;
T_2 ;
    %wait E_0x5e12d539f860;
    %load/vec4 v0x5e12d5392d70_0;
    %addi 1, 0, 5;
    %load/vec4 v0x5e12d53953e0_0;
    %mod;
    %assign/vec4 v0x5e12d5392d70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e12d53a4280;
T_3 ;
    %wait E_0x5e12d539fcb0;
    %load/vec4 v0x5e12d5393260_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5e12d5396c10_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5e12d53c3e90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c41a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e12d53c4410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e12d53c4330_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5e12d53c3e90;
T_5 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d53c4410_0;
    %addi 1, 0, 5;
    %load/vec4 v0x5e12d53c4240_0;
    %mod;
    %assign/vec4 v0x5e12d53c4410_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e12d53c3e90;
T_6 ;
    %wait E_0x5e12d539f860;
    %load/vec4 v0x5e12d53c4330_0;
    %addi 1, 0, 5;
    %load/vec4 v0x5e12d53c4240_0;
    %mod;
    %assign/vec4 v0x5e12d53c4330_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e12d53c3e90;
T_7 ;
    %wait E_0x5e12d5398e70;
    %load/vec4 v0x5e12d53c4410_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x5e12d53c41a0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e12d53c4660;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c4af0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e12d53c4d50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e12d53c4c70_0, 0;
    %end;
    .thread T_8;
    .scope S_0x5e12d53c4660;
T_9 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d53c4d50_0;
    %addi 1, 0, 6;
    %load/vec4 v0x5e12d53c4bb0_0;
    %mod;
    %assign/vec4 v0x5e12d53c4d50_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e12d53c4660;
T_10 ;
    %wait E_0x5e12d539f860;
    %load/vec4 v0x5e12d53c4c70_0;
    %addi 1, 0, 6;
    %load/vec4 v0x5e12d53c4bb0_0;
    %mod;
    %assign/vec4 v0x5e12d53c4c70_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e12d53c4660;
T_11 ;
    %wait E_0x5e12d53c4980;
    %load/vec4 v0x5e12d53c4d50_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x5e12d53c4af0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e12d53c4fa0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c56a0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x5e12d53c4fa0;
T_13 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d53c5600_0;
    %assign/vec4 v0x5e12d53c56a0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e12d53c5880;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c5fd0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x5e12d53c5880;
T_15 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d53c5f30_0;
    %assign/vec4 v0x5e12d53c5fd0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e12d53c61b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c6890_0, 0;
    %end;
    .thread T_16;
    .scope S_0x5e12d53c61b0;
T_17 ;
    %wait E_0x5e12d539f250;
    %load/vec4 v0x5e12d53c67f0_0;
    %assign/vec4 v0x5e12d53c6890_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e12d53a4050;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e12d53c6a70_0, 0;
    %end;
    .thread T_18;
    .scope S_0x5e12d53a4050;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x5e12d53c6a70_0;
    %inv;
    %assign/vec4 v0x5e12d53c6a70_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e12d53a4050;
T_20 ;
    %vpi_call 2 55 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e12d53a4050 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 59 "$display", "test completed." {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../frqdivmod.v";
    "../strobe_gen.v";
