// Seed: 3300540440
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  assign id_0 = id_1;
  logic id_4 = 1;
  assign id_0 = id_1;
endmodule
