11
22
33
44
55
66
77
88
99
55
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 10

C:\Users\velic\OneDrive\Desktop\vitis-hls\project_31\solution1\sim\verilog>set PATH= 

C:\Users\velic\OneDrive\Desktop\vitis-hls\project_31\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_dataGenerator_top glbl -Oenable_linking_all_libraries  -prj dataGenerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s dataGenerator  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dataGenerator_top glbl -Oenable_linking_all_libraries -prj dataGenerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s dataGenerator 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/AESL_axi_s_outputStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outputStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dataGenerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator_dataGenerator_stream_Complex_0_realData_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGenerator_dataGenerator_stream_Complex_0_realData_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGenerator_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGenerator_regslice_both
INFO: [VRFC 10-311] analyzing module dataGenerator_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dataGenerator_dataGenerator_stre...
Compiling module xil_defaultlib.dataGenerator_flow_control_loop_...
Compiling module xil_defaultlib.dataGenerator_regslice_both(Data...
Compiling module xil_defaultlib.dataGenerator
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_outputStream
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dataGenerator_top
Compiling module work.glbl
Built simulation snapshot dataGenerator

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dataGenerator/xsim_script.tcl
# xsim {dataGenerator} -autoloadwcfg -tclbatch {dataGenerator.tcl}
Time resolution is 1 ps
source dataGenerator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 315 ns : File "C:/Users/velic/OneDrive/Desktop/vitis-hls/project_31/solution1/sim/verilog/dataGenerator.autotb.v" Line 210
## quit
INFO: [Common 17-206] Exiting xsim at Thu May 18 04:31:18 2023...
11
22
33
44
55
66
77
88
99
55
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 10
