Synthesis Analysis & Elaboration Stage Report for basic_io_testing
Sat Jan 10 14:51:23 2026
Quartus Prime Version 25.3.0 Build 109 09/24/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.3.0 Build 109 09/24/2025 SC Pro Edition
    Info: Processing started: Sat Jan 10 14:51:18 2026
    Info: System process ID: 1860
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off basic_io_testing -c basic_io_testing
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "basic_io_testing"
Info: Revision = "basic_io_testing"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 5 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "io_test"
Info: Found 1 design entities
Info: There are 1 partitions after elaboration.
Info: Running rule checking for Agilex5 protocol IPs...
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 28 of 29 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21660): Design Assistant Results: 0 of 19 Critical severity rules issued violations in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/basic_io_testing/output_files/basic_io_testing.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'


