// Seed: 3434746282
module module_0 (
    id_1
);
  output wire id_1;
  always @(posedge 1) id_1 = 1 ? 1 : 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  tri0 id_3 = id_0 + 1'b0;
  assign id_3 = id_3;
  wand id_4;
  wire id_5;
  assign id_4 = 1;
  wand id_6;
  tri  id_7 = 1;
  always_ff @(posedge 1 or posedge 1 == 1);
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  wire id_8;
  assign id_4 = id_6;
endmodule
