<stg><name>runWeight2Reg</name>


<trans_list>

<trans id="273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="13" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %weight_regfile_3_316_i_016 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_316_i_016"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
entry:1 %write_flag_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %write_flag45_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag45_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %weight_regfile_3_215_i_017 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_215_i_017"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %weight_regfile_0_01_i_018 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_018"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %write_flag42_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag42_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %weight_regfile_3_114_i_019 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_114_i_019"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
entry:7 %write_flag3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag3_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:8 %write_flag39_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag39_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %weight_regfile_3_013_i_020 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_013_i_020"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %weight_regfile_0_12_i_021 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_021"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
entry:11 %write_flag36_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag36_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %weight_regfile_2_312_i_022 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_312_i_022"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32">
<![CDATA[
entry:13 %write_flag6_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag6_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
entry:14 %write_flag33_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag33_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %weight_regfile_2_211_i_023 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_211_i_023"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %weight_regfile_0_23_i_024 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_024"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32">
<![CDATA[
entry:17 %write_flag30_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag30_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:18 %weight_regfile_2_110_i_025 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_110_i_025"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32">
<![CDATA[
entry:19 %write_flag9_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag9_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
entry:20 %write_flag27_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag27_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
entry:21 %weight_regfile_2_09_i_026 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_09_i_026"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry:22 %weight_regfile_0_34_i_027 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_027"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32">
<![CDATA[
entry:23 %write_flag24_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag24_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
entry:24 %weight_regfile_1_38_i_028 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_38_i_028"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
entry:25 %write_flag12_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag12_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
entry:26 %write_flag21_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag21_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry:27 %weight_regfile_1_27_i_029 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_27_i_029"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
entry:28 %weight_regfile_1_05_i_030 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_05_i_030"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
entry:29 %write_flag18_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag18_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry:30 %weight_regfile_1_16_i_031 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_16_i_031"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32">
<![CDATA[
entry:31 %write_flag15_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag15_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1184" op_0_bw="1184" op_1_bw="1184">
<![CDATA[
entry:37 %param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param

]]></Node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:38 %ko_1_read = read i12 @_ssdm_op_Read.ap_fifo.i12P, i12 %ko_1

]]></Node>
<StgValue><ssdm name="ko_1_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="12">
<![CDATA[
entry:39 %trunc_ln357 = trunc i12 %ko_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co

]]></Node>
<StgValue><ssdm name="co_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro

]]></Node>
<StgValue><ssdm name="ro_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32">
<![CDATA[
entry:42 %empty = trunc i32 %ro_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so

]]></Node>
<StgValue><ssdm name="so_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32">
<![CDATA[
entry:44 %empty_65 = trunc i32 %so_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="1184">
<![CDATA[
entry:46 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1184P, i1184 %param_out, i1184 %param_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:48 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %ko_1_out, i11 %trunc_ln357

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:50 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %co_out, i32 %co_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:52 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:54 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %p_cast = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %p_cast7 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %p_cast1 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32">
<![CDATA[
entry:58 %empty_66 = trunc i32 %co_read

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:60 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %store_ln69 = store i1, i1 %write_flag15_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %store_ln69 = store i1, i1 %write_flag18_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:63 %store_ln69 = store i1, i1 %write_flag21_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %store_ln69 = store i1, i1 %write_flag12_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %store_ln69 = store i1, i1 %write_flag24_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %store_ln69 = store i1, i1 %write_flag27_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:67 %store_ln69 = store i1, i1 %write_flag9_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:68 %store_ln69 = store i1, i1 %write_flag30_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:69 %store_ln69 = store i1, i1 %write_flag33_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:70 %store_ln69 = store i1, i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %store_ln69 = store i1, i1 %write_flag36_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %store_ln69 = store i1, i1 %write_flag39_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:73 %store_ln69 = store i1, i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %store_ln69 = store i1, i1 %write_flag42_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:75 %store_ln69 = store i1, i1 %write_flag45_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:76 %store_ln69 = store i1, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:60 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:60 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:59 %mul2_i_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_66, i2

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:60 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
entry:77 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %ci = phi i3, void %entry, i3 %add_ln69, void

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln69 = icmp_eq  i3 %ci, i3

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln69 = add i3 %ci, i3

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln69 = br i1 %icmp_ln69, void %.split.i.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="3">
<![CDATA[
.split.i.i.i:1 %empty_67 = trunc i3 %ci

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="2">
<![CDATA[
.split.i.i.i:2 %ci_cast_i_i_i_cast = zext i2 %empty_67

]]></Node>
<StgValue><ssdm name="ci_cast_i_i_i_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:3 %tmp = add i12 %mul4_i_i_i, i12 %ci_cast_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:4 %mul52_i_i_i = add i12 %tmp, i12 %mul2_i_i_i

]]></Node>
<StgValue><ssdm name="mul52_i_i_i"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:5 %mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i

]]></Node>
<StgValue><ssdm name="mul61_i_i_i"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
.exit:0 %weight_regfile_3_316_i_016_load = load i8 %weight_regfile_3_316_i_016

]]></Node>
<StgValue><ssdm name="weight_regfile_3_316_i_016_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
.exit:1 %weight_regfile_3_215_i_017_load = load i8 %weight_regfile_3_215_i_017

]]></Node>
<StgValue><ssdm name="weight_regfile_3_215_i_017_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
.exit:2 %weight_regfile_0_01_i_018_load = load i8 %weight_regfile_0_01_i_018

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_018_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8">
<![CDATA[
.exit:3 %weight_regfile_3_114_i_019_load = load i8 %weight_regfile_3_114_i_019

]]></Node>
<StgValue><ssdm name="weight_regfile_3_114_i_019_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8">
<![CDATA[
.exit:4 %weight_regfile_3_013_i_020_load = load i8 %weight_regfile_3_013_i_020

]]></Node>
<StgValue><ssdm name="weight_regfile_3_013_i_020_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
.exit:5 %weight_regfile_0_12_i_021_load = load i8 %weight_regfile_0_12_i_021

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_021_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
.exit:6 %weight_regfile_2_312_i_022_load = load i8 %weight_regfile_2_312_i_022

]]></Node>
<StgValue><ssdm name="weight_regfile_2_312_i_022_load"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8">
<![CDATA[
.exit:7 %weight_regfile_2_211_i_023_load = load i8 %weight_regfile_2_211_i_023

]]></Node>
<StgValue><ssdm name="weight_regfile_2_211_i_023_load"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8">
<![CDATA[
.exit:8 %weight_regfile_0_23_i_024_load = load i8 %weight_regfile_0_23_i_024

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_024_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8">
<![CDATA[
.exit:9 %weight_regfile_2_110_i_025_load = load i8 %weight_regfile_2_110_i_025

]]></Node>
<StgValue><ssdm name="weight_regfile_2_110_i_025_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.exit:10 %weight_regfile_2_09_i_026_load = load i8 %weight_regfile_2_09_i_026

]]></Node>
<StgValue><ssdm name="weight_regfile_2_09_i_026_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8">
<![CDATA[
.exit:11 %weight_regfile_0_34_i_027_load = load i8 %weight_regfile_0_34_i_027

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_027_load"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8">
<![CDATA[
.exit:12 %weight_regfile_1_38_i_028_load = load i8 %weight_regfile_1_38_i_028

]]></Node>
<StgValue><ssdm name="weight_regfile_1_38_i_028_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8">
<![CDATA[
.exit:13 %weight_regfile_1_27_i_029_load = load i8 %weight_regfile_1_27_i_029

]]></Node>
<StgValue><ssdm name="weight_regfile_1_27_i_029_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
.exit:14 %weight_regfile_1_05_i_030_load = load i8 %weight_regfile_1_05_i_030

]]></Node>
<StgValue><ssdm name="weight_regfile_1_05_i_030_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
.exit:15 %weight_regfile_1_16_i_031_load = load i8 %weight_regfile_1_16_i_031

]]></Node>
<StgValue><ssdm name="weight_regfile_1_16_i_031_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:16 %mrv = insertvalue i128, i8 %weight_regfile_0_01_i_018_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:17 %mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_12_i_021_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:18 %mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_23_i_024_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:19 %mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_34_i_027_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:20 %mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_05_i_030_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:21 %mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_16_i_031_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:22 %mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_27_i_029_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:23 %mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_38_i_028_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:24 %mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_09_i_026_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:25 %mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_110_i_025_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:26 %mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_211_i_023_load

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:27 %mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_312_i_022_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:28 %mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_013_i_020_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:29 %mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_114_i_019_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:30 %mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_215_i_017_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.exit:31 %mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_316_i_016_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="128">
<![CDATA[
.exit:32 %ret_ln394 = ret i128 %mrv_14

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:5 %mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i

]]></Node>
<StgValue><ssdm name="mul61_i_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:5 %mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i

]]></Node>
<StgValue><ssdm name="mul61_i_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:5 %mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i

]]></Node>
<StgValue><ssdm name="mul61_i_i_i"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:6 %add93_i_i_i = add i12 %empty, i12 %mul61_i_i_i

]]></Node>
<StgValue><ssdm name="add93_i_i_i"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:7 %add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i

]]></Node>
<StgValue><ssdm name="add11_i_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:7 %add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i

]]></Node>
<StgValue><ssdm name="add11_i_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:7 %add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i

]]></Node>
<StgValue><ssdm name="add11_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:8 %add12_i_i_i = add i12 %empty_65, i12 %add11_i_i_i

]]></Node>
<StgValue><ssdm name="add12_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:8 %add12_i_i_i = add i12 %empty_65, i12 %add11_i_i_i

]]></Node>
<StgValue><ssdm name="add12_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
.split.i.i.i:9 %idxprom_i_i_i = zext i12 %add12_i_i_i

]]></Node>
<StgValue><ssdm name="idxprom_i_i_i"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:10 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:11 %weight_l2_0_load = load i12 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:12 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:13 %weight_l2_1_load = load i12 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:14 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:15 %weight_l2_2_load = load i12 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:16 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:17 %weight_l2_3_load = load i12 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i.i:0 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:11 %weight_l2_0_load = load i12 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:13 %weight_l2_1_load = load i12 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:15 %weight_l2_2_load = load i12 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:17 %weight_l2_3_load = load i12 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.split.i.i.i:18 %br_ln70 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb.i.i.i:0 %ki = phi i3, void %.split.i.i.i, i3 %add_ln70, void %bb.split9.i.i.i

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.i.i:1 %icmp_ln70 = icmp_eq  i3 %ki, i3

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb.i.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.i.i:3 %add_ln70 = add i3 %ki, i3

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i.i.i:4 %br_ln70 = br i1 %icmp_ln70, void %bb.split.i.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split.i.i.i:0 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="3">
<![CDATA[
bb.split.i.i.i:1 %trunc_ln74 = trunc i3 %ki

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
bb.split.i.i.i:2 %weight_regfile_1_16_i = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln74

]]></Node>
<StgValue><ssdm name="weight_regfile_1_16_i"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb.split.i.i.i:3 %switch_ln74 = switch i2 %trunc_ln74, void %branch3.i.i.i, i2, void %branch0.i.i.i, i2, void %branch1.i.i.i, i2, void %branch2.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln74"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:0 %weight_regfile_2_312_i_022_load_1 = load i8 %weight_regfile_2_312_i_022

]]></Node>
<StgValue><ssdm name="weight_regfile_2_312_i_022_load_1"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:1 %write_flag33_0_load = load i1 %write_flag33_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag33_0_load"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:2 %weight_regfile_2_211_i_023_load_1 = load i8 %weight_regfile_2_211_i_023

]]></Node>
<StgValue><ssdm name="weight_regfile_2_211_i_023_load_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:3 %write_flag30_0_load = load i1 %write_flag30_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag30_0_load"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:4 %weight_regfile_2_110_i_025_load_1 = load i8 %weight_regfile_2_110_i_025

]]></Node>
<StgValue><ssdm name="weight_regfile_2_110_i_025_load_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:5 %write_flag27_0_load = load i1 %write_flag27_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag27_0_load"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:6 %weight_regfile_2_09_i_026_load_1 = load i8 %weight_regfile_2_09_i_026

]]></Node>
<StgValue><ssdm name="weight_regfile_2_09_i_026_load_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:7 %write_flag24_0_load = load i1 %write_flag24_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag24_0_load"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch2.i.i.i:8 %weight_regfile_2_312_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_2_312_i_3"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2.i.i.i:9 %write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag33_3"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch2.i.i.i:10 %weight_regfile_2_211_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_211_i_023_load_1, i8 %weight_regfile_2_211_i_023_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_211_i_023_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_2_211_i_3"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2.i.i.i:11 %write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_0_load, i1 %write_flag30_0_load, i1, i1 %write_flag30_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag30_3"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch2.i.i.i:12 %weight_regfile_2_110_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_110_i_025_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_110_i_025_load_1, i8 %weight_regfile_2_110_i_025_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_2_110_i_3"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2.i.i.i:13 %write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_0_load, i1, i1 %write_flag27_0_load, i1 %write_flag27_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag27_3"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch2.i.i.i:14 %weight_regfile_2_09_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_09_i_026_load_1, i8 %weight_regfile_2_09_i_026_load_1, i8 %weight_regfile_2_09_i_026_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_2_09_i_3"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2.i.i.i:15 %write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag24_3"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:16 %store_ln74 = store i1 %write_flag24_3, i1 %write_flag24_0, i1 %write_flag24_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:17 %store_ln74 = store i8 %weight_regfile_2_09_i_3, i8 %weight_regfile_2_09_i_026, i8 %weight_regfile_2_09_i_026_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:18 %store_ln74 = store i1 %write_flag27_3, i1 %write_flag27_0, i1 %write_flag27_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:19 %store_ln74 = store i8 %weight_regfile_2_110_i_3, i8 %weight_regfile_2_110_i_025, i8 %weight_regfile_2_110_i_025_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:20 %store_ln74 = store i1 %write_flag30_3, i1 %write_flag30_0, i1 %write_flag30_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:21 %store_ln74 = store i8 %weight_regfile_2_211_i_3, i8 %weight_regfile_2_211_i_023, i8 %weight_regfile_2_211_i_023_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:22 %store_ln74 = store i1 %write_flag33_3, i1 %write_flag33_0, i1 %write_flag33_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:23 %store_ln74 = store i8 %weight_regfile_2_312_i_3, i8 %weight_regfile_2_312_i_022, i8 %weight_regfile_2_312_i_022_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i.i:24 %br_ln74 = br void %bb.split9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:0 %weight_regfile_1_38_i_028_load_1 = load i8 %weight_regfile_1_38_i_028

]]></Node>
<StgValue><ssdm name="weight_regfile_1_38_i_028_load_1"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:1 %write_flag12_0_load = load i1 %write_flag12_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag12_0_load"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:2 %write_flag21_0_load = load i1 %write_flag21_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag21_0_load"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:3 %weight_regfile_1_27_i_029_load_1 = load i8 %weight_regfile_1_27_i_029

]]></Node>
<StgValue><ssdm name="weight_regfile_1_27_i_029_load_1"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:4 %weight_regfile_1_05_i_030_load_1 = load i8 %weight_regfile_1_05_i_030

]]></Node>
<StgValue><ssdm name="weight_regfile_1_05_i_030_load_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:5 %write_flag18_0_load = load i1 %write_flag18_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag18_0_load"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:6 %weight_regfile_1_16_i_031_load_1 = load i8 %weight_regfile_1_16_i_031

]]></Node>
<StgValue><ssdm name="weight_regfile_1_16_i_031_load_1"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:7 %write_flag15_0_load = load i1 %write_flag15_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag15_0_load"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch1.i.i.i:8 %weight_regfile_1_38_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_1_38_i_3"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch1.i.i.i:9 %write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag12_3"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch1.i.i.i:10 %write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag21_3"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch1.i.i.i:11 %weight_regfile_1_27_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_27_i_029_load_1, i8 %weight_regfile_1_27_i_029_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_27_i_029_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_1_27_i_3"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch1.i.i.i:12 %weight_regfile_1_05_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_05_i_030_load_1, i8 %weight_regfile_1_05_i_030_load_1, i8 %weight_regfile_1_05_i_030_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_1_05_i_3"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch1.i.i.i:13 %write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_0_load, i1 %write_flag18_0_load, i1, i1 %write_flag18_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag18_3"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch1.i.i.i:14 %weight_regfile_1_16_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i_031_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_16_i_031_load_1, i8 %weight_regfile_1_16_i_031_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_1_16_i_3"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch1.i.i.i:15 %write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_0_load, i1, i1 %write_flag15_0_load, i1 %write_flag15_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag15_3"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:16 %store_ln74 = store i1 %write_flag15_3, i1 %write_flag15_0, i1 %write_flag15_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:17 %store_ln74 = store i8 %weight_regfile_1_16_i_3, i8 %weight_regfile_1_16_i_031, i8 %weight_regfile_1_16_i_031_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:18 %store_ln74 = store i1 %write_flag18_3, i1 %write_flag18_0, i1 %write_flag18_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:19 %store_ln74 = store i8 %weight_regfile_1_05_i_3, i8 %weight_regfile_1_05_i_030, i8 %weight_regfile_1_05_i_030_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:20 %store_ln74 = store i8 %weight_regfile_1_27_i_3, i8 %weight_regfile_1_27_i_029, i8 %weight_regfile_1_27_i_029_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:21 %store_ln74 = store i1 %write_flag21_3, i1 %write_flag21_0, i1 %write_flag21_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:22 %store_ln74 = store i1 %write_flag12_3, i1 %write_flag12_0, i1 %write_flag12_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:23 %store_ln74 = store i8 %weight_regfile_1_38_i_3, i8 %weight_regfile_1_38_i_028, i8 %weight_regfile_1_38_i_028_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i.i:24 %br_ln74 = br void %bb.split9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:0 %write_flag_0_load = load i1 %write_flag_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:1 %weight_regfile_0_01_i_018_load_1 = load i8 %weight_regfile_0_01_i_018

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_018_load_1"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:2 %write_flag3_0_load = load i1 %write_flag3_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag3_0_load"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:3 %weight_regfile_0_12_i_021_load_1 = load i8 %weight_regfile_0_12_i_021

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_021_load_1"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:4 %write_flag6_0_load = load i1 %write_flag6_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag6_0_load"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:5 %weight_regfile_0_23_i_024_load_1 = load i8 %weight_regfile_0_23_i_024

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_024_load_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:6 %write_flag9_0_load = load i1 %write_flag9_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag9_0_load"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:7 %weight_regfile_0_34_i_027_load_1 = load i8 %weight_regfile_0_34_i_027

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_027_load_1"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0.i.i.i:8 %write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_0_load, i1 %write_flag_0_load, i1 %write_flag_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag_3"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch0.i.i.i:9 %weight_regfile_0_01_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_01_i_018_load_1, i8 %weight_regfile_0_01_i_018_load_1, i8 %weight_regfile_0_01_i_018_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_3"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0.i.i.i:10 %write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_0_load, i1, i1 %write_flag3_0_load, i1 %write_flag3_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag3_3"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch0.i.i.i:11 %weight_regfile_0_12_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_12_i_021_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_12_i_021_load_1, i8 %weight_regfile_0_12_i_021_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_3"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0.i.i.i:12 %write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_0_load, i1 %write_flag6_0_load, i1, i1 %write_flag6_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag6_3"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch0.i.i.i:13 %weight_regfile_0_23_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_23_i_024_load_1, i8 %weight_regfile_0_23_i_024_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_23_i_024_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_3"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch0.i.i.i:14 %write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag9_3"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch0.i.i.i:15 %weight_regfile_0_34_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_3"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:16 %store_ln74 = store i8 %weight_regfile_0_34_i_3, i8 %weight_regfile_0_34_i_027, i8 %weight_regfile_0_34_i_027_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:17 %store_ln74 = store i1 %write_flag9_3, i1 %write_flag9_0, i1 %write_flag9_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:18 %store_ln74 = store i8 %weight_regfile_0_23_i_3, i8 %weight_regfile_0_23_i_024, i8 %weight_regfile_0_23_i_024_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:19 %store_ln74 = store i1 %write_flag6_3, i1 %write_flag6_0, i1 %write_flag6_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:20 %store_ln74 = store i8 %weight_regfile_0_12_i_3, i8 %weight_regfile_0_12_i_021, i8 %weight_regfile_0_12_i_021_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:21 %store_ln74 = store i1 %write_flag3_3, i1 %write_flag3_0, i1 %write_flag3_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:22 %store_ln74 = store i8 %weight_regfile_0_01_i_3, i8 %weight_regfile_0_01_i_018, i8 %weight_regfile_0_01_i_018_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:23 %store_ln74 = store i1 %write_flag_3, i1 %write_flag_0, i1 %write_flag_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i.i:24 %br_ln74 = br void %bb.split9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:0 %weight_regfile_3_316_i_016_load_1 = load i8 %weight_regfile_3_316_i_016

]]></Node>
<StgValue><ssdm name="weight_regfile_3_316_i_016_load_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:1 %write_flag45_0_load = load i1 %write_flag45_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag45_0_load"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:2 %weight_regfile_3_215_i_017_load_1 = load i8 %weight_regfile_3_215_i_017

]]></Node>
<StgValue><ssdm name="weight_regfile_3_215_i_017_load_1"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:3 %write_flag42_0_load = load i1 %write_flag42_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag42_0_load"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:4 %weight_regfile_3_114_i_019_load_1 = load i8 %weight_regfile_3_114_i_019

]]></Node>
<StgValue><ssdm name="weight_regfile_3_114_i_019_load_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:5 %write_flag39_0_load = load i1 %write_flag39_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag39_0_load"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:6 %weight_regfile_3_013_i_020_load_1 = load i8 %weight_regfile_3_013_i_020

]]></Node>
<StgValue><ssdm name="weight_regfile_3_013_i_020_load_1"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:7 %write_flag36_0_load = load i1 %write_flag36_0, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag36_0_load"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch3.i.i.i:8 %weight_regfile_3_316_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_3_316_i_3"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3.i.i.i:9 %write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag45_3"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch3.i.i.i:10 %weight_regfile_3_215_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_215_i_017_load_1, i8 %weight_regfile_3_215_i_017_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_215_i_017_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_3_215_i_3"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3.i.i.i:11 %write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_0_load, i1 %write_flag42_0_load, i1, i1 %write_flag42_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag42_3"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch3.i.i.i:12 %weight_regfile_3_114_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_114_i_019_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_114_i_019_load_1, i8 %weight_regfile_3_114_i_019_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_3_114_i_3"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3.i.i.i:13 %write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_0_load, i1, i1 %write_flag39_0_load, i1 %write_flag39_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag39_3"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
branch3.i.i.i:14 %weight_regfile_3_013_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_013_i_020_load_1, i8 %weight_regfile_3_013_i_020_load_1, i8 %weight_regfile_3_013_i_020_load_1, i2 %empty_67

]]></Node>
<StgValue><ssdm name="weight_regfile_3_013_i_3"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3.i.i.i:15 %write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i2 %empty_67

]]></Node>
<StgValue><ssdm name="write_flag36_3"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:16 %store_ln74 = store i1 %write_flag36_3, i1 %write_flag36_0, i1 %write_flag36_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:17 %store_ln74 = store i8 %weight_regfile_3_013_i_3, i8 %weight_regfile_3_013_i_020, i8 %weight_regfile_3_013_i_020_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:18 %store_ln74 = store i1 %write_flag39_3, i1 %write_flag39_0, i1 %write_flag39_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:19 %store_ln74 = store i8 %weight_regfile_3_114_i_3, i8 %weight_regfile_3_114_i_019, i8 %weight_regfile_3_114_i_019_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:20 %store_ln74 = store i1 %write_flag42_3, i1 %write_flag42_0, i1 %write_flag42_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:21 %store_ln74 = store i8 %weight_regfile_3_215_i_3, i8 %weight_regfile_3_215_i_017, i8 %weight_regfile_3_215_i_017_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:22 %store_ln74 = store i1 %write_flag45_3, i1 %write_flag45_0, i1 %write_flag45_0_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:23 %store_ln74 = store i8 %weight_regfile_3_316_i_3, i8 %weight_regfile_3_316_i_016, i8 %weight_regfile_3_316_i_016_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i.i:24 %br_ln74 = br void %bb.split9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
bb.split9.i.i.i:0 %br_ln0 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
