
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018072                       # Number of seconds simulated (Second)
simTicks                                  18072066500                       # Number of ticks simulated (Tick)
finalTick                                 18072066500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    215.09                       # Real time elapsed on the host (Second)
hostTickRate                                 84021795                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16916832                       # Number of bytes of host memory used (Byte)
simInsts                                     50000002                       # Number of instructions simulated (Count)
simOps                                       50000982                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   232463                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232468                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36144134                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51076523                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     4889                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50756152                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  21757                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1080417                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            555730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2700                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            36107895                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.405680                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.685723                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18927250     52.42%     52.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2530884      7.01%     59.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1545351      4.28%     63.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9965815     27.60%     91.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    892524      2.47%     93.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1927555      5.34%     99.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    238802      0.66%     99.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     41274      0.11%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     38440      0.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36107895                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   10414      0.57%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       3      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  61632      3.35%      3.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1769113     96.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1012      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24942687     49.14%     49.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         2778      0.01%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1602      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           16      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            7      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       627183      1.24%     50.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     25180835     49.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50756152                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.404271                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1841169                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036275                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                139483005                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52166509                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50659094                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       117                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       95                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               54                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52596247                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           62                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50695107                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        602311                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     49463                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25766613                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12178186                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     25164302                       # Number of stores executed (Count)
system.cpu.numRate                           1.402582                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             432                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           36239                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000982                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.722883                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.722883                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.383350                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.383350                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77659998                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13378135                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          50                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         48                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 425739785                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       79                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 18072066500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         705078                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25221564                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        30627                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       137826                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                12425658                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12241103                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             22449                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             12056406                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                12043132                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998899                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   56730                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 97                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           26613                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              14956                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            11657                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1920                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1081215                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2189                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             19191                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     35876101                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.393713                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.681538                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        18963238     52.86%     52.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2489541      6.94%     59.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1397706      3.90%     63.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9943362     27.72%     91.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1140425      3.18%     94.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1326731      3.70%     98.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          615098      1.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     35876101                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000982                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25469620                       # Number of memory references committed (Count)
system.cpu.commit.loads                        412830                       # Number of loads committed (Count)
system.cpu.commit.amos                           1176                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         980                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   12068654                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         53                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49977499                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 26085                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1012      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24526832     49.05%     49.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2052      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1445      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           15      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            6      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       413974      0.83%     49.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     25055614     50.11%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000982                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        615098                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         939666                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            939666                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        939666                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           939666                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24565684                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24565684                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24565684                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24565684                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 795054347476                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 795054347476                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 795054347476                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 795054347476                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25505350                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25505350                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25505350                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25505350                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.963158                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.963158                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.963158                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.963158                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32364.429481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 32364.429481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32364.429481                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 32364.429481                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3791                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           58                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    65.362069                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3108991                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3108991                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     21437166                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      21437166                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     21437166                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     21437166                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3128518                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3128518                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3128518                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3128518                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 101999355205                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 101999355205                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 101999355205                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 101999355205                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.122661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.122661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.122661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32603.090411                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32603.090411                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32603.090411                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32603.090411                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3126463                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           14                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           14                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        28000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        28000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           15                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           15                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.933333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.933333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data         2000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total         2000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       394321                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          394321                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        55419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         55419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3646875000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3646875000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       449740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       449740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.123225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.123225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65805.499919                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65805.499919                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        30170                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        30170                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        25249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        25249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1778076500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1778076500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.056141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.056141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 70421.660264                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70421.660264                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1176                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1176                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1176                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1176                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       545345                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         545345                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     24510265                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     24510265                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 791407472476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 791407472476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     25055610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     25055610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.978235                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.978235                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 32288.817460                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32288.817460                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     21406996                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     21406996                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3103269                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3103269                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 100221278705                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 100221278705                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123855                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123855                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 32295.388735                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32295.388735                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2046.621347                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4067053                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3126463                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.300848                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2046.621347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1026                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          207180839                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         207180839                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1299433                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              23915718                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8310992                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2558648                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23104                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             12006881                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3338                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51353526                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 15565                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        14845                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        14845                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        14845                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        14845                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         5750                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         5750                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         5750                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         5750                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    453586000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    453586000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    453586000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    453586000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        20595                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        20595                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        20595                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        20595                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.279194                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.279194                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.279194                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.279194                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 78884.521739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 78884.521739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 78884.521739                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 78884.521739                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         5750                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         5750                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         5750                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         5750                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    447836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    447836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    447836000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    447836000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.279194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.279194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.279194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.279194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 77884.521739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 77884.521739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 77884.521739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 77884.521739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         5734                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        14845                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        14845                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         5750                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         5750                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    453586000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    453586000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        20595                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        20595                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.279194                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.279194                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 78884.521739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 78884.521739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         5750                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         5750                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    447836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    447836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.279194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.279194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 77884.521739                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 77884.521739                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.987059                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        20446                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         5734                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.565748                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1606500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.987059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        46940                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        46940                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              46004                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       51861118                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    12425658                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12114818                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      36026120                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   52724                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       3675                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2873                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2861                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    409287                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   564                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       25                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36107895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.436383                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.045391                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 21059986     58.33%     58.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   741970      2.05%     60.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2061123      5.71%     66.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9463470     26.21%     92.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   511733      1.42%     93.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   116148      0.32%     94.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   583711      1.62%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    77829      0.22%     95.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1491925      4.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36107895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.343781                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.434842                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         408346                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            408346                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        408346                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           408346                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          909                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             909                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          909                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            909                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     60697979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     60697979                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     60697979                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     60697979                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       409255                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        409255                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       409255                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       409255                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002221                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002221                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002221                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002221                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66774.454345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66774.454345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66774.454345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66774.454345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        23085                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          239                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.589958                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          175                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           175                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          175                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          175                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          734                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          734                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          734                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          734                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     52652482                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     52652482                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     52652482                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     52652482                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001794                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001794                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71733.626703                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 71733.626703                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71733.626703                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 71733.626703                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       408346                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          408346                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     60697979                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     60697979                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       409255                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       409255                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66774.454345                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66774.454345                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          175                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          175                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          734                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          734                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     52652482                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     52652482                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001794                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001794                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71733.626703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 71733.626703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           671.636987                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   671.636987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.327948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.327948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          734                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          702                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.358398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3274774                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3274774                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23104                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     224267                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2565328                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51081412                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2519                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   705078                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25221564                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2658                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       223                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2565057                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4989                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7850                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        14600                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                22450                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50674858                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50659148                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12900557                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  37759564                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.401587                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.341650                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          166                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          166                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          166                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          166                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           47                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           47                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           47                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      4955500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      4955500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      4955500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      4955500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          213                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          213                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          213                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          213                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.220657                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.220657                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.220657                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.220657                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 105436.170213                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 105436.170213                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 105436.170213                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 105436.170213                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           47                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           47                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      4908500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      4908500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      4908500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      4908500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.220657                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.220657                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.220657                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.220657                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 104436.170213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 104436.170213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 104436.170213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 104436.170213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           33                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          166                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          166                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           47                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      4955500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      4955500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.220657                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.220657                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 105436.170213                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 105436.170213                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           47                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      4908500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      4908500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.220657                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.220657                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 104436.170213                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 104436.170213                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    13.903254                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          178                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           33                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     5.393939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    13.903254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.868953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.868953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          473                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          473                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      151087                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  292248                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  435                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4989                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 164770                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  706                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 337500                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             412830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.144108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            48.067167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 380655     92.21%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4951      1.20%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  158      0.04%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  123      0.03%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  162      0.04%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  275      0.07%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  373      0.09%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  388      0.09%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  326      0.08%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  367      0.09%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3114      0.75%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3627      0.88%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                780      0.19%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2486      0.60%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1710      0.41%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1173      0.28%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4840      1.17%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2426      0.59%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                793      0.19%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                409      0.10%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                381      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                393      0.10%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                329      0.08%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                282      0.07%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                270      0.07%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                259      0.06%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                169      0.04%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                160      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                146      0.04%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                104      0.03%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1201      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               412830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    601945                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    5469                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                607414                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 25164313                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   6193                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             25170506                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25766258                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       11662                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25777920                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    409281                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      71                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                409352                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        409281                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          71                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    409352                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23104                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2494994                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3827434                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6065                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9666339                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              20089959                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51243600                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 28587                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    480                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  28399                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               19578145                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            9280                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            13750641                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88474253                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 78348427                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        36                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              12903498                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   847136                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      83                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 121                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13246845                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         86343199                       # The number of ROB reads (Count)
system.cpu.rob.writes                       102397875                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000982                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 667663                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    667663                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                667663                       # number of overall hits (Count)
system.l2.overallHits::total                   667663                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         5750                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  734                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1031582                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1038113                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         5750                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           47                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 734                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1031582                       # number of overall misses (Count)
system.l2.overallMisses::total                1038113                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    438774480                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      4833500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        51902500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     87279875894                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        87775386374                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    438774480                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      4833500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       51902500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    87279875894                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       87775386374                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         5750                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           47                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                734                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1699245                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1705776                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         5750                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           47                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               734                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1699245                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1705776                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.607083                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.608587                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.607083                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.608587                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 76308.605217                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 102840.425532                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 70711.852861                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 84607.792588                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84552.824571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 76308.605217                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 102840.425532                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70711.852861                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 84607.792588                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84552.824571                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1021776                       # number of writebacks (Count)
system.l2.writebacks::total                   1021776                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     9                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    9                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         5743                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           45                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              734                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1031582                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1038104                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         5743                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           45                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             734                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1031582                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1038104                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    426653480                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      4333000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     50434500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  85216723894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    85698144874                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    426653480                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      4333000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     50434500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  85216723894                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   85698144874                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.998783                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.957447                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.607083                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.608582                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.998783                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.957447                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.607083                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.608582                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74291.046491                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 96288.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 68711.852861                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82607.804221                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82552.562050                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74291.046491                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 96288.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68711.852861                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82607.804221                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82552.562050                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1021776                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        19721                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          19721                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data        1403552                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total           1403552                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data        25721                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           25721                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      1429273                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       1429273                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.017996                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.017996                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data        25721                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total        25721                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data    675092888                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    675092888                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.017996                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.017996                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 26246.758991                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 26246.758991                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           734                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              734                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     51902500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     51902500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          734                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            734                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70711.852861                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70711.852861                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          734                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          734                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     50434500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     50434500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68711.852861                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68711.852861                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             663103                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                663103                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1010893                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1010893                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  85541389894                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    85541389894                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1673996                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1673996                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.603880                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.603880                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84619.628283                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84619.628283                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1010893                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1010893                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  83519615894                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  83519615894                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.603880                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.603880                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82619.640154                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82619.640154                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4560                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4560                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         5750                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           47                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        20689                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           26486                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    438774480                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      4833500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1738486000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2182093980                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         5750                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           47                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        25249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         31046                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.819399                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.853121                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 76308.605217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 102840.425532                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84029.484267                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82386.694103                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         5743                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           45                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        20689                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        26477                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    426653480                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      4333000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1697108000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2128094480                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.998783                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.957447                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.819399                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.852831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74291.046491                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 96288.888889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82029.484267                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80375.211693                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      3108991                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3108991                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3108991                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3108991                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15350.111879                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5164206                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3092991                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.669648                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    17353000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15350.111879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.936896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.936896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16000                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1022                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                11367                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3587                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.976562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   53219079                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  53219079                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1021776.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      5743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       734.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1020692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000077139652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        44996                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        44996                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2191086                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             989597                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1038104                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1021776                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1038104                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1021776                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  10890                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.97                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      58.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1038104                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1021776                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  119857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  124567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  130601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  309269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   92425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  113822                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  100745                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   35591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   8409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  24486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  29971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  32315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  35125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  43598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  56611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  69471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  75850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  95361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  94073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  81738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  81886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  57980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  53752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  51171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  48014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  47717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    457                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                   334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                   333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                   311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                   296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                   295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                   290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                   287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                   276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                   257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                   253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                   244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                   173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                   196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                   108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                   162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        44996                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.827785                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     68.414983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         44795     99.55%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511          195      0.43%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         44996                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        44996                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.706774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.753753                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     17.562872                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         35477     78.84%     78.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23          1195      2.66%     81.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27           576      1.28%     82.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31           398      0.88%     83.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35          1383      3.07%     86.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39           647      1.44%     88.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43          1106      2.46%     90.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47           634      1.41%     92.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51           507      1.13%     93.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55           463      1.03%     94.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59           249      0.55%     94.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63           329      0.73%     95.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67           637      1.42%     96.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71           275      0.61%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75           165      0.37%     97.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79           141      0.31%     98.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83           334      0.74%     98.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87            32      0.07%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91            94      0.21%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95            25      0.06%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99            44      0.10%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103           55      0.12%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107           37      0.08%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111           10      0.02%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119            4      0.01%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123            5      0.01%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127            4      0.01%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            9      0.02%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135           69      0.15%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139           15      0.03%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143            3      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147            5      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::164-167            2      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::172-175            5      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            2      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::196-199            2      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::204-207            2      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::220-223            1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-227            3      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::232-235            6      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::236-239            7      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-243            5      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::244-247            4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::248-251            4      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::252-255            5      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-259            3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::260-263            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::264-267            3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::268-271            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-275            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::276-279            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::292-295            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::296-299            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         44996                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  696960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                66438656                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             65393664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3676317592.12484074                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3618493989.05210972                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18072062000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       8773.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       367552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        46976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     65324288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     65389696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 20338127.905848506838                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 159361.963392509642                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 2599370.691780046094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3614655136.422832489014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3618274423.680324554443                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         5743                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           45                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          734                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1031582                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1021776                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    234202100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      2851044                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     26509760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  50721634846                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1068092921958                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     40780.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     63356.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36116.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     49168.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1045329.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       367552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        46976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     66020928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       66438336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        46976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        46976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     65393664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     65393664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         5743                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          734                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1031577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1038099                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1021776                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1021776                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     20338128                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       159362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        2599371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     3653203025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        3676299885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2599371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2599371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3618493989                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3618493989                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3618493989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     20338128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       159362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2599371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    3653203025                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       7294793874                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1027214                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1021714                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        36668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        31622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        10133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        32215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        63444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        40193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        16435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        23273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        62162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        41518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        25247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        37554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        46151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        32981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        26939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        22439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        31730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        69811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        33568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        26765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        31485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        68417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        36522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        31702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        31136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         7572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        23926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        56384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        37520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        31385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        31652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        62663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        37508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        21439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        63177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        37698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        25324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        14743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        37665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        31784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        25384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        20944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        31358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        68851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        33603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        26167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        31432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        68896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        37532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        31541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        32187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         6442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        25051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        64494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             33017170462                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3422677048                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        50985197750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                32142.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           49634.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              945385                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             936314                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       167225                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   784.153757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   600.600149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   366.681116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16946     10.13%     10.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        11741      7.02%     17.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5894      3.52%     20.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6640      3.97%     24.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5363      3.21%     27.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4595      2.75%     30.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3539      2.12%     32.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3617      2.16%     34.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       108890     65.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       167225                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              65741696                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           65389696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             3637.751997                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3618.274424                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   37.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.84                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    256539183.264001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    341057262.503999                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2080780794.623991                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1826689191.935999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3215461472.731216                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14542022555.323189                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 623913630.681599                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  22886464091.064011                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1266.399949                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    841337626                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    812350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16418378874                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    265006594.944000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    352314577.776000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2239994091.820802                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2013418790.208001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3215461472.731216                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 14717225634.047985                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 489294315.955194                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  23292715477.483166                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1288.879469                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    652590902                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    812350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16607125598                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27211                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1021776                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             19721                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1010893                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1010887                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           27211                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          25721                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3143420                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      3143424                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3143424                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    131831936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    131831952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                131831952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1063827                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1063827    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1063827                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          6307744228                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5300057714                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2105390                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1045077                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              31780                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4130767                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            23239                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1673996                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1673989                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            734                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         31046                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       1429273                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      1429273                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1468                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9383496                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          127                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        17234                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9402325                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    307726672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       368000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               308144656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1021776                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  65393664                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4234600                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000833                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028856                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4231071     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3529      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4234600                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4972294014                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            734000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2413880490                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             48497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           5767465                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6553614                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3340803                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  18072066500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.018034                       # Number of seconds simulated (Second)
simTicks                                  18034135500                       # Number of ticks simulated (Tick)
finalTick                                 36106202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    268.59                       # Real time elapsed on the host (Second)
hostTickRate                                 67144847                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16917856                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100001950                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   372321                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     372328                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36068271                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51473604                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     4102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51049233                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  29120                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1476735                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            741021                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1968                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            36066438                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.415422                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.701877                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18845862     52.25%     52.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2538600      7.04%     59.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1658908      4.60%     63.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9780592     27.12%     91.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    961104      2.66%     93.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1873662      5.20%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    278362      0.77%     99.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     66641      0.18%     99.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     62707      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36066438                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   15342      0.84%      0.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     377      0.02%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  99816      5.48%      6.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1705101     93.65%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          970      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25164735     49.30%     49.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3630      0.01%     49.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2909      0.01%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       986466      1.93%     51.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     24890523     48.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51049233                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.415350                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1820636                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.035664                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                140014658                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52960565                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50912542                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52868899                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50971172                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        952395                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     69071                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25825269                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12125255                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     24872874                       # Number of stores executed (Count)
system.cpu.numRate                           1.413186                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1833                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000968                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.721365                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.721365                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.386260                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.386260                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77563880                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  14006464                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 428128236                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                 36106202000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        1081127                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      24951004                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        48976                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       593343                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                12438935                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12168892                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             30878                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11949242                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11934058                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998729                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   83600                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                112                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           37431                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              23388                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            14043                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         2844                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1478081                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2134                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             26554                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     35753596                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.398488                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.700866                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        18873604     52.79%     52.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2606699      7.29%     60.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1438864      4.02%     64.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9687908     27.10%     91.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1110155      3.11%     94.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1205999      3.37%     97.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          830367      2.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     35753596                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000968                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25398803                       # Number of memory references committed (Count)
system.cpu.commit.loads                        673229                       # Number of loads committed (Count)
system.cpu.commit.amos                           1164                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         970                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   11975515                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49963224                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 42283                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          970      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24595844     49.19%     49.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2792      0.01%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2559      0.01%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       674393      1.35%     50.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24724410     49.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000968                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        830367                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1331030                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1331030                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1331030                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1331030                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24091413                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24091413                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24091413                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24091413                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 776099647254                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 776099647254                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 776099647254                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 776099647254                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25422443                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25422443                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25422443                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25422443                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.947644                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.947644                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.947644                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.947644                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32214.783220                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 32214.783220                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32214.783220                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 32214.783220                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        23549                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3797                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1344                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           51                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.521577                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    74.450980                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3052288                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3052288                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     21018631                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      21018631                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     21018631                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     21018631                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3072782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3072782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3072782                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3072782                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  99970917335                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  99970917335                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  99970917335                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  99970917335                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120869                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120869                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120869                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120869                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32534.334468                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32534.334468                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32534.334468                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32534.334468                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3072787                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           20                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           20                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       162500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       162500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.952381                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.952381                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data         8125                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total         8125                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           20                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           20                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       629460                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          629460                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        68585                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         68585                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4540538500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4540538500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       698045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       698045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.098253                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.098253                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 66203.083765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 66203.083765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        39736                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        39736                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        28849                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        28849                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2027825500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2027825500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.041328                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.041328                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 70291.015286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70291.015286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1164                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1164                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1164                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1164                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       701570                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         701570                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     24022828                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     24022828                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 771559108754                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 771559108754                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24724398                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24724398                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.971624                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.971624                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 32117.746868                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32117.746868                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     20978895                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     20978895                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3043933                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3043933                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  97943091835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  97943091835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123115                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123115                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 32176.493975                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32176.493975                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4407283                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3074835                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.433340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         2048                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          206461811                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         206461811                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1285207                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              23810501                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8394233                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2545113                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  31384                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11883851                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4432                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51850623                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 19945                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         3921                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         3921                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         3921                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         3921                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         6935                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         6935                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         6935                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         6935                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    530641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    530641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    530641000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    530641000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        10856                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        10856                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        10856                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        10856                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.638817                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.638817                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.638817                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.638817                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 76516.366258                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 76516.366258                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 76516.366258                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 76516.366258                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         6935                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         6935                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         6935                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         6935                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    523706000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    523706000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    523706000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    523706000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.638817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.638817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.638817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.638817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 75516.366258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 75516.366258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 75516.366258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 75516.366258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         6935                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         3921                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         3921                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         6935                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         6935                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    530641000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    530641000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        10856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        10856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.638817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.638817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 76516.366258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 76516.366258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         6935                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         6935                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    523706000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    523706000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.638817                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.638817                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 75516.366258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 75516.366258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        11005                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         6951                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.583225                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        28647                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        28647                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              32241                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52503319                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    12438935                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12041046                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      35997890                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   71416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         73                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    611757                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        6                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36066438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.455824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.072845                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20971561     58.15%     58.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   767939      2.13%     60.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2060048      5.71%     65.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9333077     25.88%     91.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   522925      1.45%     93.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   156406      0.43%     93.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   596853      1.65%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    96771      0.27%     95.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1560858      4.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36066438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.344872                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.455665                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         611675                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            611675                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        611675                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           611675                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           76                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              76                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           76                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             76                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      5285500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      5285500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      5285500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      5285500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       611751                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        611751                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       611751                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       611751                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000124                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000124                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000124                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000124                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 69546.052632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 69546.052632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 69546.052632                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 69546.052632                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1215                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      75.937500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            20                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           20                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           56                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           56                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      4318000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      4318000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      4318000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      4318000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77107.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77107.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77107.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77107.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       611675                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          611675                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           76                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            76                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      5285500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      5285500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       611751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       611751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000124                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000124                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 69546.052632                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 69546.052632                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           56                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           56                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      4318000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      4318000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77107.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77107.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           769.601531                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1020811                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                790                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1292.165823                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   769.601531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.375782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.375782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          790                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          774                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.385742                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4894064                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4894064                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     31384                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     301213                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2508465                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51477706                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3200                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1081127                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                24951004                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2241                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       222                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2508247                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6452                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          13453                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17515                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                30968                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50935717                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50912542                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  13252616                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  37861215                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.411560                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.350031                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           11                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           11                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           11                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           11                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       591500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       591500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       591500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       591500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.388889                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.388889                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.388889                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.388889                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        84500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        84500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        84500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        84500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       584500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       584500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       584500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       584500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.388889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.388889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.388889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.388889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        83500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        83500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        83500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        83500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            7                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           11                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           11                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       591500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       591500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.388889                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.388889                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        84500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        84500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       584500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       584500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.388889                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.388889                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        83500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        83500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           53                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           21                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.523810                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           43                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           43                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      241295                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  407898                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  688                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6452                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 225422                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1191                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 318912                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             673229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.129578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.962983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 631742     93.84%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5046      0.75%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  221      0.03%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  168      0.02%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  238      0.04%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  486      0.07%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  761      0.11%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  515      0.08%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  460      0.07%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  544      0.08%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4502      0.67%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               6359      0.94%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                892      0.13%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2912      0.43%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2142      0.32%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1297      0.19%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5138      0.76%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2903      0.43%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                931      0.14%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                561      0.08%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                441      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                522      0.08%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                415      0.06%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                419      0.06%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                417      0.06%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                416      0.06%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                284      0.04%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                237      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                238      0.04%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                158      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1864      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1772                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               673229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    941062                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    5982                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                947044                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 24872888                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   3078                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             24875966                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25813950                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        9060                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25823010                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    611761                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       6                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                611767                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        611761                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           6                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    611767                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  31384                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2472328                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4097222                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2332                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9742251                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              19720921                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51701440                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 34275                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    607                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  33200                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               19200656                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           12522                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            14510735                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88494756                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 78492815                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         9                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              13344160                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1166580                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      53                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  55                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13053244                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         86402278                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103273469                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000968                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 718413                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    718413                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                718413                       # number of overall hits (Count)
system.l2.overallHits::total                   718413                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         6935                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   56                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1005770                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1012768                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         6935                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  56                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1005770                       # number of overall misses (Count)
system.l2.overallMisses::total                1012768                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    512717475                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       574000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         4258500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     85618638522                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        86136188497                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    512717475                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       574000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        4258500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    85618638522                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       86136188497                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         6935                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 56                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1724183                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1731181                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         6935                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                56                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1724183                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1731181                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.583331                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.585016                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.583331                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.585016                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 73931.863735                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        82000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 76044.642857                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85127.453118                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85050.266692                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 73931.863735                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        82000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 76044.642857                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85127.453118                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85050.266692                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1011622                       # number of writebacks (Count)
system.l2.writebacks::total                   1011622                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         6935                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               56                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1005770                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1012768                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         6935                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              56                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1005770                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1012768                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    498847475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       560000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      4146500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  83607086522                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    84110640497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    498847475                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       560000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      4146500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  83607086522                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   84110640497                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.583331                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.585016                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.583331                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.585016                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71931.863735                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        80000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 74044.642857                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 83127.441186                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 83050.254843                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71931.863735                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        80000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74044.642857                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 83127.441186                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83050.254843                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1011622                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        23008                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          23008                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data        1323451                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total           1323451                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data        25147                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           25147                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      1348598                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       1348598                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.018647                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.018647                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data        25147                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total        25147                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data    665627938                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    665627938                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.018647                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.018647                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 26469.476995                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 26469.476995                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst            56                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               56                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      4258500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      4258500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           56                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             56                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76044.642857                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 76044.642857                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           56                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           56                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      4146500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4146500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74044.642857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74044.642857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             713691                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                713691                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           981643                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              981643                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  83634381522                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    83634381522                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1695334                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1695334                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.579026                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.579026                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85198.367963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85198.367963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       981643                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          981643                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  81671083522                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  81671083522                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.579026                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.579026                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 83198.355738                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 83198.355738                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4722                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4722                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         6935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        24127                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           31069                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    512717475                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       574000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1984257000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2497548475                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         6935                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        28849                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         35791                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.836320                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.868067                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 73931.863735                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        82000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82242.176814                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80387.153594                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         6935                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        24127                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        31069                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    498847475                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       560000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1936003000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2435410475                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.836320                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.868067                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71931.863735                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        80000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80242.176814                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78387.153594                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      3052280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3052280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3052280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3052280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15545.098437                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5110144                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3068280                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.665475                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15545.098437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.948798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.948798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14794                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1930                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 7923                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4865                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   72                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.902954                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   52292816                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  52292816                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1011622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      6935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    995028.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000031331814                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        44829                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        44829                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2142904                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             978808                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1012768                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1011622                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1012768                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1011622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  10742                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      58.75                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1012768                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1011622                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  119786                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  121555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  126896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  298291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   90173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  111538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   97013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   35109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   8484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  24361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  29524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  31860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  34762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  43199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  55900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  68419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  74417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  94076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  92601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  80375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  81609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  57992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  54236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  51553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  47999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  47729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                   315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                   365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                   308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                   308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                   292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                   274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                   265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                   274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                   231                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                   164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                   143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                   103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                   149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        44829                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.353410                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     35.873936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-7            8361     18.65%     18.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15           5132     11.45%     30.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23         25253     56.33%     86.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31          1317      2.94%     89.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39           146      0.33%     89.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47           162      0.36%     90.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55           177      0.39%     90.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63           557      1.24%     91.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71           817      1.82%     93.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79           458      1.02%     94.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87           726      1.62%     96.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95           237      0.53%     96.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103           11      0.02%     96.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111           74      0.17%     96.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119          171      0.38%     97.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127          174      0.39%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135          243      0.54%     98.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143          197      0.44%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151          240      0.54%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175           18      0.04%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183           58      0.13%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191            4      0.01%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199           12      0.03%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207           78      0.17%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215           12      0.03%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-263            1      0.00%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-343            1      0.00%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::344-351           10      0.02%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-359            1      0.00%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::360-367            1      0.00%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-375           75      0.17%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::376-383            7      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::408-415            1      0.00%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-423           78      0.17%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::424-431           14      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-439            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         44829                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        44829                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.566330                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.693490                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     17.288919                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         35289     78.72%     78.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23          1321      2.95%     81.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27           634      1.41%     83.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31           401      0.89%     83.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35          1464      3.27%     87.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39           640      1.43%     88.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43          1026      2.29%     90.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47           575      1.28%     92.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51           532      1.19%     93.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55           437      0.97%     94.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59           214      0.48%     94.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63           293      0.65%     95.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67           649      1.45%     96.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71           273      0.61%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75           160      0.36%     97.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79           131      0.29%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83           316      0.70%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87            47      0.10%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91            75      0.17%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95            41      0.09%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99            31      0.07%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103           47      0.10%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107           40      0.09%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111           16      0.04%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115            5      0.01%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119            2      0.00%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123            3      0.01%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127            5      0.01%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            8      0.02%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135           66      0.15%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139           15      0.03%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143            8      0.02%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147            2      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-151            2      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::164-167            4      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::172-175            2      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            2      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::212-215            4      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::220-223            1      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::228-231            2      0.00%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::232-235            4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::236-239            5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-243            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::244-247            9      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::248-251            3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::252-255            3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-259            3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::260-263            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::264-267            4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::268-271            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-275            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::276-279            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::280-283            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::300-303            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         44829                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  687488                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                64817152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             64743808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3594136907.75474119                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3590069953.72747421                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18033732000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       8908.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       443840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         3584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     63681792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     64744064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 24611104.868320412934                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 24841.778526062422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 198734.228208499379                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3531180743.318691253662                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3590084149.029489040375                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         6935                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1005770                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1011622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    266042522                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       331160                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2333256                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  49942423192                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1070894353216                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38362.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     47308.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     41665.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     49655.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1058591.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       443840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     64369600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       64817472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     64743808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     64743808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         6935                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1005775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1012773                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1011622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1011622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     24611105                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        24842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         198734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     3569319971                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        3594154652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       198734                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        198734                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3590069954                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3590069954                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3590069954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     24611105                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        24842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        198734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    3569319971                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       7184224606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1002026                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1011626                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        35996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        30572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         9234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        31292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        61940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        39664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        22897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        60517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        40964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        24335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        36588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        45505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        31797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        25679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        21871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        31457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        68448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        33053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        26188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        30460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        66640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        35552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        30727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        30577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         7255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        23455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        55463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        37036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        30849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        31463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        61613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        37402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        16047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        21467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        62264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        37121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        25019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        14533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        37228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        31413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        24948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        20643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        30887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        67847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        33454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        25948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        31252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        67967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        37147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        31222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        32436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         6481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        24935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        63865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             32683691338                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3338750632                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        50211130130                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                32617.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           50109.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              920910                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             926038                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       166696                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   773.080194                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   585.888249                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   371.726936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17579     10.55%     10.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        12350      7.41%     17.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6238      3.74%     21.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         7069      4.24%     25.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5460      3.28%     29.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4468      2.68%     31.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3734      2.24%     34.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3678      2.21%     36.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       106120     63.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       166696                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              64129664                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           64744064                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             3556.015424                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3590.084149                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   37.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    254929907.232001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    338909457.969599                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2030473245.695989                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1807870402.464000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3208534584.595216                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14576062317.969557                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 572997653.222396                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  22789777569.148743                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1263.702248                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    765468306                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    810600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16458067194                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    264978526.176000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    352268968.027199                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2184378171.091205                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1994321872.032000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3208534584.595216                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 14740741647.878391                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 446464382.783996                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  23191688152.584068                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1285.988350                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    591778476                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    810600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16631757024                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               31125                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1011622                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             23008                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             981643                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            981649                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           31125                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          25147                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3085319                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      3085319                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3085319                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    129561344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    129561344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                129561344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1037915                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1037915    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1037915                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          6233451894                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5172453536                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2072613                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1039130                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              35847                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4063902                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            27441                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1695334                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1695341                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             56                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         35791                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       1348598                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      1348598                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          112                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9218348                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           21                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        20805                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9239286                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    305694080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       443840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               306141952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1011622                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  64743808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4167825                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001063                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.032592                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4163393     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4432      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4167825                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4881905834                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             56000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2398496984                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              7000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           6949970                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6437780                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3281576                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  18034135500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
