// Seed: 3469547481
module module_0;
  uwire id_1, id_2;
  wire id_3;
  wire id_4;
  always id_1 = 1;
  tri1 id_5, id_6 = -1, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    inout wor id_2,
    input wor id_3,
    output supply0 id_4,
    output logic id_5,
    id_7
);
  id_8 :
  assert property (@({1'd0 !== id_3, id_8 == ""}) 1'b0) @(id_7, negedge id_7) id_5 <= id_3 + id_8;
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_9;
endmodule
