

================================================================
== Vivado HLS Report for 'mlp_monte_carlo'
================================================================
* Date:           Sun Nov 17 19:51:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1126905|  1126905| 11.269 ms | 11.269 ms |  1126905|  1126905|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_relu_16_s_fu_818  |relu_16_s  |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |  1126400|  1126400|     11264|          -|          -|   100|    no    |
        | + memset_mask0   |       63|       63|         1|          -|          -|    64|    no    |
        | + memset_mask1   |       31|       31|         1|          -|          -|    32|    no    |
        | + memset_mask2   |       15|       15|         1|          -|          -|    16|    no    |
        | + memset_mask3   |       15|       15|         1|          -|          -|    16|    no    |
        | + Loop 1.5       |     1920|     1920|        30|          -|          -|    64|    no    |
        |  ++ Loop 1.5.1   |       27|       27|         3|          -|          -|     9|    no    |
        | + Loop 1.6       |      128|      128|         2|          -|          -|    64|    no    |
        | + Loop 1.7       |      128|      128|         2|          -|          -|    64|    no    |
        | + Loop 1.8       |     6240|     6240|       195|          -|          -|    32|    no    |
        |  ++ Loop 1.8.1   |      192|      192|         3|          -|          -|    64|    no    |
        | + Loop 1.9       |       64|       64|         2|          -|          -|    32|    no    |
        | + Loop 1.10      |       64|       64|         2|          -|          -|    32|    no    |
        | + Loop 1.11      |     1584|     1584|        99|          -|          -|    16|    no    |
        |  ++ Loop 1.11.1  |       96|       96|         3|          -|          -|    32|    no    |
        | + Loop 1.12      |       32|       32|         2|          -|          -|    16|    no    |
        | + Loop 1.13      |      816|      816|        51|          -|          -|    16|    no    |
        |  ++ Loop 1.13.1  |       48|       48|         3|          -|          -|    16|    no    |
        | + Loop 1.14      |       32|       32|         2|          -|          -|    16|    no    |
        | + Loop 1.15      |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 2          |      200|      200|         2|          -|          -|   100|    no    |
        |- Loop 3          |      300|      300|         3|          -|          -|   100|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      8|       -|      -|    -|
|Expression       |        -|      -|       0|    854|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      17|     71|    -|
|Memory           |        9|      -|     249|     51|    0|
|Multiplexer      |        -|      -|       -|    794|    -|
|Register         |        -|      -|     715|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|      8|     981|   1770|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+----+----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E| FF | LUT| URAM|
    +----------------------+-----------+---------+-------+----+----+-----+
    |grp_relu_16_s_fu_818  |relu_16_s  |        0|      0|  17|  71|    0|
    +----------------------+-----------+---------+-------+----+----+-----+
    |Total                 |           |        0|      0|  17|  71|    0|
    +----------------------+-----------+---------+-------+----+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dut_mac_muladd_12wdI_U6  |dut_mac_muladd_12wdI  | i0 * i1 + i2 |
    |dut_mac_muladd_16tde_U2  |dut_mac_muladd_16tde  | i0 + i1 * i2 |
    |dut_mac_muladd_16tde_U3  |dut_mac_muladd_16tde  | i0 + i1 * i2 |
    |dut_mac_muladd_16udo_U4  |dut_mac_muladd_16udo  | i0 + i1 * i2 |
    |dut_mac_muladd_16vdy_U5  |dut_mac_muladd_16vdy  | i0 + i1 * i2 |
    |dut_mac_muladd_17yd2_U9  |dut_mac_muladd_17yd2  | i0 * i0 + i1 |
    |dut_mul_mul_18ns_xdS_U7  |dut_mul_mul_18ns_xdS  |    i0 * i1   |
    |dut_mul_mul_18ns_xdS_U8  |dut_mul_mul_18ns_xdS  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |b1_V_U        |mlp_monte_carlo_bbkb  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |b2_V_U        |mlp_monte_carlo_bdEe  |        0|  15|   8|    0|    32|   15|     1|          480|
    |b3_V_U        |mlp_monte_carlo_bfYi  |        0|  15|   4|    0|    16|   15|     1|          240|
    |b4_V_U        |mlp_monte_carlo_bhbi  |        0|  15|   4|    0|    16|   15|     1|          240|
    |dense0_V_U    |mlp_monte_carlo_dlbW  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |dropout0_V_U  |mlp_monte_carlo_dlbW  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |dense1_V_U    |mlp_monte_carlo_dmb6  |        0|  32|   8|    0|    32|   16|     1|          512|
    |dropout1_V_U  |mlp_monte_carlo_dmb6  |        0|  32|   8|    0|    32|   16|     1|          512|
    |dense2_V_U    |mlp_monte_carlo_dncg  |        0|  32|   4|    0|    16|   16|     1|          256|
    |dense3_V_U    |mlp_monte_carlo_dncg  |        0|  32|   4|    0|    16|   16|     1|          256|
    |dropout2_V_U  |mlp_monte_carlo_dncg  |        0|  32|   4|    0|    16|   16|     1|          256|
    |dropout3_V_U  |mlp_monte_carlo_dncg  |        0|  32|   4|    0|    16|   16|     1|          256|
    |outputs_V_U   |mlp_monte_carlo_okbM  |        1|   0|   0|    0|   100|   16|     1|         1600|
    |w1_V_U        |mlp_monte_carlo_wcud  |        1|   0|   0|    0|   576|   15|     1|         8640|
    |w2_V_U        |mlp_monte_carlo_weOg  |        2|   0|   0|    0|  2048|   15|     1|        30720|
    |w3_V_U        |mlp_monte_carlo_wg8j  |        1|   0|   0|    0|   512|   13|     1|         6656|
    |w4_V_U        |mlp_monte_carlo_wibs  |        1|   0|   0|    0|   256|   14|     1|         3584|
    |w5_V_0_U      |mlp_monte_carlo_wjbC  |        0|  12|   3|    0|    16|   12|     1|          192|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        9| 249|  51|    0|  3892|  274|    18|        57472|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_1_fu_1063_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln1117_2_fu_1187_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln1117_3_fu_1292_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1117_fu_928_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln16_fu_1354_p2         |     +    |      0|  0|  15|           5|           1|
    |add_ln59_fu_835_p2          |     +    |      0|  0|  15|           6|           1|
    |add_ln60_fu_847_p2          |     +    |      0|  0|  15|           5|           1|
    |add_ln61_fu_859_p2          |     +    |      0|  0|  13|           4|           1|
    |add_ln62_fu_871_p2          |     +    |      0|  0|  13|           4|           1|
    |i_10_fu_1337_p2             |     +    |      0|  0|  15|           5|           1|
    |i_11_fu_1249_p2             |     +    |      0|  0|  15|           5|           1|
    |i_12_fu_829_p2              |     +    |      0|  0|  15|           7|           1|
    |i_1_fu_1495_p2              |     +    |      0|  0|  15|           7|           1|
    |i_2_fu_889_p2               |     +    |      0|  0|  15|           7|           1|
    |i_3_fu_973_p2               |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_998_p2               |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_1015_p2              |     +    |      0|  0|  15|           6|           1|
    |i_6_fu_1102_p2              |     +    |      0|  0|  15|           6|           1|
    |i_7_fu_1127_p2              |     +    |      0|  0|  15|           6|           1|
    |i_8_fu_1232_p2              |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_1144_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_1400_p2                |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_1040_p2              |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_1169_p2              |     +    |      0|  0|  15|           6|           1|
    |j_3_fu_1274_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_910_p2                 |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_1427_p2            |     +    |      0|  0|  23|          16|          16|
    |ret_V_fu_1526_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1148_1_fu_1471_p2     |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_2_fu_1551_p2     |     -    |      0|  0|  40|           1|          33|
    |sub_ln1148_3_fu_1589_p2     |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_fu_1433_p2       |     -    |      0|  0|  40|           1|          33|
    |icmp_ln14_1_fu_1009_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln14_2_fu_1138_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln14_3_fu_1243_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln14_fu_883_p2         |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln16_1_fu_1034_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln16_2_fu_1163_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln16_3_fu_1348_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln16_4_fu_1268_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln16_fu_904_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln25_1_fu_1096_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln25_fu_967_p2         |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln34_1_fu_1121_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_2_fu_1226_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_3_fu_1331_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_992_p2         |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln41_fu_1394_p2        |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln46_fu_823_p2         |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln49_fu_1489_p2        |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln59_fu_841_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln60_fu_853_p2         |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln61_fu_865_p2         |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln62_fu_877_p2         |   icmp   |      0|  0|   9|           4|           2|
    |p_Val2_3_fu_1477_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_2_fu_1581_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_3_fu_1595_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_fu_1463_p3    |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 854|         338|         388|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  221|         51|    1|         51|
    |dense0_V_address0               |   27|          5|    6|         30|
    |dense0_V_d0                     |   15|          3|   16|         48|
    |dense1_V_address0               |   27|          5|    5|         25|
    |dense1_V_d0                     |   15|          3|   16|         48|
    |dense2_V_address0               |   21|          4|    4|         16|
    |dense2_V_ce0                    |   15|          3|    1|          3|
    |dense2_V_d0                     |   15|          3|   16|         48|
    |dense2_V_we0                    |   15|          3|    1|          3|
    |dense3_V_address0               |   21|          4|    4|         16|
    |dense3_V_ce0                    |   15|          3|    1|          3|
    |dense3_V_d0                     |   15|          3|   16|         48|
    |dense3_V_we0                    |   15|          3|    1|          3|
    |dense4_0_V_reg_748              |    9|          2|   16|         32|
    |dropout0_V_address0             |   15|          3|    6|         18|
    |dropout1_V_address0             |   15|          3|    5|         15|
    |dropout2_V_address0             |   15|          3|    4|         12|
    |dropout3_V_address0             |   15|          3|    4|         12|
    |grp_relu_16_s_fu_818_data_V_q0  |   15|          3|   16|         48|
    |i_0_i100_reg_784                |    9|          2|    7|         14|
    |i_0_i104_reg_807                |    9|          2|    7|         14|
    |i_0_i10_reg_600                 |    9|          2|    6|         12|
    |i_0_i2_reg_578                  |    9|          2|    7|         14|
    |i_0_i30_reg_634                 |    9|          2|    6|         12|
    |i_0_i3_reg_691                  |    9|          2|    5|         10|
    |i_0_i40_reg_645                 |    9|          2|    6|         12|
    |i_0_i4_reg_589                  |    9|          2|    7|         14|
    |i_0_i51_reg_656                 |    9|          2|    5|         10|
    |i_0_i5_reg_737                  |    9|          2|    5|         10|
    |i_0_i71_reg_702                 |    9|          2|    5|         10|
    |i_0_i_reg_543                   |    9|          2|    7|         14|
    |i_0_reg_487                     |    9|          2|    7|         14|
    |j_0_0_i_reg_761                 |    9|          2|    5|         10|
    |j_0_i15_reg_623                 |    9|          2|    7|         14|
    |j_0_i56_reg_679                 |    9|          2|    6|         12|
    |j_0_i76_reg_725                 |    9|          2|    5|         10|
    |j_0_i_reg_566                   |    9|          2|    4|          8|
    |outputs_V_address0              |   21|          4|    7|         28|
    |p_Val2_10_reg_668               |    9|          2|   16|         32|
    |p_Val2_12_reg_714               |    9|          2|   16|         32|
    |p_Val2_4_reg_795                |    9|          2|   16|         32|
    |p_Val2_6_reg_555                |    9|          2|   16|         32|
    |p_Val2_8_reg_612                |    9|          2|   16|         32|
    |p_Val2_s_reg_772                |    9|          2|   16|         32|
    |phi_ln59_reg_499                |    9|          2|    6|         12|
    |phi_ln60_reg_510                |    9|          2|    5|         10|
    |phi_ln61_reg_521                |    9|          2|    4|          8|
    |phi_ln62_reg_532                |    9|          2|    4|          8|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  794|        170|  368|        951|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln16_reg_2060                  |   5|   0|    5|          0|
    |ap_CS_fsm                          |  50|   0|   50|          0|
    |dense0_V_addr_reg_1788             |   6|   0|    6|          0|
    |dense1_V_addr_reg_1883             |   5|   0|    5|          0|
    |dense4_0_V_reg_748                 |  16|   0|   16|          0|
    |dropout0_V_load_reg_1860           |  16|   0|   16|          0|
    |dropout3_V_load_reg_2075           |  16|   0|   16|          0|
    |grp_relu_16_s_fu_818_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i100_reg_784                   |   7|   0|    7|          0|
    |i_0_i104_reg_807                   |   7|   0|    7|          0|
    |i_0_i10_reg_600                    |   6|   0|    6|          0|
    |i_0_i2_reg_578                     |   7|   0|    7|          0|
    |i_0_i30_reg_634                    |   6|   0|    6|          0|
    |i_0_i3_reg_691                     |   5|   0|    5|          0|
    |i_0_i40_reg_645                    |   6|   0|    6|          0|
    |i_0_i4_reg_589                     |   7|   0|    7|          0|
    |i_0_i51_reg_656                    |   5|   0|    5|          0|
    |i_0_i5_reg_737                     |   5|   0|    5|          0|
    |i_0_i71_reg_702                    |   5|   0|    5|          0|
    |i_0_i_reg_543                      |   7|   0|    7|          0|
    |i_0_reg_487                        |   7|   0|    7|          0|
    |i_10_reg_2042                      |   5|   0|    5|          0|
    |i_11_reg_1986                      |   5|   0|    5|          0|
    |i_12_reg_1687                      |   7|   0|    7|          0|
    |i_1_reg_2131                       |   7|   0|    7|          0|
    |i_2_reg_1727                       |   7|   0|    7|          0|
    |i_3_reg_1783                       |   7|   0|    7|          0|
    |i_4_reg_1799                       |   7|   0|    7|          0|
    |i_5_reg_1817                       |   6|   0|    6|          0|
    |i_6_reg_1878                       |   6|   0|    6|          0|
    |i_7_reg_1894                       |   6|   0|    6|          0|
    |i_8_reg_1968                       |   5|   0|    5|          0|
    |i_9_reg_1912                       |   5|   0|    5|          0|
    |i_reg_2093                         |   7|   0|    7|          0|
    |j_0_0_i_reg_761                    |   5|   0|    5|          0|
    |j_0_i15_reg_623                    |   7|   0|    7|          0|
    |j_0_i56_reg_679                    |   6|   0|    6|          0|
    |j_0_i76_reg_725                    |   5|   0|    5|          0|
    |j_0_i_reg_566                      |   4|   0|    4|          0|
    |j_1_reg_1845                       |   7|   0|    7|          0|
    |j_2_reg_1940                       |   6|   0|    6|          0|
    |j_3_reg_2014                       |   5|   0|    5|          0|
    |j_reg_1755                         |   4|   0|    4|          0|
    |p_Val2_10_reg_668                  |  16|   0|   16|          0|
    |p_Val2_12_reg_714                  |  16|   0|   16|          0|
    |p_Val2_3_reg_2118                  |  16|   0|   16|          0|
    |p_Val2_4_reg_795                   |  16|   0|   16|          0|
    |p_Val2_6_reg_555                   |  16|   0|   16|          0|
    |p_Val2_8_reg_612                   |  16|   0|   16|          0|
    |p_Val2_s_reg_772                   |  16|   0|   16|          0|
    |phi_ln59_reg_499                   |   6|   0|    6|          0|
    |phi_ln60_reg_510                   |   5|   0|    5|          0|
    |phi_ln61_reg_521                   |   4|   0|    4|          0|
    |phi_ln62_reg_532                   |   4|   0|    4|          0|
    |ret_V_reg_2151                     |  17|   0|   17|          0|
    |rhs_V_reg_2123                     |  17|   0|   17|          0|
    |tmp_12_reg_2146                    |  11|   0|   11|          0|
    |tmp_reg_2108                       |  11|   0|   11|          0|
    |trunc_ln1148_1_reg_2141            |  33|   0|   33|          0|
    |trunc_ln1148_reg_2103              |  33|   0|   33|          0|
    |w1_V_load_reg_1770                 |  15|   0|   15|          0|
    |w2_V_load_reg_1865                 |  15|   0|   15|          0|
    |w3_V_load_reg_1955                 |  13|   0|   13|          0|
    |w4_V_load_reg_2029                 |  14|   0|   14|          0|
    |w5_V_0_load_reg_2080               |  12|   0|   12|          0|
    |zext_ln15_1_reg_1822               |   6|   0|   64|         58|
    |zext_ln15_2_reg_1917               |   5|   0|   64|         59|
    |zext_ln15_3_reg_1991               |   5|   0|   64|         59|
    |zext_ln15_4_reg_1742               |   7|   0|   11|          4|
    |zext_ln15_5_reg_1832               |   6|   0|   13|          7|
    |zext_ln15_6_reg_1927               |   5|   0|   11|          6|
    |zext_ln15_7_reg_2001               |   5|   0|   10|          5|
    |zext_ln15_reg_1732                 |   7|   0|   64|         57|
    |zext_ln35_1_reg_1899               |   6|   0|   64|         58|
    |zext_ln35_2_reg_1973               |   5|   0|   64|         59|
    |zext_ln35_3_reg_2047               |   5|   0|   64|         59|
    |zext_ln35_reg_1804                 |   7|   0|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 715|   0| 1203|        488|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_start          |  in |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_done           | out |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_idle           | out |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_ready          | out |    1| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_return_0       | out |   16| ap_ctrl_hs | mlp_monte_carlo | return value |
|ap_return_1       | out |   16| ap_ctrl_hs | mlp_monte_carlo | return value |
|input_V_address0  | out |    4|  ap_memory |     input_V     |     array    |
|input_V_ce0       | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0        |  in |   16|  ap_memory |     input_V     |     array    |
+------------------+-----+-----+------------+-----------------+--------------+

