[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch marks detected on lot W2024-4521. Scratches 25-35mm length, diagonal orientation. 14% yield loss affecting wafers 3, 5, 7, 9, 11 in FOUP-2847. Wafers 2, 4, 6, 8, 10 in same FOUP unaffected.\n\nProcess Context: Wafers processed through HANDLER-BROOKS-05. Same handler used for FOUP-2848 with no scratches observed. Scratches appear before CMP step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd-numbered slot damage\n- Scratches on wafers 3, 5, 7, 9, 11 (odd slots only)\n- Even slots 2, 4, 6, 8, 10 unaffected in same FOUP\n- FOUP-2848 using same handler shows no scratches\n- Pattern conclusively indicates FOUP slot damage, NOT handler\n\n**Correlation Reasoning**:\n- If handler was cause → ALL wafers would be affected\n- If handler was cause → FOUP-2848 would also show scratches\n- Odd-slot pattern → specific slot supports damaged\n- FOUP-specific, slot-specific damage confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 with magnification\n3. **Document**: Photo damage for failure analysis\n4. **FOUP disposition**: Scrap or repair based on damage extent\n5. **Wafer review**: Affected wafers likely scrap\n\n## Prevention Measures\n\n- Implement FOUP slot inspection every 100 uses\n- Add slot-level defect tracking to identify FOUP-specific issues\n- Configure wafer map analysis for slot pattern detection\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2024-5632. All 25 wafers show scratches at same orientation (45° diagonal). Scratch length 20-30mm. FOUP-3156 used.\n\nProcess Context: HANDLER-BROOKS-07 processed this lot. Previous lot in different FOUP also shows same scratch pattern. Handler end effector at 48,000 wafer moves (spec: replace at 50,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler end effector wear causing scratches\n- ALL wafers in lot scratched at identical orientation\n- Previous lot (different FOUP) shows same pattern\n- Same handler used for both lots\n- End effector at 48,000 moves approaching 50,000 limit\n\n**Correlation Reasoning**:\n- ALL wafers affected → not slot-specific, rules out FOUP\n- Multiple FOUPs show same pattern → confirms handler\n- Identical orientation → mechanical contact point on handler\n- 48K moves → end effector wear consistent with symptoms\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Inspect end effector**: Check for wear, debris, or damage\n3. **Replace end effector**: P/N 412-0567\n4. **Calibration**: Full handler teach point verification\n5. **Test wafers**: Verify no scratches after replacement\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (before 50K limit)\n- Add end effector inspection to weekly PM\n- Track wafer moves per handler for predictive replacement\n\n**Severity**: Critical\n**Yield Impact**: 100% of lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers 1, 2, 3, 4 scratched in FOUP-A. Wafers 5-25 in FOUP-A unaffected. Same handler processed FOUP-B with no scratches.\n\nProcess Context: HANDLER-YASKAWA-03. Scratches are 15-25mm, horizontal orientation. Wafers 1-4 were first loaded into FOUP-A after FOUP cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A slots 1-4 damaged during FOUP cleaning\n- Only wafers 1, 2, 3, 4 affected (first 4 slots)\n- Wafers 5-25 in same FOUP unaffected\n- FOUP-B using same handler shows no issue\n- Damage pattern suggests cleaning process impact\n\n**Correlation Reasoning**:\n- Handler ruled out → FOUP-B processed cleanly\n- Slots 1-4 only → specific location damage\n- Post-cleaning → cleaning process may have damaged slots\n- First slots more exposed during cleaning → mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A\n2. **Slot inspection**: Examine slots 1-4 for damage/burrs\n3. **Cleaning review**: Investigate FOUP cleaning process\n4. **FOUP disposition**: Repair or scrap\n5. **Cleaning audit**: Verify cleaning procedure\n\n## Prevention Measures\n\n- Inspect FOUPs after cleaning before release\n- Review cleaning process for potential damage modes\n- Add post-clean inspection to FOUP management\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-7854. Scratches detected on wafers from CMP-AMAT-05 only. Wafers from CMP-AMAT-06 (same lot split) show no scratches. Radial scratch pattern observed.\n\nProcess Context: Scratches 30-50mm length with radial orientation from wafer center. CMP pad on AMAT-05 at 850 wafers (spec: 1,000 wafer life). Pad conditioning diamond dresser recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad glazing or embedded particle on AMAT-05\n- Scratches only on CMP-AMAT-05 processed wafers\n- Same lot split to AMAT-06 shows no scratches\n- Radial pattern consistent with CMP rotation\n- New diamond dresser may not be conditioning properly\n\n**Correlation Reasoning**:\n- Tool-specific → CMP-AMAT-05 only, not AMAT-06\n- Radial pattern → CMP rotation mechanism\n- New dresser → possible conditioning inadequacy\n- Pad at 85% life → possible glazing or particle trapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-05\n2. **Pad inspection**: Check for glazing, embedded particles\n3. **Dresser verification**: Verify conditioning effectiveness\n4. **Replace pad**: If glazed or contaminated\n5. **Post-CMP inspection**: Verify scratch-free wafers\n\n## Prevention Measures\n\n- Verify dresser effectiveness after replacement\n- Add post-CMP scratch inspection\n- Monitor pad condition trending\n\n**Severity**: Major\n**Yield Impact**: 50% of lot (split processing)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965. Scratches on wafers 6, 12, 18, 24 only (every 6th wafer). Pattern repeats across multiple lots. Scratch orientation varies.\n\nProcess Context: HANDLER-BROOKS-09 feeds multiple tools. 6-wafer batch processing at downstream tool. Scratches appear during load/unload sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Batch tool load/unload sequence position 6 issue\n- Pattern: wafers 6, 12, 18, 24 (every 6th wafer)\n- 6-wafer batch processing at downstream tool\n- Position 6 in each batch has mechanical issue\n- Pattern repeats → systematic, not random\n\n**Correlation Reasoning**:\n- Every 6th wafer → batch position correlation\n- Multiple lots affected → systematic equipment issue\n- Position 6 specific → load/unload mechanism problem\n- Orientation varies → contact during handling, not fixed scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Investigate batch tool load/unload position 6\n2. **Mechanism inspection**: Check position 6 contact points\n3. **Alignment verification**: Verify wafer placement accuracy\n4. **Repair**: Fix or replace position 6 mechanism\n5. **Validation**: Test wafers through position 6\n\n## Prevention Measures\n\n- Add position-specific wafer tracking\n- Configure defect analysis for periodic patterns\n- Include batch position check in PM\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9076. Only wafer slot 13 affected across 3 consecutive FOUPs (FOUP-1001, 1002, 1003). All other slots clean.\n\nProcess Context: HANDLER-TEL-02 with FOUP opener OPENER-A. Wafers from slot 13 show 20mm scratch near notch. Scratch orientation consistent.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener slot 13 position has mechanical defect\n- Slot 13 affected across 3 different FOUPs\n- Same opener (OPENER-A) used for all\n- Consistent scratch location near notch\n- Opener mechanism, not FOUP, is root cause\n\n**Correlation Reasoning**:\n- Multiple FOUPs affected → not FOUP-specific damage\n- Single slot position → opener mechanism position-specific\n- Near notch → notch alignment or gripper contact\n- OPENER-A specific → opener hardware issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-A\n2. **Position 13 inspection**: Check slot 13 mechanism\n3. **Identify contact point**: Find scratch source\n4. **Repair/adjust**: Fix position 13 alignment\n5. **All positions test**: Verify no scratches any position\n\n## Prevention Measures\n\n- Add opener position-by-position inspection to PM\n- Track slot-specific defects to identify opener issues\n- Regular opener calibration verification\n\n**Severity**: Minor\n**Yield Impact**: 4% (1/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0187. Night shift production shows scratches, day shift production clean. Same handler, same FOUPs used both shifts.\n\nProcess Context: HANDLER-BROOKS-11. Night shift operator adjusted handler speed for 'efficiency'. Speed increased 20% above spec. Scratches appear as acceleration marks.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unauthorized handler speed increase causing scratches\n- Night shift affected, day shift clean\n- Same equipment, same FOUPs → operator variable\n- Speed increased 20% above specification\n- Acceleration marks from excessive handler speed\n\n**Correlation Reasoning**:\n- Shift-specific → human factor involved\n- Same hardware both shifts → not equipment failure\n- Speed increase → acceleration forces cause slippage\n- Unauthorized change → procedure deviation\n\n## Corrective Actions\n\n1. **Immediate**: Restore handler speed to specification\n2. **Operator training**: Reinforce no unauthorized changes\n3. **Lock parameters**: Restrict speed adjustment access\n4. **Audit**: Review any other unauthorized changes\n5. **Verification**: Confirm no scratches at correct speed\n\n## Prevention Measures\n\n- Password protect critical handler parameters\n- Implement change logging for parameter adjustments\n- Regular compliance audits\n- Training on procedure adherence\n\n**Severity**: Major\n**Yield Impact**: 50% (night shift production)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298. Random wafers affected (3, 7, 11, 19, 22) - no slot pattern. Scratches vary in length and orientation. All from same CMP tool.\n\nProcess Context: CMP-AMAT-08. Post-CMP clean brush showing wear. Brush at 15,000 wafer passes (spec: 12,000). Random scratch pattern from brush fiber release.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn CMP clean brush releasing fibers\n- Random wafer pattern (no slot correlation)\n- Variable scratch length and orientation\n- Brush at 15,000 passes, 25% beyond 12,000 limit\n- Released brush fibers causing scratches during clean\n\n**Correlation Reasoning**:\n- Random pattern → not FOUP or handler position\n- Tool-specific (CMP-AMAT-08) → CMP or clean process\n- Variable orientation → loose particle, not fixed contact\n- Brush beyond life → fiber release mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-08\n2. **Replace brush**: Clean brush P/N 534-0789\n3. **Chamber clean**: Remove any loose brush fibers\n4. **Post-clean inspection**: Verify scratch-free wafers\n5. **Resume**: After brush replacement verification\n\n## Prevention Measures\n\n- Enforce brush replacement at 12,000 wafer passes\n- Track brush usage with automatic alerts\n- Add brush visual inspection to daily check\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-2309. Wafers 1-12 scratched, wafers 13-25 clean. Single FOUP used. Scratches appeared mid-lot during processing.\n\nProcess Context: HANDLER-YASKAWA-05. Robot end effector contaminated mid-lot with particle. Particle embedded on effector during wafer 12 handling. Subsequent wafers clean after particle dislodged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transient particle on robot end effector\n- Wafers 1-12 scratched, 13-25 clean\n- Mid-lot onset and resolution\n- Particle picked up, then dislodged during handling\n- End effector contamination event\n\n**Correlation Reasoning**:\n- Sequential wafers 1-12 → progressive contact issue\n- Wafers 13-25 clean → problem self-resolved\n- Single FOUP → not slot damage (would persist)\n- Transient pattern → particle came and went\n\n## Corrective Actions\n\n1. **Immediate**: Inspect end effector for residual contamination\n2. **Clean effector**: If any debris found\n3. **Source investigation**: Where did particle originate?\n4. **Environment check**: Particle counts in handler area\n5. **Wafer disposition**: Review wafers 1-12\n\n## Prevention Measures\n\n- Add particle monitoring near handler\n- Implement periodic end effector inspection\n- Consider effector cleaning between lots\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-3410. FOUP-A shows scratches on wafers 1, 3, 5. FOUP-B (same lot, same handler) shows scratches on wafers 2, 4, 6. Pattern seems random.\n\nProcess Context: Both FOUPs processed through HANDLER-BROOKS-03. FOUPs from different FOUP wash cycles. FOUP-A washed Monday, FOUP-B washed Tuesday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP wash process damaging different slots each cycle\n- Different slots affected in each FOUP\n- Both FOUPs recently washed\n- Different wash cycles (Monday vs Tuesday)\n- Wash process causing variable slot damage\n\n**Correlation Reasoning**:\n- Both FOUPs affected → common process issue\n- Different slots per FOUP → wash cycle variation\n- Recent wash correlation → wash process suspect\n- Handler same for both → rules out handler\n\n## Corrective Actions\n\n1. **Immediate**: Hold FOUP wash process\n2. **Wash investigation**: Inspect wash mechanism\n3. **Identify damage source**: Brush, spray, or handling\n4. **Repair wash system**: Fix damage-causing component\n5. **FOUP inspection**: All washed FOUPs before release\n\n## Prevention Measures\n\n- Implement post-wash FOUP inspection\n- Add slot-by-slot verification after wash\n- Qualify wash process for slot integrity\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers per FOUP)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-4521. Circular scratch pattern (arc shape) on 8 wafers. Arc radius ~80mm. Scratches only on wafers processed in morning.\n\nProcess Context: HANDLER-TEL-04 with rotational aligner. Aligner roller showing wear groove. Morning startup shows more aggressive contact. Roller at 6 months service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner roller wear causing arc scratches\n- Arc-shaped scratches with 80mm radius\n- Matches aligner roller contact radius\n- Morning (cold start) shows more aggressive contact\n- Roller wear groove creating scratch contact\n\n**Correlation Reasoning**:\n- Arc pattern → rotational contact mechanism\n- 80mm radius → aligner roller geometry\n- Morning only → thermal/mechanical cold start effect\n- 6-month roller → wear accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-04\n2. **Roller inspection**: Check for wear groove\n3. **Replace roller**: P/N 634-0345 if worn\n4. **Alignment calibration**: Verify gentle contact\n5. **Cold start test**: Verify no scratches at startup\n\n## Prevention Measures\n\n- Add roller inspection to monthly PM\n- Implement warm-up sequence for aligner\n- Replace roller at 5-month intervals\n\n**Severity**: Major\n**Yield Impact**: 32%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-5632. Every wafer shows identical scratch at notch location. Scratch 10mm long, radiating from notch. All 25 wafers affected.\n\nProcess Context: ALIGNER-NIKON-02. Notch finder mechanism. Notch pin showing burr from wear. Pin contacts wafer at notch during alignment. Pin at 100,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder pin burr causing scratches\n- Every wafer affected at identical location (notch)\n- Scratch radiates from notch alignment point\n- Pin at 100,000 cycles showing wear burr\n- All wafers contact same pin → all scratched\n\n**Correlation Reasoning**:\n- 100% wafers affected → common contact point\n- Notch location → notch finder mechanism\n- Identical scratch → fixed mechanical source\n- High cycle count → wear-induced burr formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-02\n2. **Pin inspection**: Check notch finder pin\n3. **Replace pin**: P/N 634-0456 notch finder assembly\n4. **Alignment verification**: Verify gentle notch contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Add pin visual inspection to weekly PM\n- Track alignment cycles for predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers from FOUP slots 21-25 (bottom slots) affected. Top slots 1-20 unaffected. Scratches at wafer edge.\n\nProcess Context: FOUP-4521 in use. FOUP showing door seal wear at bottom. Wafers contact seal during load/unload. Bottom slots closer to worn seal area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal wear affecting bottom slots\n- Slots 21-25 (bottom) affected, slots 1-20 clean\n- Edge scratches from seal contact\n- Door seal worn at bottom section\n- Bottom slots in closer proximity to worn seal\n\n**Correlation Reasoning**:\n- Bottom slots only → position-specific in FOUP\n- Edge scratches → seal contact point\n- Seal wear at bottom → geometry matches affected slots\n- Door seal → contact during open/close cycle\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Seal inspection**: Verify door seal wear\n3. **Replace seal**: FOUP door seal replacement\n4. **Or scrap FOUP**: If seal not field-replaceable\n5. **Inspect similar FOUPs**: Check seal condition on others\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles for seal life\n- Configure defect analysis for slot position patterns\n\n**Severity**: Minor\n**Yield Impact**: 20% (5/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-7854. Scratches parallel to wafer flat (older 200mm wafers). All 25 wafers affected. Scratches during cassette handling.\n\nProcess Context: 200mm legacy process. Cassette handling (not FOUP). HANDLER-LEGACY-01. Cassette pins worn. Wafers slide on worn pins during tilt sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn cassette pins allowing wafer sliding\n- All wafers scratched (cassette-wide issue)\n- Scratches parallel to flat (sliding direction)\n- Cassette pins worn from extended use\n- Wafers slide during handler tilt sequence\n\n**Correlation Reasoning**:\n- All wafers → cassette or handler systemic\n- Parallel to flat → sliding motion\n- Tilt sequence → gravity-assisted sliding\n- Pin wear → inadequate wafer retention\n\n## Corrective Actions\n\n1. **Immediate**: Stop using worn cassette\n2. **Pin replacement**: Replace cassette pins\n3. **Cassette inspection**: Check all cassettes in rotation\n4. **Handler review**: Consider tilt angle adjustment\n5. **Verification**: Test wafers in repaired cassette\n\n## Prevention Measures\n\n- Implement cassette pin inspection schedule\n- Track cassette usage for wear prediction\n- Consider cassette upgrade or FOUP migration\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8965. Wafers 5, 10, 15, 20, 25 scratched (every 5th wafer). Fixed scratch position on each wafer. Multiple lots show same pattern.\n\nProcess Context: HANDLER-BROOKS-13 with 5-wafer buffer station. Buffer position 5 has alignment issue. Wafers mispositioned in buffer scratch on adjacent hardware.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station position 5 misalignment\n- Every 5th wafer affected (5, 10, 15, 20, 25)\n- 5-wafer buffer station in handler\n- Position 5 misaligned causing contact\n- Pattern repeats across multiple lots\n\n**Correlation Reasoning**:\n- Every 5th wafer → buffer position correlation\n- Fixed scratch position → consistent contact point\n- Multiple lots → systematic, not random\n- Position 5 specific → buffer alignment issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-13\n2. **Buffer inspection**: Check position 5 alignment\n3. **Realign position 5**: Adjust to specification\n4. **Clearance verification**: Verify no contact\n5. **Test wafers**: Through all 5 buffer positions\n\n## Prevention Measures\n\n- Add buffer position alignment to PM\n- Track position-specific defects\n- Include buffer clearance check in qualification\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-9076. FOUP-A scratched wafers, FOUP-B clean. Both processed same handler, same time. FOUP-A recently dropped during transport.\n\nProcess Context: FOUP-A dropped from 0.5m height 2 days ago. Visual inspection passed. Internal damage not detected. Wafers 8, 9, 10 show scratches (impact zone slots).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP internal damage from drop not detected\n- FOUP-A dropped 2 days ago, FOUP-B not dropped\n- Visual inspection passed but internal damage present\n- Wafers 8, 9, 10 affected (likely impact zone)\n- Internal slot deformation causing scratches\n\n**Correlation Reasoning**:\n- FOUP-A only → FOUP-specific cause\n- Same handler for both → rules out handler\n- Recent drop event → correlates with symptom onset\n- Slots 8-10 clustered → impact zone damage\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A permanently\n2. **Internal inspection**: Detailed slot inspection with scope\n3. **Scrap FOUP**: Drop damage warrants retirement\n4. **Impact analysis**: Wafers 8-10 likely scrap\n5. **Protocol review**: Drop handling procedure\n\n## Prevention Measures\n\n- Mandatory FOUP retirement after any drop\n- Or mandatory internal inspection before reuse\n- Improve FOUP handling procedures\n- Add drop detection/logging to FOUPs\n\n**Severity**: Major\n**Yield Impact**: 12% (3/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-0298. Scratches on all wafers from FOUP left side (slots 1-13). Right side slots (14-25) clean. Handler approaches from left side.\n\nProcess Context: HANDLER-TEL-06. End effector approach angle off by 2°. Left-side contact on insertion. Angle error accumulated after teach point drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler teach point drift causing angular contact\n- Left side slots (1-13) scratched, right side clean\n- Handler approaches FOUP from left\n- 2° angle error causes left-side contact\n- Teach point drift accumulated over time\n\n**Correlation Reasoning**:\n- Left slots only → approach direction correlation\n- Progressive slots affected → insertion path issue\n- Angular error → left-side contact geometry\n- Teach point drift → gradual onset expected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Teach point calibration**: Full position recalibration\n3. **Angle correction**: Verify perpendicular insertion\n4. **Clearance test**: All slot positions\n5. **Verification wafers**: Confirm no scratches\n\n## Prevention Measures\n\n- Add periodic teach point verification to PM\n- Implement position drift monitoring\n- Include angular alignment check monthly\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-1409. Only wafers that went through manual inspection scratched. Auto-inspection wafers clean. Microscope stage has burr.\n\nProcess Context: INSP-MANUAL-03 microscope. 12 wafers manually inspected. Inspector placed wafers on stage with burr. Stage surface damaged from dropped tweezers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual inspection stage surface damage\n- Only manually inspected wafers scratched\n- Auto-inspection wafers clean\n- Stage surface has burr from dropped tweezers\n- Wafer-to-stage contact causing scratches\n\n**Correlation Reasoning**:\n- Manual inspection correlation → inspection process issue\n- Auto-inspection clean → not process tool\n- Stage burr → contact damage source\n- Dropped tweezers → damage root cause\n\n## Corrective Actions\n\n1. **Immediate**: Take INSP-MANUAL-03 offline\n2. **Stage inspection**: Locate and document burr\n3. **Stage repair**: Polish or replace stage surface\n4. **Verification**: Confirm smooth surface\n5. **Training**: Reinforce careful tool handling\n\n## Prevention Measures\n\n- Implement inspection stage checks before use\n- Training on proper tool handling\n- Consider stage covers when not in use\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-2510. Wafers from odd-numbered lots scratched. Even-numbered lots clean. Same handler, same FOUPs used.\n\nProcess Context: HANDLER-BROOKS-15. Odd lots routed through CLEAN-WET-A. Even lots through CLEAN-WET-B. WET-A handler has debris on paddle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean station A handler paddle contamination\n- Odd lots (through WET-A) scratched\n- Even lots (through WET-B) clean\n- Different wet clean routing by lot number\n- WET-A paddle has debris causing scratches\n\n**Correlation Reasoning**:\n- Odd vs even correlation → routing difference\n- Same handler/FOUPs both → rules out those\n- WET-A specific → wet clean station issue\n- Paddle debris → contact damage source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CLEAN-WET-A\n2. **Paddle inspection**: Locate and remove debris\n3. **Paddle cleaning**: Full paddle clean\n4. **Verification wafers**: Through WET-A\n5. **Resume**: After scratch-free verification\n\n## Prevention Measures\n\n- Add paddle inspection to wet clean PM\n- Implement regular paddle cleaning\n- Configure routing-based defect analysis\n\n**Severity**: Major\n**Yield Impact**: 50% (odd lots)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3621. Micro-scratches (< 5mm) on wafer backside only. Front side clean. All wafers affected. Scratches radial pattern.\n\nProcess Context: CVD-AMAT-06 process. Lift pins causing backside scratches during wafer lift. Pin tips worn and rough. Pins at 50,000 lift cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn lift pin tips scratching wafer backside\n- Backside only scratches, front clean\n- Radial pattern from 3-pin lift geometry\n- Pins at 50,000 cycles showing wear\n- Rough pin tips causing micro-scratches\n\n**Correlation Reasoning**:\n- Backside only → lift/support mechanism\n- Radial pattern → multi-point lift geometry\n- All wafers → systematic contact issue\n- Lift pins → confirmed by pattern and cycle count\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-06\n2. **Pin inspection**: Check all lift pin tips\n3. **Replace pins**: P/N 634-0567 lift pin set\n4. **Surface verification**: New pins must be smooth\n5. **Backside inspection**: Verify no scratches\n\n## Prevention Measures\n\n- Replace lift pins at 40,000 cycles\n- Add pin inspection to PM\n- Consider ceramic or coated pins for longer life\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4732. Scratches detected post-CMP on lot W2024-4732. Pre-CMP inspection clean. Scratches perpendicular to polish direction.\n\nProcess Context: CMP-AMAT-10. Slurry showing particle count 3x above spec. Abrasive agglomerates in slurry. Slurry tank not stirred for 8 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry agglomeration from inadequate stirring\n- Scratches appear post-CMP only\n- Pre-CMP clean confirms CMP process is source\n- Slurry particle count 3x above spec\n- 8-hour stir gap allowed agglomeration\n\n**Correlation Reasoning**:\n- Post-CMP onset → CMP process cause\n- Perpendicular to polish → large particle gouging\n- High particle count → agglomeration confirmed\n- Stir gap → mechanism for agglomerate formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-10\n2. **Slurry replacement**: Fresh slurry batch\n3. **Tank cleaning**: Remove agglomerates\n4. **Stir verification**: Confirm continuous stirring\n5. **Particle check**: Verify slurry within spec before restart\n\n## Prevention Measures\n\n- Maintain continuous slurry stirring\n- Configure alarm for stir system failure\n- Regular slurry particle monitoring\n\n**Severity**: Major\n**Yield Impact**: 100% of lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5843. Center wafers (slots 10-15) scratched. Edge slots (1-5, 20-25) clean. FOUP center region affected.\n\nProcess Context: FOUP-6721. FOUP dropped on corner 1 week ago. Corner impact caused center slot rail deformation. Deformed rail scratching wafers at center slots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP center rail deformation from corner impact\n- Center slots 10-15 scratched\n- Edge slots unaffected\n- Corner drop 1 week ago\n- Rail deformation at center (furthest from corner supports)\n\n**Correlation Reasoning**:\n- Center slots only → rail geometry issue\n- Drop event 1 week ago → damage onset correlation\n- Corner impact → center deflection possible\n- FOUP-specific → not handler related\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-6721\n2. **Rail inspection**: Document deformation\n3. **Scrap FOUP**: Structural damage = retirement\n4. **Impact review**: Assess affected wafers\n5. **Handling audit**: Review FOUP transport procedures\n\n## Prevention Measures\n\n- Retire FOUPs after any impact event\n- Improve FOUP handling training\n- Add FOUP tracking for impact events\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6954. Scratches on wafers 1-5 only. Wafers 6-25 clean. First 5 wafers processed before handler recalibration.\n\nProcess Context: HANDLER-YASKAWA-07. Handler showed position error at shift start. Operator noticed and recalibrated. First 5 wafers processed before correction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position error before recalibration\n- Wafers 1-5 scratched (before calibration)\n- Wafers 6-25 clean (after calibration)\n- Position error at shift start\n- Recalibration corrected the issue\n\n**Correlation Reasoning**:\n- Sequential wafers 1-5 → time-based correlation\n- Clean after wafer 5 → intervention point\n- Recalibration → confirms position error cause\n- Shift start → possible cold start drift\n\n## Corrective Actions\n\n1. **Investigation**: Why did position error occur?\n2. **Wafer disposition**: Review wafers 1-5\n3. **Root cause**: Cold start, power cycle, or encoder issue?\n4. **Preventive calibration**: Add startup verification\n5. **Documentation**: Record incident for trending\n\n## Prevention Measures\n\n- Implement mandatory startup position check\n- Add first-wafer inspection requirement\n- Monitor for recurring position errors\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7065. Circular scratches on wafer edge (within 5mm of edge). All wafers from ETCH-LAM-09 affected. Different FOUPs, same result.\n\nProcess Context: ETCH-LAM-09 with edge clamp. Edge clamp ring has particle trapped. Particle scratching wafer edge during clamping. Clamp ring at 3,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Trapped particle on edge clamp ring\n- All wafers from ETCH-LAM-09 scratched\n- Different FOUPs same result → not FOUP issue\n- Edge location within clamp contact zone\n- Circular scratches from clamp contact\n\n**Correlation Reasoning**:\n- Tool-specific (LAM-09) → etch chamber hardware\n- Edge location → clamp contact area\n- Circular pattern → rotational clamp motion\n- All wafers → particle trapped, not random\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Clamp inspection**: Locate trapped particle\n3. **Clean clamp ring**: Remove particle and clean surface\n4. **Inspect for damage**: Replace ring if damaged P/N 716-0456\n5. **Verification wafers**: Confirm no edge scratches\n\n## Prevention Measures\n\n- Add clamp ring inspection to PM\n- Clean clamp ring during chamber clean\n- Implement edge defect monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8176. Wafers from PM shift scratched. AM and Night shifts clean. Same handlers, same FOUPs.\n\nProcess Context: PM shift uses different FOUP cart. Cart CART-PM-02 has damaged wheel causing vibration. Vibration during transport causing wafer-to-slot contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cart wheel damage causing transport vibration\n- PM shift wafers scratched\n- AM and Night shifts clean\n- PM shift uses different cart (CART-PM-02)\n- Damaged wheel causing vibration\n\n**Correlation Reasoning**:\n- Shift-specific → shift-specific equipment\n- Same handlers/FOUPs → rules out those\n- PM cart different → cart variable identified\n- Vibration → wafer movement in FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Remove CART-PM-02 from service\n2. **Wheel replacement**: Fix damaged wheel\n3. **Cart inspection**: Check all wheels and bearings\n4. **Verification**: Test cart with wafers\n5. **Return to service**: After vibration test passed\n\n## Prevention Measures\n\n- Add cart inspection to periodic maintenance\n- Track cart usage and condition\n- Train operators to report cart issues\n\n**Severity**: Major\n**Yield Impact**: 33% (PM shift production)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-9287. Scratches only on wafers with thick film (>5µm). Thin film wafers (<2µm) from same lot clean. Same handlers and FOUPs.\n\nProcess Context: Thick film wafers slightly bowed (150µm bow). Bow causes edge contact during handling. Standard handler clearances designed for flat wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thick film wafer bow causing handling contact\n- Thick film (>5µm) wafers scratched\n- Thin film (<2µm) clean from same lot\n- Thick film creates 150µm wafer bow\n- Bow exceeds handler clearance margin\n\n**Correlation Reasoning**:\n- Film thickness correlation → bow relationship\n- Same lot, same equipment → wafer variable\n- Bow 150µm → exceeds typical clearance\n- Edge contact → bow geometry\n\n## Corrective Actions\n\n1. **Immediate**: Review handler clearances\n2. **Adjust clearances**: Increase for thick film wafers\n3. **Alternative routing**: Different handler for thick films\n4. **Film specification**: Consider bow limits\n5. **Verification**: Test thick film wafers\n\n## Prevention Measures\n\n- Characterize wafer bow by film type\n- Design handler clearances for worst-case bow\n- Implement bow-aware wafer routing\n\n**Severity**: Major\n**Yield Impact**: Thick film wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0408. Single scratch across wafer center on all wafers. Scratch exactly 150mm (diameter). FOUP door related.\n\nProcess Context: FOUP-7892 door gasket has protruding edge. Gasket contacts wafer center during door close. All wafers at center height scratched.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door gasket protrusion contacting wafers\n- Scratch exactly 150mm (wafer diameter)\n- All wafers affected at same location\n- Door gasket has protruding edge\n- Contact during door close sequence\n\n**Correlation Reasoning**:\n- 150mm scratch = wafer diameter → linear contact\n- All wafers same location → fixed contact point\n- Door gasket protrusion → contact source\n- FOUP-specific → gasket specific to this FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-7892\n2. **Gasket inspection**: Document protrusion\n3. **Replace gasket**: If replaceable\n4. **Or scrap FOUP**: If gasket not serviceable\n5. **Inspect fleet**: Check other FOUPs for gasket issues\n\n## Prevention Measures\n\n- Add door gasket inspection to FOUP maintenance\n- Include gasket check in FOUP receiving\n- Track FOUP gasket age and condition\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-1519. Wafers 3, 6, 9, 12, 15, 18, 21, 24 scratched. Every 3rd wafer pattern. Pattern consistent across multiple lots.\n\nProcess Context: HANDLER-BROOKS-17 with 3-wafer parallel processing. Arm 3 of handler has alignment issue. Wafers processed by Arm 3 show scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler Arm 3 misalignment causing scratches\n- Every 3rd wafer pattern (3, 6, 9, 12...)\n- 3-wafer parallel processing\n- Arm 3 processes every 3rd wafer\n- Arm 3 alignment causing contact\n\n**Correlation Reasoning**:\n- Every 3rd wafer → arm assignment pattern\n- Consistent across lots → systematic\n- Arm 3 specific → other arms clean\n- Alignment issue → mechanical cause\n\n## Corrective Actions\n\n1. **Immediate**: Disable Arm 3 on HANDLER-BROOKS-17\n2. **Arm inspection**: Check Arm 3 alignment\n3. **Realign Arm 3**: To specification\n4. **Clearance verification**: All positions\n5. **Re-enable**: After scratch-free verification\n\n## Prevention Measures\n\n- Include per-arm alignment check in PM\n- Track arm-specific defects\n- Implement arm assignment tracking\n\n**Severity**: Major\n**Yield Impact**: 32% (8/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-2630. Scratches appear after wet etch step. Pre-wet etch clean. Scratches in immersion direction.\n\nProcess Context: WET-ETCH-03 tank. Cassette holder has burr on guide rail. Wafers contact burr during immersion and removal. 200mm legacy process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette holder guide rail burr causing scratches\n- Scratches appear post-wet etch\n- Directional pattern (immersion direction)\n- Guide rail burr contacting wafers\n- Contact during immersion and removal motion\n\n**Correlation Reasoning**:\n- Post-wet etch onset → wet process cause\n- Directional pattern → vertical motion (immersion)\n- Guide rail → contact mechanism\n- All wafers → consistent contact point\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-ETCH-03\n2. **Guide rail inspection**: Locate burr\n3. **Remove burr**: Polish or replace rail\n4. **Clearance verification**: Smooth wafer travel\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add guide rail inspection to PM\n- Regular visual inspection before use\n- Track wet bench defects by station\n\n**Severity**: Major\n**Yield Impact**: 100% through WET-ETCH-03"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3741. Concentric circular scratches on wafer surface. Pattern suggests spin motion. Post-coat inspection shows scratches.\n\nProcess Context: COAT-TEL-05 spin coater. Chuck vacuum hole has particle. Particle scratching during spin. Chuck at 100,000 spin cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum hole contamination causing spin scratches\n- Concentric circular pattern from spin motion\n- Post-coat onset confirms coater source\n- Particle in vacuum hole scratching during spin\n- Chuck at 100,000 cycles with accumulated debris\n\n**Correlation Reasoning**:\n- Concentric pattern → rotational mechanism\n- Post-coat → spin coater process\n- Chuck vacuum hole → wafer-chuck interface\n- Spin scratches → relative motion with particle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-05\n2. **Chuck inspection**: Check vacuum holes for particles\n3. **Chuck cleaning**: Full chuck surface clean\n4. **Vacuum verification**: Clear holes confirmed\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add chuck cleaning to daily PM\n- Implement chuck inspection before shifts\n- Track chuck cycle count for maintenance\n\n**Severity**: Major\n**Yield Impact**: 100% through COAT-TEL-05"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4852. Scratches on product wafers only. Test wafers processed same route clean. Product wafers have patterned surface.\n\nProcess Context: HANDLER-TEL-08. End effector designed for flat wafers. Product topography (high aspect ratio features) catching on effector edge. Test wafers are blank.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge catching on patterned surface\n- Product wafers (patterned) scratched\n- Test wafers (blank) clean\n- Same handler and route\n- Topography interacting with effector edge\n\n**Correlation Reasoning**:\n- Product vs test → surface difference\n- Same equipment → wafer variable\n- Patterned surface → high features catching\n- Effector edge → contact mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Review end effector design\n2. **Effector upgrade**: Chamfered edge version P/N 412-0789\n3. **Clearance adjustment**: Increase lift height\n4. **Verification**: Test with product wafers\n5. **Documentation**: Update for high-topography products\n\n## Prevention Measures\n\n- Use appropriate effectors for patterned wafers\n- Characterize handling for new product types\n- Include topography in process design\n\n**Severity**: Major\n**Yield Impact**: All product wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5963. Scratches on 2nd half of lot only. Wafers 1-12 clean, wafers 13-25 scratched. Handler interruption at wafer 12.\n\nProcess Context: HANDLER-BROOKS-19. Handler faulted at wafer 12, was reset and continued. Reset did not reinitialize position. Resumed with offset causing scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position offset after fault reset\n- Wafers 1-12 clean (before fault)\n- Wafers 13-25 scratched (after reset)\n- Handler fault at wafer 12\n- Reset continued without position reinitialization\n\n**Correlation Reasoning**:\n- Split at wafer 12 → fault correlation\n- Before/after pattern → reset issue\n- Position not reinitialized → offset introduced\n- Consistent scratches after → systematic offset\n\n## Corrective Actions\n\n1. **Immediate**: Re-home HANDLER-BROOKS-19\n2. **Position verification**: Confirm correct position\n3. **Procedure update**: Reset must include rehome\n4. **Wafer disposition**: Review wafers 13-25\n5. **Training**: Operator procedures for fault recovery\n\n## Prevention Measures\n\n- Require home sequence after any fault reset\n- Implement automatic rehome on reset\n- Add position verification after interruptions\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6074. Star-pattern scratches radiating from center. All wafers affected. Scratches appear after probe test.\n\nProcess Context: PROBER-KLA-03. Probe card fingers scratching wafer during overdrive. Overdrive set to 100µm vs. 50µm spec. Settings changed for different product.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive probe overdrive causing scratches\n- Star pattern radiating from center (probe pattern)\n- Post-probe appearance confirms prober\n- Overdrive 100µm vs. 50µm specification\n- Settings not reverted after different product\n\n**Correlation Reasoning**:\n- Star pattern → probe card geometry\n- Post-probe → prober process\n- Overdrive 2x spec → excessive contact force\n- Settings change → human error\n\n## Corrective Actions\n\n1. **Immediate**: Correct overdrive to 50µm\n2. **Recipe verification**: All parameters vs. specification\n3. **Probe card inspection**: Check for damage from overdrive\n4. **Wafer disposition**: Review scratched wafers\n5. **Recipe management**: Lock settings\n\n## Prevention Measures\n\n- Implement recipe lockout\n- Require verification for recipe changes\n- Add recipe check to lot start\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7185. Wafers stored in cleanroom for 48 hours show scratches. Fresh wafers processed immediately are clean.\n\nProcess Context: Storage shelf SHELF-CR-15 has contamination. Particles on shelf surface. Wafers in open cassettes contact shelf during storage. FOUP wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated storage shelf scratching open cassette wafers\n- Stored wafers scratched, immediate process clean\n- 48-hour storage on SHELF-CR-15\n- Particles on shelf surface\n- Open cassette wafers contact shelf\n\n**Correlation Reasoning**:\n- Storage correlation → shelf/storage issue\n- Open cassettes affected → contact mechanism\n- FOUP wafers OK → enclosed, no contact\n- Particle contamination → scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Clean SHELF-CR-15\n2. **Storage audit**: Check all storage shelves\n3. **Cleaning**: Clean contaminated shelves\n4. **Wafer disposition**: Review stored wafers\n5. **Procedure update**: Regular shelf cleaning\n\n## Prevention Measures\n\n- Implement regular shelf cleaning schedule\n- Prefer FOUP storage over open cassettes\n- Add shelf inspection to cleanroom maintenance\n\n**Severity**: Minor\n**Yield Impact**: Stored wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8296. X-shaped scratch pattern on wafers. Two scratches intersecting at center. All wafers from same sorter.\n\nProcess Context: SORTER-BROOKS-02. Dual-arm sorter with crossing paths. Arms crossing paths without adequate clearance. Arm interference creating X-pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sorter dual-arm path interference\n- X-shaped pattern from two crossing contacts\n- Dual-arm sorter with crossing paths\n- Arms interfering during simultaneous motion\n- Clearance inadequate for crossing\n\n**Correlation Reasoning**:\n- X-pattern → two linear contact sources\n- Dual-arm → two independent motions\n- Crossing paths → interference geometry\n- Sorter-specific → all wafers affected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down SORTER-BROOKS-02\n2. **Path analysis**: Check arm trajectories\n3. **Clearance adjustment**: Reprogram paths for clearance\n4. **Or timing adjustment**: Prevent simultaneous crossing\n5. **Verification**: Test all path combinations\n\n## Prevention Measures\n\n- Implement collision detection\n- Design paths with clearance margin\n- Regular path verification in PM\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9307. Scratches appear after film deposition. Pre-deposition clean. Film shows scratch through thickness.\n\nProcess Context: CVD-AMAT-14. Wafer entered chamber with particle. Particle trapped between wafer and chuck. Scratch created during deposition as wafer shifted on particle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle between wafer and chuck during deposition\n- Scratches through entire film thickness\n- Particle trapped at wafer load\n- Wafer shifted on particle during process\n- Scratch propagated through deposition\n\n**Correlation Reasoning**:\n- Through-thickness → occurred during deposition\n- Single event per wafer → random particle\n- Chuck interface → support surface\n- Wafer shift → thermal expansion motion\n\n## Corrective Actions\n\n1. **Investigation**: Source of incoming particles\n2. **Pre-chuck clean**: Implement chuck blow-off before load\n3. **Particle monitoring**: Increase monitoring at load port\n4. **Chuck inspection**: Check for particle trapping features\n5. **Procedure update**: Add pre-load verification\n\n## Prevention Measures\n\n- Implement pre-load particle purge\n- Add pre-deposition particle check\n- Monitor particle trends at load port\n\n**Severity**: Major\n**Yield Impact**: Random wafers affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0418. Scratches near wafer notch only. Notch area shows 5mm scratches. All wafers, same location relative to notch.\n\nProcess Context: HANDLER-TEL-10. Notch gripper mechanism has worn pad. Pad contacts notch area during alignment. Pad material degraded from 80,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch gripper pad causing scratches\n- Scratches localized to notch area\n- All wafers affected at same relative location\n- Gripper pad worn from 80,000 cycles\n- Degraded pad surface scratching during alignment\n\n**Correlation Reasoning**:\n- Notch area only → notch handling mechanism\n- Consistent location → fixed contact point\n- All wafers → systematic issue\n- 80K cycles → wear-related degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-10\n2. **Gripper inspection**: Check notch gripper pads\n3. **Replace pads**: P/N 634-0890 gripper pad set\n4. **Alignment verification**: Verify gentle contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace gripper pads at 60,000 cycles\n- Add pad inspection to PM\n- Use softer pad material if available\n\n**Severity**: Major\n**Yield Impact**: 100% (all wafers notch area)"
  }
]
