{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543855045611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543855045645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 10:37:25 2018 " "Processing started: Mon Dec 03 10:37:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543855045645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855045645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855045645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1543855048470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr16.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr16 " "Found entity 1: SPI_mstr16" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855062626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855062626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.v " "Can't analyze file -- file reset_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543855062654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855062659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855062659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n inert_intf_test.sv(3) " "Verilog HDL Declaration information at inert_intf_test.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "I:/ece551/ex22/inert_intf_test.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855062665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf_test " "Found entity 1: inert_intf_test" {  } { { "inert_intf_test.sv" "" { Text "I:/ece551/ex22/inert_intf_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855062666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855062666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ptchl PTCHL inert_intf.sv(34) " "Verilog HDL Declaration information at inert_intf.sv(34): object \"ptchl\" differs only in case from object \"PTCHL\" in the same scope" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855062670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ptchh PTCHH inert_intf.sv(34) " "Verilog HDL Declaration information at inert_intf.sv(34): object \"ptchh\" differs only in case from object \"PTCHH\" in the same scope" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855062673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "azl AZL inert_intf.sv(34) " "Verilog HDL Declaration information at inert_intf.sv(34): object \"azl\" differs only in case from object \"AZL\" in the same scope" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855062673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "azh AZH inert_intf.sv(34) " "Verilog HDL Declaration information at inert_intf.sv(34): object \"azh\" differs only in case from object \"AZH\" in the same scope" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855062673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855062673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855062673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inert_intf_test " "Elaborating entity \"inert_intf_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543855063291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:i_inert_intf " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:i_inert_intf\"" {  } { { "inert_intf_test.sv" "i_inert_intf" { Text "I:/ece551/ex22/inert_intf_test.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855063313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 inert_intf.sv(73) " "Verilog HDL assignment warning at inert_intf.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "inert_intf.sv" "" { Text "I:/ece551/ex22/inert_intf.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543855063315 "|inert_intf_test|inert_intf:i_inert_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr16 inert_intf:i_inert_intf\|SPI_mstr16:inst_SPI " "Elaborating entity \"SPI_mstr16\" for hierarchy \"inert_intf:i_inert_intf\|SPI_mstr16:inst_SPI\"" {  } { { "inert_intf.sv" "inst_SPI" { Text "I:/ece551/ex22/inert_intf.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855063456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mstr16.sv(44) " "Verilog HDL assignment warning at SPI_mstr16.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543855063470 "|inert_intf_test|inert_intf:inst_inert_intf_inert|SPI_mstr16:inst_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mstr16.sv(203) " "Verilog HDL assignment warning at SPI_mstr16.sv(203): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543855063472 "|inert_intf_test|inert_intf:inst_inert_intf_inert|SPI_mstr16:inst_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\"" {  } { { "inert_intf.sv" "inst_inert_integrator" { Text "I:/ece551/ex22/inert_intf.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855063474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 inertial_integrator.sv(45) " "Verilog HDL assignment warning at inertial_integrator.sv(45): truncated value with size 32 to match size of target (26)" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543855063669 "|inert_intf_test|inert_intf:i_inert_intf|inertial_integrator:inst_inert_integrator"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(4) " "Verilog HDL Declaration information at reset_synch.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/ece551/ex22/reset_synch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543855063725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_synch.sv 1 1 " "Using design file reset_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/ece551/ex22/reset_synch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855063726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543855063726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:i_reset_synch " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:i_reset_synch\"" {  } { { "inert_intf_test.sv" "i_reset_synch" { Text "I:/ece551/ex22/inert_intf_test.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855063727 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|Mult0\"" {  } { { "inertial_integrator.sv" "Mult0" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543855064908 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543855064908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855065813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Instantiated megafunction \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543855065816 ""}  } { { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543855065816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "I:/ece551/ex22/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855066535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855066535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "I:/ece551/ex22/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855066745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855066745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855066816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "I:/ece551/ex22/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543855066907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855066907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|altshift:external_latency_ffs inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"inert_intf:i_inert_intf\|inertial_integrator:inst_inert_integrator\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/ex22/inertial_integrator.sv" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855067041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543855067494 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 13 -1 0 } } { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 44 -1 0 } } { "SPI_mstr16.sv" "" { Text "I:/ece551/ex22/SPI_mstr16.sv" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543855067518 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543855067518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543855067789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543855068460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/ex22/inert_intf_test.map.smsg " "Generated suppressed messages file I:/ece551/ex22/inert_intf_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855068730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543855069618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543855069618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543855071743 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543855071743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543855071743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543855071743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5031 " "Peak virtual memory: 5031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543855071956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 10:37:51 2018 " "Processing ended: Mon Dec 03 10:37:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543855071956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543855071956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543855071956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543855071956 ""}
