# do input2ssd_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.9.0-9-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aluno  Hostname: sj-lin-sidi-703876  ProcessID: 4073
#           Attempting to use alternate WLF file "./wlftIcOmKi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftIcOmKi
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate /main/sel
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43762 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {20901 ps}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 0 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 1 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.5 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {125 ps} -r 250
# force -freeze sim:/main/save_in 1 0, 0 2 ns, 1 32 ns
# run 60 ns
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aluno  Hostname: sj-lin-sidi-703876  ProcessID: 4073
#           Attempting to use alternate WLF file "./wlftczHA7G".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftczHA7G
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate /main/sel
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43762 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {20901 ps}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 0 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 1 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.5 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {125 ps} -r 250
# force -freeze sim:/main/save_in 1 0, 0 2 ns, 1 32 ns
# run 60 ns
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate /main/sel
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43762 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {20901 ps}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 0 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 1 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.1 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {0.5 ns} -r 1 ns
# force -freeze sim:/main/save_in 1 0, 0 1.8 ns, 1 2.5 ns
# run 60 ns
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate /main/sel
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43762 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {20901 ps}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 0 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 1 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.1 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {0.5 ns} -r 1 ns
# force -freeze sim:/main/save_in 1 0, 0 1.8 ns, 1 12.5 ns
# run 60 ns
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate /main/sel
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {43762 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {20901 ps}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 1 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 0 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.1 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {0.5 ns} -r 1 ns
# force -freeze sim:/main/save_in 1 0, 0 1.8 ns, 1 12.5 ns
# run 60 ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/wave.do
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate -divider serial
# add wave -noupdate /main/sel
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {42000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {63 ns}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 1 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 0 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.1 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {0.5 ns} -r 1 ns
# force -freeze sim:/main/save_in 1 0, 0 1.8 ns, 1 24.5 ns
# run 60 ns
do main.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# ** Failure: (vsim-3817) Port "clk" of entity "parallel2serial" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /main/paralelo_serial File: /home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd Line: 8
# ** Failure: (vsim-3817) Port "rst" of entity "parallel2serial" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /main/paralelo_serial File: /home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd Line: 8
# Fatal error in file /home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd
#  while elaborating region: /main/paralelo_serial
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./main.do PAUSED at line 15
do main.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input2ssd
# -- Compiling architecture rtl of input2ssd
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parallel2serial
# -- Compiling architecture rtl of parallel2serial
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity parity_generator
# -- Compiling architecture rtl of parity_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture rtl of main
# vcom -93 -work work {/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# 
# vsim work.main
# vsim work.main 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.parallel2serial(rtl)
# Loading work.input2ssd(rtl)
# Loading work.parity_generator(rtl)
# Loading work.baudrate_generator(rtl)
# Loading work.transmitter(arch)
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /main/a
# add wave -noupdate /main/b
# add wave -noupdate /main/c
# add wave -noupdate /main/d
# add wave -noupdate /main/e
# add wave -noupdate /main/f
# add wave -noupdate /main/g
# add wave -noupdate /main/save_in
# add wave -noupdate /main/main_rst_IN
# add wave -noupdate /main/main_clk
# add wave -noupdate /main/parity_mode
# add wave -noupdate -divider serial
# add wave -noupdate /main/sel
# add wave -noupdate /main/baudrate
# add wave -noupdate /main/tx
# add wave -noupdate /main/parity_mode_out
# add wave -noupdate /main/paridade
# add wave -noupdate /main/gerador_baudrate/line__36/cnt
# add wave -noupdate /main/led
# add wave -noupdate /main/led_clk
# add wave -noupdate /main/saved_sign
# add wave -noupdate /main/ascii_sign
# add wave -noupdate /main/ssd_sign
# add wave -noupdate /main/parity_sign
# add wave -noupdate /main/baud_rate_sign
# add wave -noupdate /main/led_sign
# add wave -noupdate /main/parity_mode_sign
# add wave -noupdate /main/serial2parallel_sign
# add wave -noupdate /main/main_rst
# add wave -noupdate /main/save
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {42000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {63 ns}
# 
# force -freeze sim:/main/a 1 0
# force -freeze sim:/main/b 0 0
# force -freeze sim:/main/c 1 0
# force -freeze sim:/main/d 0 0
# force -freeze sim:/main/e 1 0
# force -freeze sim:/main/f 1 0
# force -freeze sim:/main/g 0 0
# force -freeze sim:/main/main_rst_IN 0 0, 1 0.1 ns
# force -freeze sim:/main/sel 11 0
# force -freeze sim:/main/parity_mode 0 0
# force -freeze sim:/main/main_clk 1 0, 0 {0.5 ns} -r 1 ns
# force -freeze sim:/main/save_in 1 0, 0 1.8 ns, 1 24.5 ns
# run 60 ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/wave.do
