{
  "design": {
    "design_info": {
      "boundary_crc": "0xEB538CC0AD01BB49",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "zcu102_base_trd",
      "pfm_name": "vendor:lib:zcu102:1.0",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "dru_clk": {
        "const_vcc": "",
        "dru_ibufds_gt": "",
        "dru_ibufds_gt_odiv2": ""
      },
      "hdmi_input": {
        "frmbuf_wr_rst_gpio": "",
        "hdmi_hb_rx": "",
        "vpss_scaler_rst_gpio": "",
        "axi_data_fifo_0": "",
        "v_frmbuf_wr_0": "",
        "v_hdmi_rx_ss_0": "",
        "v_proc_ss_scaler": ""
      },
      "hdmi_output": {
        "hdmi_hb_tx": "",
        "v_mix_rst_gpio": "",
        "v_hdmi_tx_ss_0": "",
        "v_mix_0": "",
        "vcc_const": "",
        "xlconstant_0": ""
      },
      "interrupts0": "",
      "interrupts1": "",
      "mipi_csi2_rx": {
        "demosaic_rst_gpio": "",
        "frmbuf_wr_rst_gpio": "",
        "gamma_rst_gpio": "",
        "sensor_rst_gpio": "",
        "vpss_csc_rst_gpio": "",
        "vpss_scaler_rst_gpio": "",
        "axi_data_fifo_0": "",
        "axis_subset_converter_0": "",
        "mipi_csi2_rx_subsystem_0": "",
        "v_demosaic_0": "",
        "v_frmbuf_wr_0": "",
        "v_gamma_lut_0": "",
        "v_proc_ss_csc": "",
        "v_proc_ss_scaler": "",
        "vcc": ""
      },
      "platform_interrupts": "",
      "tpg_input": {
        "clk_mux_gpio": "",
        "clock_mux_0": "",
        "frmbuf_wr_rst_gpio": "",
        "tpg_rst_gpio": "",
        "axi_data_fifo_0": "",
        "v_frmbuf_wr_0": "",
        "v_tc_1": "",
        "v_tpg_1": "",
        "v_vid_in_axi4s_0": "",
        "zero_48bit": ""
      },
      "axi_apb_bridge_0": "",
      "axi_intc_0": "",
      "axi_interconnect_hp0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "s02_data_fifo": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "s03_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": ""
        },
        "s00_mmu": "",
        "s01_mmu": "",
        "s02_mmu": "",
        "s03_mmu": ""
      },
      "axi_interconnect_hp1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "s02_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": ""
        },
        "s00_mmu": "",
        "s01_mmu": "",
        "s02_mmu": ""
      },
      "axi_interconnect_hpm0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {
          "auto_cc": ""
        }
      },
      "axi_interconnect_hpm1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": ""
        },
        "m06_couplers": {
          "m06_regslice": ""
        },
        "m07_couplers": {
          "m07_regslice": ""
        },
        "m08_couplers": {
          "m08_regslice": ""
        },
        "m09_couplers": {
          "m09_regslice": ""
        }
      },
      "clk_wiz_1": "",
      "hdmi_ctl_iic": "",
      "proc_sys_reset_1": "",
      "sensor_iic": "",
      "vid_phy_controller_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "zynq_ultra_ps_e_0": "",
      "nv_small_64_v07_0": ""
    },
    "interface_ports": {
      "csi_mipi_phy_if": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "dru_clk_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "hdmi_ctl_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_rx_ddc_out": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_tx_ddc_out": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "sensor_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "hdmi_rx_det_in": {
        "direction": "I"
      },
      "hdmi_rx_hb_led": {
        "direction": "O"
      },
      "hdmi_rx_hpd_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_tx_en_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_tx_hb_led": {
        "direction": "O"
      },
      "hdmi_tx_locked_led": {
        "direction": "O"
      },
      "hdmi_tx_hpd_in": {
        "direction": "I"
      },
      "si5324_clk_n_in": {
        "direction": "I"
      },
      "si5324_clk_p_in": {
        "direction": "I"
      },
      "hdmi_rx_clk_n_in": {
        "direction": "I"
      },
      "hdmi_rx_clk_p_in": {
        "direction": "I"
      },
      "sensor_gpio_rst": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_rx_dat_n_in": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "hdmi_rx_dat_p_in": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "si5324_rst_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "si5324_lol_in": {
        "direction": "I"
      },
      "sensor_gpio_spi_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "sensor_gpio_flash": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_tx_dat_n_out": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "hdmi_tx_dat_p_out": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "hdmi_tx_clk_n_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zcu102_base_trd_vid_phy_controller_0_0_tx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "hdmi_tx_clk_p_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zcu102_base_trd_vid_phy_controller_0_0_tx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "dru_clk": {
        "interface_ports": {
          "CLK_IN_D": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "BUFG_GT_O": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IBUF_OUT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "const_vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "zcu102_base_trd_const_vcc_0"
          },
          "dru_ibufds_gt": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "zcu102_base_trd_dru_ibufds_gt_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "dru_ibufds_gt_odiv2": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "zcu102_base_trd_dru_ibufds_gt_odiv2_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "BUFG_GT"
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_2": {
            "interface_ports": [
              "CLK_IN_D",
              "dru_ibufds_gt/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "const_vcc_dout": {
            "ports": [
              "const_vcc/dout",
              "dru_ibufds_gt_odiv2/BUFG_GT_CE"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "dru_ibufds_gt/IBUF_DS_ODIV2",
              "dru_ibufds_gt_odiv2/BUFG_GT_I"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "dru_ibufds_gt/IBUF_OUT",
              "IBUF_OUT"
            ]
          },
          "util_ds_buf_1_BUFG_GT_O": {
            "ports": [
              "dru_ibufds_gt_odiv2/BUFG_GT_O",
              "BUFG_GT_O"
            ]
          }
        }
      },
      "hdmi_input": {
        "interface_ports": {
          "DDC_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "LINK_DATA0_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SB_STATUS_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "cable_detect": {
            "direction": "I"
          },
          "clk_50mhz": {
            "type": "clk",
            "direction": "I"
          },
          "hdmi_hb": {
            "direction": "O"
          },
          "hpd": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_cpu_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "s_axis_video_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "video_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "frmbuf_wr_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_frmbuf_wr_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "10"
              },
              "DIN_TO": {
                "value": "10"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "hdmi_hb_rx": {
            "vlnv": "xilinx.com:user:hdmi_hb:1.0",
            "xci_name": "zcu102_base_trd_hdmi_hb_rx_0"
          },
          "vpss_scaler_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_vpss_scaler_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "9"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
            "xci_name": "zcu102_base_trd_axi_data_fifo_0_0",
            "parameters": {
              "WRITE_FIFO_DELAY": {
                "value": "1"
              },
              "WRITE_FIFO_DEPTH": {
                "value": "512"
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.1",
            "xci_name": "zcu102_base_trd_v_frmbuf_wr_0_0",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "128"
              },
              "HAS_RGB8": {
                "value": "0"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "1"
              },
              "HAS_Y8": {
                "value": "1"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "1"
              },
              "HAS_Y_UV8": {
                "value": "0"
              },
              "HAS_Y_UV8_420": {
                "value": "0"
              },
              "MAX_NR_PLANES": {
                "value": "1"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_hdmi_rx_ss_0": {
            "vlnv": "xilinx.com:ip:v_hdmi_rx_ss:3.1",
            "xci_name": "zcu102_base_trd_v_hdmi_rx_ss_0_0",
            "parameters": {
              "C_CD_INVERT": {
                "value": "true"
              },
              "C_INCLUDE_YUV420_SUP": {
                "value": "true"
              },
              "C_INPUT_PIXELS_PER_CLOCK": {
                "value": "2"
              }
            },
            "interface_ports": {
              "LINK_DATA0_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_CPU_IN"
              },
              "AUDIO_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "DDC_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "VIDEO_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_CPU_IN": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "reg0;/v_hdmi_rx/CPU_IN/reg0;xilinx.com:ip:v_hdmi_rx:3.0;/v_hdmi_rx;CPU_IN;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "v_proc_ss_scaler": {
            "vlnv": "xilinx.com:ip:v_proc_ss:2.0",
            "xci_name": "zcu102_base_trd_v_proc_ss_scaler_0",
            "parameters": {
              "C_COLORSPACE_SUPPORT": {
                "value": "0"
              },
              "C_ENABLE_CSC": {
                "value": "true"
              },
              "C_H_SCALER_TAPS": {
                "value": "8"
              },
              "C_MAX_DATA_WIDTH": {
                "value": "8"
              },
              "C_SAMPLES_PER_CLK": {
                "value": "2"
              },
              "C_TOPOLOGY": {
                "value": "0"
              },
              "C_V_SCALER_TAPS": {
                "value": "8"
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "s_axi_ctrl"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_ctrl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "256K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_hsc_Reg;/hsc/s_axi_CTRL/Reg;xilinx.com:ip:v_hscaler:1.0;/hsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        },
                        "SEG_reset_sel_axis_Reg;/reset_sel_axis/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/reset_sel_axis;S_AXI;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        },
                        "SEG_vsc_Reg;/vsc/s_axi_CTRL/Reg;xilinx.com:ip:v_vscaler:1.0;/vsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x20000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn5": {
            "interface_ports": [
              "LINK_DATA1_IN",
              "v_hdmi_rx_ss_0/LINK_DATA1_IN"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "LINK_DATA2_IN",
              "v_hdmi_rx_ss_0/LINK_DATA2_IN"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "SB_STATUS_IN",
              "v_hdmi_rx_ss_0/SB_STATUS_IN",
              "hdmi_hb_rx/status_sb"
            ]
          },
          "v_hdmi_rx_ss_0_VIDEO_OUT": {
            "interface_ports": [
              "v_hdmi_rx_ss_0/VIDEO_OUT",
              "v_proc_ss_scaler/s_axis"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "LINK_DATA0_IN",
              "v_hdmi_rx_ss_0/LINK_DATA0_IN"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "DDC_OUT",
              "v_hdmi_rx_ss_0/DDC_OUT"
            ]
          },
          "axi_data_fifo_m_axi": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_data_fifo_0/M_AXI"
            ]
          },
          "v_frmbuf_wr_0_m_axi_mm_video": {
            "interface_ports": [
              "axi_data_fifo_0/S_AXI",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "v_proc_ss_scaler_m_axis": {
            "interface_ports": [
              "v_frmbuf_wr_0/s_axis_video",
              "v_proc_ss_scaler/m_axis"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_CTRL",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_CPU_IN",
              "v_hdmi_rx_ss_0/S_AXI_CPU_IN"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s_axi_ctrl1",
              "v_proc_ss_scaler/s_axi_ctrl"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "frmbuf_wr_rst_gpio/Din",
              "vpss_scaler_rst_gpio/Din"
            ]
          },
          "cable_detect_1": {
            "ports": [
              "cable_detect",
              "v_hdmi_rx_ss_0/cable_detect"
            ]
          },
          "clk_75mhz": {
            "ports": [
              "clk_50mhz",
              "hdmi_hb_rx/status_sb_aclk",
              "v_hdmi_rx_ss_0/s_axi_cpu_aclk",
              "v_hdmi_rx_ss_0/s_axis_audio_aclk"
            ]
          },
          "frmbuf_wr_rst_gpio_Dout": {
            "ports": [
              "frmbuf_wr_rst_gpio/Dout",
              "axi_data_fifo_0/aresetn",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          },
          "hdmi_hb_rx_hdmi_hb": {
            "ports": [
              "hdmi_hb_rx/hdmi_hb",
              "hdmi_hb"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "hdmi_hb_rx/link_clk",
              "v_hdmi_rx_ss_0/link_clk"
            ]
          },
          "m_axi_s2mm_aclk_1": {
            "ports": [
              "m_axi_s2mm_aclk",
              "axi_data_fifo_0/aclk",
              "v_frmbuf_wr_0/ap_clk",
              "v_hdmi_rx_ss_0/s_axis_video_aclk",
              "v_proc_ss_scaler/aclk_axis",
              "v_proc_ss_scaler/aclk_ctrl"
            ]
          },
          "s_axi_cpu_aresetn_1": {
            "ports": [
              "s_axi_cpu_aresetn",
              "v_hdmi_rx_ss_0/s_axi_cpu_aresetn"
            ]
          },
          "s_axis_video_aresetn_1": {
            "ports": [
              "s_axis_video_aresetn",
              "v_hdmi_rx_ss_0/s_axis_video_aresetn"
            ]
          },
          "v_frmbuf_wr_0_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "s2mm_introut"
            ]
          },
          "v_hdmi_rx_ss_0_hpd": {
            "ports": [
              "v_hdmi_rx_ss_0/hpd",
              "hpd"
            ]
          },
          "v_hdmi_rx_ss_0_irq": {
            "ports": [
              "v_hdmi_rx_ss_0/irq",
              "irq"
            ]
          },
          "video_clk_1": {
            "ports": [
              "video_clk",
              "v_hdmi_rx_ss_0/video_clk"
            ]
          },
          "vpss_scaler_rst_gpio_Dout": {
            "ports": [
              "vpss_scaler_rst_gpio/Dout",
              "v_proc_ss_scaler/aresetn_ctrl"
            ]
          }
        }
      },
      "hdmi_output": {
        "interface_ports": {
          "DDC_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "LINK_DATA0_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SB_STATUS_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "hdmi_hb": {
            "direction": "O"
          },
          "hpd": {
            "direction": "I"
          },
          "interrupt1": {
            "type": "intr",
            "direction": "O"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          },
          "s_axi_cpu_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "s_axis_audio_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_video_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "video_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "hdmi_hb_tx": {
            "vlnv": "xilinx.com:user:hdmi_hb:1.0",
            "xci_name": "zcu102_base_trd_hdmi_hb_tx_0"
          },
          "v_mix_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_v_mix_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "v_hdmi_tx_ss_0": {
            "vlnv": "xilinx.com:ip:v_hdmi_tx_ss:3.1",
            "xci_name": "zcu102_base_trd_v_hdmi_tx_ss_0_0",
            "parameters": {
              "C_INPUT_PIXELS_PER_CLOCK": {
                "value": "2"
              },
              "C_MAX_BITS_PER_COMPONENT": {
                "value": "8"
              },
              "C_VID_INTERFACE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "LINK_DATA0_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "DDC_OUT": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_CPU_IN"
              },
              "AUDIO_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "VIDEO_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_CPU_IN": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "128K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "reg0;/v_hdmi_tx/S_AXI/reg0;xilinx.com:ip:v_hdmi_tx:3.0;/v_hdmi_tx;S_AXI;NONE;NONE": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        },
                        "reg1;/v_tc/ctrl/Reg;xilinx.com:ip:v_tc:6.1;/v_tc;ctrl;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "v_mix_0": {
            "vlnv": "xilinx.com:ip:v_mix:3.0",
            "xci_name": "zcu102_base_trd_v_mix_0_0",
            "parameters": {
              "AXIMM_NUM_OUTSTANDING": {
                "value": "16"
              },
              "LAYER1_ALPHA": {
                "value": "true"
              },
              "LAYER1_VIDEO_FORMAT": {
                "value": "12"
              },
              "LAYER2_ALPHA": {
                "value": "true"
              },
              "LAYER2_VIDEO_FORMAT": {
                "value": "12"
              },
              "LAYER3_ALPHA": {
                "value": "true"
              },
              "LAYER3_VIDEO_FORMAT": {
                "value": "28"
              },
              "LAYER4_VIDEO_FORMAT": {
                "value": "26"
              },
              "LOGO_LAYER": {
                "value": "false"
              },
              "NR_LAYERS": {
                "value": "5"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              },
              "VIDEO_FORMAT": {
                "value": "0"
              }
            }
          },
          "vcc_const": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "zcu102_base_trd_vcc_const_0"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "zcu102_base_trd_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "48"
              }
            }
          }
        },
        "interface_nets": {
          "Conn5": {
            "interface_ports": [
              "m_axi_mm_video2",
              "v_mix_0/m_axi_mm_video2"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s_axi_CTRL1",
              "v_mix_0/s_axi_CTRL"
            ]
          },
          "v_mix_0_m_axis_video": {
            "interface_ports": [
              "v_hdmi_tx_ss_0/VIDEO_IN",
              "v_mix_0/m_axis_video"
            ]
          },
          "vid_phy_controller_0_vid_phy_status_sb_tx": {
            "interface_ports": [
              "SB_STATUS_IN",
              "v_hdmi_tx_ss_0/SB_STATUS_IN",
              "hdmi_hb_tx/status_sb"
            ]
          },
          "v_hdmi_tx_ss_0_LINK_DATA2_OUT": {
            "interface_ports": [
              "LINK_DATA2_OUT",
              "v_hdmi_tx_ss_0/LINK_DATA2_OUT"
            ]
          },
          "v_hdmi_tx_ss_0_DDC_OUT": {
            "interface_ports": [
              "DDC_OUT",
              "v_hdmi_tx_ss_0/DDC_OUT"
            ]
          },
          "v_hdmi_tx_ss_0_LINK_DATA0_OUT": {
            "interface_ports": [
              "LINK_DATA0_OUT",
              "v_hdmi_tx_ss_0/LINK_DATA0_OUT"
            ]
          },
          "v_hdmi_tx_ss_0_LINK_DATA1_OUT": {
            "interface_ports": [
              "LINK_DATA1_OUT",
              "v_hdmi_tx_ss_0/LINK_DATA1_OUT"
            ]
          },
          "axi_interconnect_hpm0_M02_AXI": {
            "interface_ports": [
              "S_AXI_CPU_IN",
              "v_hdmi_tx_ss_0/S_AXI_CPU_IN"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "m_axi_mm_video1",
              "v_mix_0/m_axi_mm_video1"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "m_axi_mm_video3",
              "v_mix_0/m_axi_mm_video3"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m_axi_mm_video4",
              "v_mix_0/m_axi_mm_video4"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "v_mix_rst_gpio/Din"
            ]
          },
          "Net": {
            "ports": [
              "ap_clk",
              "v_hdmi_tx_ss_0/s_axis_video_aclk",
              "v_mix_0/ap_clk"
            ]
          },
          "clk_50mhz": {
            "ports": [
              "s_axis_audio_aclk",
              "hdmi_hb_tx/status_sb_aclk",
              "v_hdmi_tx_ss_0/s_axi_cpu_aclk",
              "v_hdmi_tx_ss_0/s_axis_audio_aclk"
            ]
          },
          "hdmi_hb_tx_hdmi_hb": {
            "ports": [
              "hdmi_hb_tx/hdmi_hb",
              "hdmi_hb"
            ]
          },
          "hpd_1": {
            "ports": [
              "hpd",
              "v_hdmi_tx_ss_0/hpd"
            ]
          },
          "proc_sys_reset_clk50_peripheral_aresetn": {
            "ports": [
              "s_axi_cpu_aresetn",
              "v_hdmi_tx_ss_0/s_axi_cpu_aresetn"
            ]
          },
          "s_axis_video_aresetn_1": {
            "ports": [
              "s_axis_video_aresetn",
              "v_hdmi_tx_ss_0/s_axis_video_aresetn"
            ]
          },
          "v_hdmi_tx_ss_0_irq": {
            "ports": [
              "v_hdmi_tx_ss_0/irq",
              "irq"
            ]
          },
          "v_hdmi_tx_ss_0_locked": {
            "ports": [
              "v_hdmi_tx_ss_0/locked",
              "locked"
            ]
          },
          "v_mix_0_interrupt": {
            "ports": [
              "v_mix_0/interrupt",
              "interrupt1"
            ]
          },
          "v_mix_rst_gpio_Dout": {
            "ports": [
              "v_mix_rst_gpio/Dout",
              "v_mix_0/ap_rst_n"
            ]
          },
          "vcc_const_dout": {
            "ports": [
              "vcc_const/dout",
              "dout"
            ]
          },
          "vid_phy_controller_0_tx_video_clk": {
            "ports": [
              "video_clk",
              "v_hdmi_tx_ss_0/video_clk"
            ]
          },
          "vid_phy_controller_0_txoutclk": {
            "ports": [
              "link_clk",
              "hdmi_hb_tx/link_clk",
              "v_hdmi_tx_ss_0/link_clk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "v_mix_0/s_axis_video_TVALID",
              "v_mix_0/s_axis_video_TDATA"
            ]
          }
        }
      },
      "interrupts0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "zcu102_base_trd_interrupts0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "interrupts1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "zcu102_base_trd_interrupts1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "mipi_csi2_rx": {
        "interface_ports": {
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "csirxss_s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mipi_phy_if_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "s_axi_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "csirxss_csi_irq": {
            "type": "intr",
            "direction": "O"
          },
          "dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dphy_clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "video_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "demosaic_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_demosaic_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "frmbuf_wr_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_frmbuf_wr_rst_gpio_1",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "gamma_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_gamma_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "sensor_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_sensor_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "12"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "vpss_csc_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_vpss_csc_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "vpss_scaler_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_vpss_scaler_rst_gpio_1",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
            "xci_name": "zcu102_base_trd_axi_data_fifo_0_1",
            "parameters": {
              "WRITE_FIFO_DELAY": {
                "value": "1"
              },
              "WRITE_FIFO_DEPTH": {
                "value": "512"
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "zcu102_base_trd_axis_subset_converter_0_0",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "TDATA_REMAP": {
                "value": "tdata[19:12],tdata[9:2]"
              },
              "TDEST_REMAP": {
                "value": "tdest[9:0]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "mipi_csi2_rx_subsystem_0": {
            "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:4.0",
            "xci_name": "zcu102_base_trd_mipi_csi2_rx_subsystem_0_0",
            "parameters": {
              "CLK_LANE_IO_LOC": {
                "value": "Y4"
              },
              "CMN_INC_IIC": {
                "value": "false"
              },
              "CMN_NUM_LANES": {
                "value": "4"
              },
              "CMN_NUM_PIXELS": {
                "value": "2"
              },
              "CMN_PROJ_FAMILY": {
                "value": "1"
              },
              "CMN_PXL_FORMAT": {
                "value": "RAW10"
              },
              "CMN_VC": {
                "value": "All"
              },
              "CSI_BUF_DEPTH": {
                "value": "4096"
              },
              "C_CLK_LANE_IO_POSITION": {
                "value": "26"
              },
              "C_CSI_EN_ACTIVELANES": {
                "value": "true"
              },
              "C_CSI_FILTER_USERDATATYPE": {
                "value": "true"
              },
              "C_DATA_LANE0_IO_POSITION": {
                "value": "30"
              },
              "C_DATA_LANE1_IO_POSITION": {
                "value": "32"
              },
              "C_DATA_LANE2_IO_POSITION": {
                "value": "34"
              },
              "C_DATA_LANE3_IO_POSITION": {
                "value": "36"
              },
              "C_DPHY_LANES": {
                "value": "4"
              },
              "C_EN_BG0_PIN0": {
                "value": "false"
              },
              "C_EN_BG1_PIN0": {
                "value": "false"
              },
              "C_EN_BG3_PIN0": {
                "value": "false"
              },
              "C_HS_LINE_RATE": {
                "value": "1440"
              },
              "C_HS_SETTLE_NS": {
                "value": "141"
              },
              "DATA_LANE0_IO_LOC": {
                "value": "W5"
              },
              "DATA_LANE1_BYTE": {
                "value": "All_Byte"
              },
              "DATA_LANE1_IO_LOC": {
                "value": "AB4"
              },
              "DATA_LANE2_BYTE": {
                "value": "All_Byte"
              },
              "DATA_LANE2_IO_LOC": {
                "value": "V4"
              },
              "DATA_LANE3_BYTE": {
                "value": "All_Byte"
              },
              "DATA_LANE3_IO_LOC": {
                "value": "U5"
              },
              "DPY_EN_REG_IF": {
                "value": "false"
              },
              "DPY_LINE_RATE": {
                "value": "1440"
              },
              "HP_IO_BANK_SELECTION": {
                "value": "66"
              },
              "SupportLevel": {
                "value": "1"
              }
            },
            "interface_ports": {
              "mipi_phy_if": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "csirxss_s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "csirxss_s_axi"
              },
              "video_out": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "csirxss_s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "rx;/rx/s_axi/reg0;xilinx.com:ip:mipi_csi2_rx_ctrl:1.0;/rx;s_axi;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "v_demosaic_0": {
            "vlnv": "xilinx.com:ip:v_demosaic:1.0",
            "xci_name": "zcu102_base_trd_v_demosaic_0_0",
            "parameters": {
              "ENABLE_ZIPPER_REMOVAL": {
                "value": "false"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.1",
            "xci_name": "zcu102_base_trd_v_frmbuf_wr_0_1",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "128"
              },
              "HAS_RGB8": {
                "value": "0"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "1"
              },
              "HAS_Y8": {
                "value": "1"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "1"
              },
              "HAS_Y_UV8": {
                "value": "0"
              },
              "HAS_Y_UV8_420": {
                "value": "0"
              },
              "MAX_NR_PLANES": {
                "value": "1"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_gamma_lut_0": {
            "vlnv": "xilinx.com:ip:v_gamma_lut:1.0",
            "xci_name": "zcu102_base_trd_v_gamma_lut_0_0",
            "parameters": {
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_proc_ss_csc": {
            "vlnv": "xilinx.com:ip:v_proc_ss:2.0",
            "xci_name": "zcu102_base_trd_v_proc_ss_csc_0",
            "parameters": {
              "C_COLORSPACE_SUPPORT": {
                "value": "2"
              },
              "C_CSC_ENABLE_WINDOW": {
                "value": "false"
              },
              "C_MAX_DATA_WIDTH": {
                "value": "8"
              },
              "C_SAMPLES_PER_CLK": {
                "value": "2"
              },
              "C_TOPOLOGY": {
                "value": "3"
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "s_axi_ctrl"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_ctrl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_csc_Reg;/csc/s_axi_CTRL/Reg;xilinx.com:ip:v_csc:1.0;/csc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "v_proc_ss_scaler": {
            "vlnv": "xilinx.com:ip:v_proc_ss:2.0",
            "xci_name": "zcu102_base_trd_v_proc_ss_scaler_1",
            "parameters": {
              "C_COLORSPACE_SUPPORT": {
                "value": "1"
              },
              "C_ENABLE_CSC": {
                "value": "true"
              },
              "C_H_SCALER_TAPS": {
                "value": "8"
              },
              "C_MAX_DATA_WIDTH": {
                "value": "8"
              },
              "C_SAMPLES_PER_CLK": {
                "value": "2"
              },
              "C_TOPOLOGY": {
                "value": "0"
              },
              "C_V_SCALER_TAPS": {
                "value": "8"
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "s_axi_ctrl"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_ctrl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "256K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_hsc_Reg;/hsc/s_axi_CTRL/Reg;xilinx.com:ip:v_hscaler:1.0;/hsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        },
                        "SEG_reset_sel_axis_Reg;/reset_sel_axis/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/reset_sel_axis;S_AXI;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        },
                        "SEG_vsc_Reg;/vsc/s_axi_CTRL/Reg;xilinx.com:ip:v_vscaler:1.0;/vsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x20000",
                          "range": "64K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "zcu102_base_trd_vcc_0"
          }
        },
        "interface_nets": {
          "v_proc_ss_0_m_axis": {
            "interface_ports": [
              "v_frmbuf_wr_0/s_axis_video",
              "v_proc_ss_scaler/m_axis"
            ]
          },
          "v_demosaic_0_m_axis_video": {
            "interface_ports": [
              "v_demosaic_0/m_axis_video",
              "v_gamma_lut_0/s_axis_video"
            ]
          },
          "axi_data_fifo_0_M_AXI": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_data_fifo_0/M_AXI"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "v_demosaic_0/s_axis_video"
            ]
          },
          "v_proc_ss_1_m_axis": {
            "interface_ports": [
              "v_proc_ss_csc/m_axis",
              "v_proc_ss_scaler/s_axis"
            ]
          },
          "v_frmbuf_wr_0_m_axi_mm_video": {
            "interface_ports": [
              "axi_data_fifo_0/S_AXI",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "mipi_csi2_rx_subsystem_0_video_out": {
            "interface_ports": [
              "axis_subset_converter_0/S_AXIS",
              "mipi_csi2_rx_subsystem_0/video_out"
            ]
          },
          "v_gamma_lut_0_m_axis_video": {
            "interface_ports": [
              "v_gamma_lut_0/m_axis_video",
              "v_proc_ss_csc/s_axis"
            ]
          },
          "axi_interconnect_hpm0_M05_AXI": {
            "interface_ports": [
              "csirxss_s_axi",
              "mipi_csi2_rx_subsystem_0/csirxss_s_axi"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "mipi_phy_if_0",
              "mipi_csi2_rx_subsystem_0/mipi_phy_if"
            ]
          },
          "ctrl_1": {
            "interface_ports": [
              "ctrl",
              "v_demosaic_0/s_axi_CTRL"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s_axi_CTRL2",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_CTRL1",
              "v_gamma_lut_0/s_axi_CTRL"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "s_axi_ctrl3",
              "v_proc_ss_csc/s_axi_ctrl"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axi_ctrl",
              "v_proc_ss_scaler/s_axi_ctrl"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "demosaic_rst_gpio/Din",
              "frmbuf_wr_rst_gpio/Din",
              "gamma_rst_gpio/Din",
              "sensor_rst_gpio/Din",
              "vpss_csc_rst_gpio/Din",
              "vpss_scaler_rst_gpio/Din"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "video_aresetn",
              "axis_subset_converter_0/aresetn",
              "mipi_csi2_rx_subsystem_0/video_aresetn"
            ]
          },
          "clk_150mhz": {
            "ports": [
              "m_axi_s2mm_aclk",
              "axi_data_fifo_0/aclk",
              "axis_subset_converter_0/aclk",
              "mipi_csi2_rx_subsystem_0/video_aclk",
              "v_demosaic_0/ap_clk",
              "v_frmbuf_wr_0/ap_clk",
              "v_gamma_lut_0/ap_clk",
              "v_proc_ss_csc/aclk",
              "v_proc_ss_scaler/aclk_axis",
              "v_proc_ss_scaler/aclk_ctrl"
            ]
          },
          "clk_50mhz": {
            "ports": [
              "s_axi_lite_aclk",
              "mipi_csi2_rx_subsystem_0/lite_aclk"
            ]
          },
          "clk_wiz_0_clk_out3": {
            "ports": [
              "dphy_clk_200M",
              "mipi_csi2_rx_subsystem_0/dphy_clk_200M"
            ]
          },
          "demosaic_rst_gpio_Dout": {
            "ports": [
              "demosaic_rst_gpio/Dout",
              "v_demosaic_0/ap_rst_n"
            ]
          },
          "frmbuf_wr_rst_gpio1_Dout": {
            "ports": [
              "vpss_scaler_rst_gpio/Dout",
              "v_proc_ss_scaler/aresetn_ctrl"
            ]
          },
          "gamma_rst_gpio_Dout": {
            "ports": [
              "gamma_rst_gpio/Dout",
              "v_gamma_lut_0/ap_rst_n"
            ]
          },
          "mipi_csi2_rx_subsystem_0_csirxss_csi_irq": {
            "ports": [
              "mipi_csi2_rx_subsystem_0/csirxss_csi_irq",
              "csirxss_csi_irq"
            ]
          },
          "proc_sys_reset_clk50_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "mipi_csi2_rx_subsystem_0/lite_aresetn"
            ]
          },
          "sensor_rst_gpio_Dout": {
            "ports": [
              "sensor_rst_gpio/Dout",
              "Dout"
            ]
          },
          "tpg_rst_gpio_Dout": {
            "ports": [
              "frmbuf_wr_rst_gpio/Dout",
              "axi_data_fifo_0/aresetn",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          },
          "v_frmbuf_wr_0_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "s2mm_introut"
            ]
          },
          "vcc_dout": {
            "ports": [
              "vcc/dout",
              "dout1"
            ]
          },
          "vpss_csc_rst_gpio_Dout": {
            "ports": [
              "vpss_csc_rst_gpio/Dout",
              "v_proc_ss_csc/aresetn"
            ]
          }
        }
      },
      "platform_interrupts": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "zcu102_base_trd_platform_interrupts_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "11"
          }
        }
      },
      "tpg_input": {
        "interface_ports": {
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "clk_in_1": {
            "direction": "I"
          },
          "clk_in_2": {
            "direction": "I"
          },
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "clk_mux_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_clk_mux_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "clock_mux_0": {
            "vlnv": "xilinx.com:user:clock_mux:2.0",
            "xci_name": "zcu102_base_trd_clock_mux_0_0"
          },
          "frmbuf_wr_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_frmbuf_wr_rst_gpio_2",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "tpg_rst_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "zcu102_base_trd_tpg_rst_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
            "xci_name": "zcu102_base_trd_axi_data_fifo_0_2",
            "parameters": {
              "WRITE_FIFO_DELAY": {
                "value": "1"
              },
              "WRITE_FIFO_DEPTH": {
                "value": "512"
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.1",
            "xci_name": "zcu102_base_trd_v_frmbuf_wr_0_2",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "128"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "128"
              },
              "HAS_RGB8": {
                "value": "0"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "1"
              },
              "HAS_Y8": {
                "value": "1"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "1"
              },
              "HAS_Y_UV8": {
                "value": "0"
              },
              "HAS_Y_UV8_420": {
                "value": "0"
              },
              "MAX_NR_PLANES": {
                "value": "1"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_tc_1": {
            "vlnv": "xilinx.com:ip:v_tc:6.1",
            "xci_name": "zcu102_base_trd_v_tc_1_0",
            "parameters": {
              "VIDEO_MODE": {
                "value": "1080p"
              },
              "enable_detection": {
                "value": "false"
              },
              "max_clocks_per_line": {
                "value": "8192"
              },
              "max_lines_per_frame": {
                "value": "8192"
              },
              "vertical_blank_generation": {
                "value": "true"
              }
            }
          },
          "v_tpg_1": {
            "vlnv": "xilinx.com:ip:v_tpg:8.0",
            "xci_name": "zcu102_base_trd_v_tpg_1_0",
            "parameters": {
              "HAS_AXI4S_SLAVE": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "3840"
              },
              "MAX_ROWS": {
                "value": "2160"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "zcu102_base_trd_v_vid_in_axi4s_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "5"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_M_AXIS_VIDEO_FORMAT": {
                "value": "2"
              },
              "C_PIXELS_PER_CLOCK": {
                "value": "2"
              }
            }
          },
          "zero_48bit": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "zcu102_base_trd_zero_48bit_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "48"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_gp0_M00_AXI": {
            "interface_ports": [
              "ctrl1",
              "v_tc_1/ctrl"
            ]
          },
          "axi_interconnect_gp0_M04_AXI": {
            "interface_ports": [
              "ctrl",
              "v_tpg_1/s_axi_CTRL"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axi_CTRL",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "v_frmbuf_wr_0_m_axi_mm_video": {
            "interface_ports": [
              "axi_data_fifo_0/S_AXI",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "v_tpg_1_m_axis_video": {
            "interface_ports": [
              "v_frmbuf_wr_0/s_axis_video",
              "v_tpg_1/m_axis_video"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_tpg_1/s_axis_video",
              "v_vid_in_axi4s_0/video_out"
            ]
          },
          "axi_fifo_0_M_AXI": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_data_fifo_0/M_AXI"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "clk_mux_gpio/Din",
              "frmbuf_wr_rst_gpio/Din",
              "tpg_rst_gpio/Din"
            ]
          },
          "clk_50mhz": {
            "ports": [
              "s_axi_aclk",
              "v_tc_1/s_axi_aclk"
            ]
          },
          "clk_in_1_1": {
            "ports": [
              "clk_in_1",
              "clock_mux_0/clk_in_1"
            ]
          },
          "clk_in_2_1": {
            "ports": [
              "clk_in_2",
              "clock_mux_0/clk_in_2"
            ]
          },
          "fmc_hdmi_input_clk_out": {
            "ports": [
              "clock_mux_0/clk_out",
              "v_tc_1/clk",
              "v_vid_in_axi4s_0/vid_io_in_clk"
            ]
          },
          "frmbuf_wr_rst_gpio_Dout": {
            "ports": [
              "frmbuf_wr_rst_gpio/Dout",
              "axi_data_fifo_0/aresetn",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          },
          "m_axi_s2mm_aclk_1": {
            "ports": [
              "m_axi_s2mm_aclk",
              "axi_data_fifo_0/aclk",
              "v_frmbuf_wr_0/ap_clk",
              "v_tpg_1/ap_clk",
              "v_vid_in_axi4s_0/aclk"
            ]
          },
          "tpg_rst_gpio_Dout": {
            "ports": [
              "tpg_rst_gpio/Dout",
              "v_tpg_1/ap_rst_n"
            ]
          },
          "v_frmbuf_wr_0_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "s2mm_introut"
            ]
          },
          "v_mix_rst_gpio_Dout": {
            "ports": [
              "clk_mux_gpio/Dout",
              "clock_mux_0/sel"
            ]
          },
          "v_tc_1_active_video_out": {
            "ports": [
              "v_tc_1/active_video_out",
              "v_vid_in_axi4s_0/vid_active_video"
            ]
          },
          "v_tc_1_hblank_out": {
            "ports": [
              "v_tc_1/hblank_out",
              "v_vid_in_axi4s_0/vid_hblank"
            ]
          },
          "v_tc_1_hsync_out": {
            "ports": [
              "v_tc_1/hsync_out",
              "v_vid_in_axi4s_0/vid_hsync"
            ]
          },
          "v_tc_1_vblank_out": {
            "ports": [
              "v_tc_1/vblank_out",
              "v_vid_in_axi4s_0/vid_vblank"
            ]
          },
          "v_tc_1_vsync_out": {
            "ports": [
              "v_tc_1/vsync_out",
              "v_vid_in_axi4s_0/vid_vsync"
            ]
          },
          "zero_24bit_dout": {
            "ports": [
              "zero_48bit/dout",
              "v_vid_in_axi4s_0/vid_data"
            ]
          }
        }
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "zcu102_base_trd_axi_apb_bridge_0_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          },
          "C_S_AXI_RNG10_BASEADDR": {
            "value": "0x0000000090000000"
          },
          "C_S_AXI_RNG10_HIGHADDR": {
            "value": "0x000000009FFFFFFF"
          },
          "C_S_AXI_RNG11_BASEADDR": {
            "value": "0x00000000A0000000"
          },
          "C_S_AXI_RNG11_HIGHADDR": {
            "value": "0x00000000AFFFFFFF"
          },
          "C_S_AXI_RNG12_BASEADDR": {
            "value": "0x00000000B0000000"
          },
          "C_S_AXI_RNG12_HIGHADDR": {
            "value": "0x00000000BFFFFFFF"
          },
          "C_S_AXI_RNG13_BASEADDR": {
            "value": "0x00000000C0000000"
          },
          "C_S_AXI_RNG13_HIGHADDR": {
            "value": "0x00000000CFFFFFFF"
          },
          "C_S_AXI_RNG14_BASEADDR": {
            "value": "0x00000000D0000000"
          },
          "C_S_AXI_RNG14_HIGHADDR": {
            "value": "0x00000000DFFFFFFF"
          },
          "C_S_AXI_RNG15_BASEADDR": {
            "value": "0x00000000E0000000"
          },
          "C_S_AXI_RNG15_HIGHADDR": {
            "value": "0x00000000EFFFFFFF"
          },
          "C_S_AXI_RNG16_BASEADDR": {
            "value": "0x00000000F0000000"
          },
          "C_S_AXI_RNG16_HIGHADDR": {
            "value": "0x00000000FFFFFFFF"
          },
          "C_S_AXI_RNG2_BASEADDR": {
            "value": "0x0000000010000000"
          },
          "C_S_AXI_RNG2_HIGHADDR": {
            "value": "0x000000001FFFFFFF"
          },
          "C_S_AXI_RNG3_BASEADDR": {
            "value": "0x0000000020000000"
          },
          "C_S_AXI_RNG3_HIGHADDR": {
            "value": "0x000000002FFFFFFF"
          },
          "C_S_AXI_RNG4_BASEADDR": {
            "value": "0x0000000030000000"
          },
          "C_S_AXI_RNG4_HIGHADDR": {
            "value": "0x000000003FFFFFFF"
          },
          "C_S_AXI_RNG5_BASEADDR": {
            "value": "0x0000000040000000"
          },
          "C_S_AXI_RNG5_HIGHADDR": {
            "value": "0x000000004FFFFFFF"
          },
          "C_S_AXI_RNG6_BASEADDR": {
            "value": "0x0000000050000000"
          },
          "C_S_AXI_RNG6_HIGHADDR": {
            "value": "0x000000005FFFFFFF"
          },
          "C_S_AXI_RNG7_BASEADDR": {
            "value": "0x0000000060000000"
          },
          "C_S_AXI_RNG7_HIGHADDR": {
            "value": "0x000000006FFFFFFF"
          },
          "C_S_AXI_RNG8_BASEADDR": {
            "value": "0x0000000070000000"
          },
          "C_S_AXI_RNG8_HIGHADDR": {
            "value": "0x000000007FFFFFFF"
          },
          "C_S_AXI_RNG9_BASEADDR": {
            "value": "0x0000000080000000"
          },
          "C_S_AXI_RNG9_HIGHADDR": {
            "value": "0x000000008FFFFFFF"
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "zcu102_base_trd_axi_intc_0_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_hp0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zcu102_base_trd_axi_interconnect_hp0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "1"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_REGSLICE": {
            "value": "1"
          },
          "S05_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S05_HAS_REGSLICE": {
            "value": "1"
          },
          "S06_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S06_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zcu102_base_trd_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s00_regslice_2"
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s00_data_fifo_1"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s01_regslice_1"
              },
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s01_data_fifo_1"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              },
              "s01_regslice_to_s01_data_fifo": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s02_regslice_1"
              },
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s02_data_fifo_1"
              }
            },
            "interface_nets": {
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              },
              "s02_regslice_to_s02_data_fifo": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s03_regslice_0"
              },
              "s03_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s03_data_fifo_0"
              }
            },
            "interface_nets": {
              "s03_data_fifo_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s03_data_fifo/M_AXI"
                ]
              },
              "s03_regslice_to_s03_data_fifo": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "s03_data_fifo/S_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s03_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s03_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_m00_data_fifo_1"
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m00_regslice_2"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_m00_regslice": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s00_mmu_0"
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s01_mmu_0"
          },
          "s02_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s02_mmu_0"
          },
          "s03_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s03_mmu_0"
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "s02_mmu/S_AXI"
            ]
          },
          "s02_mmu_M_AXI": {
            "interface_ports": [
              "s02_mmu/M_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "s03_mmu/S_AXI"
            ]
          },
          "s03_mmu_M_AXI": {
            "interface_ports": [
              "s03_mmu/M_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_hp0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_hp0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_hp0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK",
              "s01_mmu/aclk"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN",
              "s01_mmu/aresetn"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK",
              "s02_mmu/aclk"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN",
              "s02_mmu/aresetn"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK",
              "s03_mmu/aclk"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN",
              "s03_mmu/aresetn"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_hp1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zcu102_base_trd_axi_interconnect_hp1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "1"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_REGSLICE": {
            "value": "1"
          },
          "S05_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S05_HAS_REGSLICE": {
            "value": "1"
          },
          "S06_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S06_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zcu102_base_trd_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s00_regslice_1"
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s00_data_fifo_0"
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s01_regslice_0"
              },
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s01_data_fifo_0"
              }
            },
            "interface_nets": {
              "s01_regslice_to_s01_data_fifo": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s02_regslice_0"
              },
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_s02_data_fifo_0"
              }
            },
            "interface_nets": {
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              },
              "s02_regslice_to_s02_data_fifo": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zcu102_base_trd_m00_data_fifo_0"
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m00_regslice_1"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_data_fifo_to_m00_regslice": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s00_mmu_1"
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s01_mmu_1"
          },
          "s02_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "zcu102_base_trd_s02_mmu_1"
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_hp1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "s02_mmu_M_AXI": {
            "interface_ports": [
              "s02_mmu/M_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "s02_mmu/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_hp1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_hp1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK",
              "s01_mmu/aclk"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN",
              "s01_mmu/aresetn"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK",
              "s02_mmu/aclk"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN",
              "s02_mmu/aresetn"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_hpm0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zcu102_base_trd_axi_interconnect_hpm0_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          },
          "STRATEGY": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zcu102_base_trd_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zcu102_base_trd_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "zcu102_base_trd_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_hpm0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_hpm0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_hpm0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_hpm0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_hpm1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zcu102_base_trd_axi_interconnect_hpm1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "M06_HAS_REGSLICE": {
            "value": "1"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "M08_HAS_REGSLICE": {
            "value": "1"
          },
          "M09_HAS_REGSLICE": {
            "value": "1"
          },
          "M10_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "10"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zcu102_base_trd_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_s00_regslice_0"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zcu102_base_trd_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              },
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m05_regslice_0"
              }
            },
            "interface_nets": {
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              },
              "m05_couplers_to_m05_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m05_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m06_regslice_0"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m06_regslice/S_AXI"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m07_regslice_0"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m07_regslice/S_AXI"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m07_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m08_regslice_0"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m08_regslice/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m08_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zcu102_base_trd_m09_regslice_0"
              }
            },
            "interface_nets": {
              "m09_regslice_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m09_regslice/M_AXI"
                ]
              },
              "m09_couplers_to_m09_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m09_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m09_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m09_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m07_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_hpm1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_hpm1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_hpm1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_hpm1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "zcu102_base_trd_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.02"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "163.726"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "148.390"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "75.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_JITTER": {
            "value": "129.940"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "150.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_JITTER": {
            "value": "116.512"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_JITTER": {
            "value": "124.151"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_JITTER": {
            "value": "129.940"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "154.695"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "150.000"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "24.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.002"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "24.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "6"
          },
          "PHASESHIFT_MODE": {
            "value": "LATENCY"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "hdmi_ctl_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "zcu102_base_trd_hdmi_ctl_iic_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zcu102_base_trd_proc_sys_reset_1_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "sensor_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "zcu102_base_trd_sensor_iic_0",
        "parameters": {
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "vid_phy_controller_0": {
        "vlnv": "xilinx.com:ip:vid_phy_controller:2.2",
        "xci_name": "zcu102_base_trd_vid_phy_controller_0_0",
        "parameters": {
          "CHANNEL_ENABLE": {
            "value": "X0Y4 X0Y5 X0Y6"
          },
          "CHANNEL_SITE": {
            "value": "X0Y4"
          },
          "C_FOR_UPGRADE_ARCHITECTURE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_DEVICE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_MAXOPTVOL": {
            "value": "0.00"
          },
          "C_FOR_UPGRADE_PACKAGE": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_PART": {
            "value": "placeholder"
          },
          "C_FOR_UPGRADE_REFVOL": {
            "value": "0.00"
          },
          "C_FOR_UPGRADE_SPEEDGRADE": {
            "value": "0"
          },
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "2"
          },
          "C_INT_HDMI_VER_CMPTBLE": {
            "value": "3"
          },
          "C_NIDRU": {
            "value": "true"
          },
          "C_NIDRU_REFCLK_SEL": {
            "value": "4"
          },
          "C_RX_REFCLK_SEL": {
            "value": "1"
          },
          "C_Rx_Protocol": {
            "value": "HDMI"
          },
          "C_TX_PLL_SELECTION": {
            "value": "6"
          },
          "C_TX_REFCLK_SEL": {
            "value": "0"
          },
          "C_Tx_Protocol": {
            "value": "HDMI"
          },
          "C_Txrefclk_Rdy_Invert": {
            "value": "true"
          },
          "C_Use_Oddr_for_Tmds_Clkout": {
            "value": "true"
          },
          "C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_rx_axi4s_ch_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_rx_axi4s_ch_TUSER_WIDTH": {
            "value": "1"
          },
          "C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_tx_axi4s_ch_TDATA_WIDTH": {
            "value": "20"
          },
          "C_vid_phy_tx_axi4s_ch_TUSER_WIDTH": {
            "value": "1"
          },
          "Rx_GT_Line_Rate": {
            "value": "5.94"
          },
          "Rx_GT_Ref_Clock_Freq": {
            "value": "297"
          },
          "Tx_GT_Line_Rate": {
            "value": "5.94"
          },
          "Tx_GT_Ref_Clock_Freq": {
            "value": "297"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zcu102_base_trd_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zcu102_base_trd_xlconstant_1_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zcu102_base_trd_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.2",
        "xci_name": "zcu102_base_trd_zynq_ultra_ps_e_0_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.880127"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997501"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.783037"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EG"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CAN1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP0": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP2": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP3": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "1"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        }
      },
      "nv_small_64_v07_0": {
        "vlnv": "xilinx.com:user:nv_small_64_v07:7.0",
        "xci_name": "zcu102_base_trd_nv_small_64_v07_0_0"
      }
    },
    "interface_nets": {
      "nv_small_64_v07_0_m_dbb": {
        "interface_ports": [
          "nv_small_64_v07_0/m_dbb",
          "zynq_ultra_ps_e_0/S_AXI_HPC0_FPD"
        ]
      },
      "axi_interconnect_gp0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M00_AXI",
          "tpg_input/ctrl1"
        ]
      },
      "axi_interconnect_hpm0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M06_AXI",
          "vid_phy_controller_0/vid_phy_axi4lite"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_hp0/S00_AXI",
          "hdmi_output/m_axi_mm_video1"
        ]
      },
      "axi_interconnect_hp2_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_hp0/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "axi_interconnect_hpm0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M01_AXI",
          "mipi_csi2_rx/csirxss_s_axi"
        ]
      },
      "axi_interconnect_hpm0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M03_AXI",
          "hdmi_ctl_iic/S_AXI"
        ]
      },
      "hdmi_input_DDC_OUT": {
        "interface_ports": [
          "hdmi_rx_ddc_out",
          "hdmi_input/DDC_OUT"
        ]
      },
      "v_hdmi_tx_ss_0_DDC_OUT": {
        "interface_ports": [
          "hdmi_tx_ddc_out",
          "hdmi_output/DDC_OUT"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "axi_interconnect_hp0/S03_AXI",
          "hdmi_output/m_axi_mm_video4"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interconnect_hp1/S00_AXI",
          "hdmi_input/M_AXI_S2MM"
        ]
      },
      "axi_interconnect_hpm0_M07_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "axi_interconnect_hpm0/M07_AXI"
        ]
      },
      "mipi_phy_if_0_1": {
        "interface_ports": [
          "csi_mipi_phy_if",
          "mipi_csi2_rx/mipi_phy_if_0"
        ]
      },
      "axi_interconnect_hpm0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M04_AXI",
          "sensor_iic/S_AXI"
        ]
      },
      "axi_interconnect_hpm0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M02_AXI",
          "hdmi_output/S_AXI_CPU_IN"
        ]
      },
      "axi_interconnect_hp0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_hp1/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
        ]
      },
      "axi_interconnect_hpm0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M05_AXI",
          "hdmi_input/S_AXI_CPU_IN"
        ]
      },
      "CLK_IN_D_2": {
        "interface_ports": [
          "dru_clk_in",
          "dru_clk/CLK_IN_D"
        ]
      },
      "v_hdmi_tx_ss_0_LINK_DATA2_OUT": {
        "interface_ports": [
          "hdmi_output/LINK_DATA2_OUT",
          "vid_phy_controller_0/vid_phy_tx_axi4s_ch2"
        ]
      },
      "vid_phy_controller_0_vid_phy_rx_axi4s_ch2": {
        "interface_ports": [
          "hdmi_input/LINK_DATA2_IN",
          "vid_phy_controller_0/vid_phy_rx_axi4s_ch2"
        ]
      },
      "axi_interconnect_hpm1_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M04_AXI",
          "mipi_csi2_rx/s_axi_CTRL1"
        ]
      },
      "axi_interconnect_hpm1_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M07_AXI",
          "mipi_csi2_rx/s_axi_ctrl3"
        ]
      },
      "tpg_input_M_AXI_S2MM": {
        "interface_ports": [
          "axi_interconnect_hp1/S01_AXI",
          "tpg_input/M_AXI_S2MM"
        ]
      },
      "vid_phy_controller_0_vid_phy_status_sb_rx": {
        "interface_ports": [
          "hdmi_input/SB_STATUS_IN",
          "vid_phy_controller_0/vid_phy_status_sb_rx"
        ]
      },
      "vid_phy_controller_0_vid_phy_status_sb_tx": {
        "interface_ports": [
          "hdmi_output/SB_STATUS_IN",
          "vid_phy_controller_0/vid_phy_status_sb_tx"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "axi_interconnect_hpm0/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "axi_interconnect_hpm1/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      },
      "sensor_iic_IIC": {
        "interface_ports": [
          "sensor_iic",
          "sensor_iic/IIC"
        ]
      },
      "s_axi_ctrl_1": {
        "interface_ports": [
          "axi_interconnect_hpm1/M02_AXI",
          "mipi_csi2_rx/s_axi_ctrl"
        ]
      },
      "ctrl_1": {
        "interface_ports": [
          "axi_interconnect_hpm1/M00_AXI",
          "tpg_input/ctrl"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "hdmi_ctl_iic",
          "hdmi_ctl_iic/IIC"
        ]
      },
      "axi_interconnect_hpm0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0/M08_AXI",
          "axi_apb_bridge_0/AXI4_LITE"
        ]
      },
      "axi_interconnect_hpm1_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M08_AXI",
          "hdmi_output/s_axi_CTRL1"
        ]
      },
      "axi_interconnect_hpm1_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M09_AXI",
          "hdmi_input/s_axi_CTRL"
        ]
      },
      "axi_interconnect_hpm1_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M06_AXI",
          "tpg_input/s_axi_CTRL"
        ]
      },
      "hdmi_output_m_axi_mm_video2": {
        "interface_ports": [
          "axi_interconnect_hp0/S01_AXI",
          "hdmi_output/m_axi_mm_video2"
        ]
      },
      "axi_interconnect_hpm1_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M05_AXI",
          "mipi_csi2_rx/s_axi_CTRL2"
        ]
      },
      "ctrl_2": {
        "interface_ports": [
          "axi_interconnect_hpm1/M01_AXI",
          "mipi_csi2_rx/ctrl"
        ]
      },
      "v_hdmi_tx_ss_0_LINK_DATA1_OUT": {
        "interface_ports": [
          "hdmi_output/LINK_DATA1_OUT",
          "vid_phy_controller_0/vid_phy_tx_axi4s_ch1"
        ]
      },
      "axi_interconnect_hpm1_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm1/M03_AXI",
          "hdmi_input/s_axi_ctrl1"
        ]
      },
      "v_hdmi_tx_ss_0_LINK_DATA0_OUT": {
        "interface_ports": [
          "hdmi_output/LINK_DATA0_OUT",
          "vid_phy_controller_0/vid_phy_tx_axi4s_ch0"
        ]
      },
      "mipi_csi2_rx_M_AXI_S2MM": {
        "interface_ports": [
          "axi_interconnect_hp1/S02_AXI",
          "mipi_csi2_rx/M_AXI_S2MM"
        ]
      },
      "hdmi_output_m_axi_mm_video3": {
        "interface_ports": [
          "axi_interconnect_hp0/S02_AXI",
          "hdmi_output/m_axi_mm_video3"
        ]
      },
      "vid_phy_controller_0_vid_phy_rx_axi4s_ch0": {
        "interface_ports": [
          "hdmi_input/LINK_DATA0_IN",
          "vid_phy_controller_0/vid_phy_rx_axi4s_ch0"
        ]
      },
      "vid_phy_controller_0_vid_phy_rx_axi4s_ch1": {
        "interface_ports": [
          "hdmi_input/LINK_DATA1_IN",
          "vid_phy_controller_0/vid_phy_rx_axi4s_ch1"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M",
          "nv_small_64_v07_0/s_apb"
        ]
      }
    },
    "nets": {
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "hdmi_ctl_iic/iic2intc_irpt",
          "platform_interrupts/In5"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "interrupts0/In0"
        ]
      },
      "cable_detect_1": {
        "ports": [
          "hdmi_rx_det_in",
          "hdmi_input/cable_detect"
        ]
      },
      "clk_150mhz": {
        "ports": [
          "clk_wiz_1/clk_out4",
          "hdmi_input/m_axi_s2mm_aclk",
          "hdmi_output/ap_clk",
          "mipi_csi2_rx/m_axi_s2mm_aclk",
          "tpg_input/m_axi_s2mm_aclk",
          "axi_interconnect_hp0/ACLK",
          "axi_interconnect_hp0/S00_ACLK",
          "axi_interconnect_hp0/M00_ACLK",
          "axi_interconnect_hp0/S01_ACLK",
          "axi_interconnect_hp0/S02_ACLK",
          "axi_interconnect_hp0/S03_ACLK",
          "axi_interconnect_hp1/ACLK",
          "axi_interconnect_hp1/S00_ACLK",
          "axi_interconnect_hp1/M00_ACLK",
          "axi_interconnect_hp1/S01_ACLK",
          "axi_interconnect_hp1/S02_ACLK",
          "axi_interconnect_hpm1/ACLK",
          "axi_interconnect_hpm1/S00_ACLK",
          "axi_interconnect_hpm1/M00_ACLK",
          "axi_interconnect_hpm1/M01_ACLK",
          "axi_interconnect_hpm1/M02_ACLK",
          "axi_interconnect_hpm1/M03_ACLK",
          "axi_interconnect_hpm1/M04_ACLK",
          "axi_interconnect_hpm1/M05_ACLK",
          "axi_interconnect_hpm1/M06_ACLK",
          "axi_interconnect_hpm1/M07_ACLK",
          "axi_interconnect_hpm1/M08_ACLK",
          "axi_interconnect_hpm1/M09_ACLK",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp1_fpd_aclk"
        ]
      },
      "clk_50mhz": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "hdmi_input/clk_50mhz",
          "hdmi_output/s_axis_audio_aclk",
          "mipi_csi2_rx/s_axi_lite_aclk",
          "tpg_input/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "axi_interconnect_hpm0/ACLK",
          "axi_interconnect_hpm0/S00_ACLK",
          "axi_interconnect_hpm0/M00_ACLK",
          "axi_interconnect_hpm0/M01_ACLK",
          "axi_interconnect_hpm0/M02_ACLK",
          "axi_interconnect_hpm0/M03_ACLK",
          "axi_interconnect_hpm0/M04_ACLK",
          "axi_interconnect_hpm0/M05_ACLK",
          "axi_interconnect_hpm0/M06_ACLK",
          "axi_interconnect_hpm0/M07_ACLK",
          "hdmi_ctl_iic/s_axi_aclk",
          "proc_sys_reset_1/slowest_sync_clk",
          "sensor_iic/s_axi_aclk",
          "vid_phy_controller_0/vid_phy_sb_aclk",
          "vid_phy_controller_0/vid_phy_axi4lite_aclk",
          "vid_phy_controller_0/drpclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
        ]
      },
      "clk_wiz_1_clk_out5": {
        "ports": [
          "clk_wiz_1/clk_out5",
          "mipi_csi2_rx/dphy_clk_200M"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "gpio_Dout": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "hdmi_input_hdmi_hb": {
        "ports": [
          "hdmi_input/hdmi_hb",
          "hdmi_rx_hb_led"
        ]
      },
      "hdmi_input_hpd": {
        "ports": [
          "hdmi_input/hpd",
          "hdmi_rx_hpd_out"
        ]
      },
      "hdmi_input_irq": {
        "ports": [
          "hdmi_input/irq",
          "platform_interrupts/In2"
        ]
      },
      "hdmi_input_s2mm_introut": {
        "ports": [
          "hdmi_input/s2mm_introut",
          "platform_interrupts/In1"
        ]
      },
      "hdmi_output_dout": {
        "ports": [
          "hdmi_output/dout",
          "hdmi_tx_en_out"
        ]
      },
      "hdmi_output_hdmi_hb": {
        "ports": [
          "hdmi_output/hdmi_hb",
          "hdmi_tx_hb_led"
        ]
      },
      "hdmi_output_interrupt1": {
        "ports": [
          "hdmi_output/interrupt1",
          "platform_interrupts/In9"
        ]
      },
      "hdmi_output_locked": {
        "ports": [
          "hdmi_output/locked",
          "hdmi_tx_locked_led"
        ]
      },
      "hpd_1": {
        "ports": [
          "hdmi_tx_hpd_in",
          "hdmi_output/hpd"
        ]
      },
      "interrupts1_dout": {
        "ports": [
          "interrupts1/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq1"
        ]
      },
      "mgtrefclk0_pad_n_in_1": {
        "ports": [
          "si5324_clk_n_in",
          "vid_phy_controller_0/mgtrefclk0_pad_n_in"
        ]
      },
      "mgtrefclk0_pad_p_in_1": {
        "ports": [
          "si5324_clk_p_in",
          "vid_phy_controller_0/mgtrefclk0_pad_p_in"
        ]
      },
      "mgtrefclk1_pad_n_in_1": {
        "ports": [
          "hdmi_rx_clk_n_in",
          "vid_phy_controller_0/mgtrefclk1_pad_n_in"
        ]
      },
      "mgtrefclk1_pad_p_in_1": {
        "ports": [
          "hdmi_rx_clk_p_in",
          "vid_phy_controller_0/mgtrefclk1_pad_p_in"
        ]
      },
      "mipi_csi2_rx_Dout": {
        "ports": [
          "mipi_csi2_rx/Dout",
          "sensor_gpio_rst"
        ]
      },
      "mipi_csi2_rx_csirxss_csi_irq": {
        "ports": [
          "mipi_csi2_rx/csirxss_csi_irq",
          "platform_interrupts/In6"
        ]
      },
      "mipi_csi2_rx_s2mm_introut": {
        "ports": [
          "mipi_csi2_rx/s2mm_introut",
          "platform_interrupts/In7"
        ]
      },
      "phy_rxn_in_1": {
        "ports": [
          "hdmi_rx_dat_n_in",
          "vid_phy_controller_0/phy_rxn_in"
        ]
      },
      "phy_rxp_in_1": {
        "ports": [
          "hdmi_rx_dat_p_in",
          "vid_phy_controller_0/phy_rxp_in"
        ]
      },
      "platform_interrupts_dout": {
        "ports": [
          "platform_interrupts/dout",
          "axi_intc_0/intr"
        ]
      },
      "proc_sys_reset_clk50_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "axi_interconnect_hp0/ARESETN",
          "axi_interconnect_hp1/ARESETN",
          "axi_interconnect_hpm0/ARESETN",
          "axi_interconnect_hpm1/ARESETN"
        ]
      },
      "proc_sys_reset_clk50_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "si5324_rst_out",
          "hdmi_input/s_axi_cpu_aresetn",
          "hdmi_input/s_axis_video_aresetn",
          "hdmi_output/s_axi_cpu_aresetn",
          "hdmi_output/s_axis_video_aresetn",
          "mipi_csi2_rx/axi_resetn",
          "mipi_csi2_rx/video_aresetn",
          "axi_apb_bridge_0/s_axi_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_interconnect_hp0/S00_ARESETN",
          "axi_interconnect_hp0/M00_ARESETN",
          "axi_interconnect_hp0/S01_ARESETN",
          "axi_interconnect_hp0/S02_ARESETN",
          "axi_interconnect_hp0/S03_ARESETN",
          "axi_interconnect_hp1/S00_ARESETN",
          "axi_interconnect_hp1/M00_ARESETN",
          "axi_interconnect_hp1/S01_ARESETN",
          "axi_interconnect_hp1/S02_ARESETN",
          "axi_interconnect_hpm0/S00_ARESETN",
          "axi_interconnect_hpm0/M00_ARESETN",
          "axi_interconnect_hpm0/M01_ARESETN",
          "axi_interconnect_hpm0/M02_ARESETN",
          "axi_interconnect_hpm0/M03_ARESETN",
          "axi_interconnect_hpm0/M04_ARESETN",
          "axi_interconnect_hpm0/M05_ARESETN",
          "axi_interconnect_hpm0/M06_ARESETN",
          "axi_interconnect_hpm0/M07_ARESETN",
          "axi_interconnect_hpm0/M08_ARESETN",
          "axi_interconnect_hpm1/S00_ARESETN",
          "axi_interconnect_hpm1/M00_ARESETN",
          "axi_interconnect_hpm1/M01_ARESETN",
          "axi_interconnect_hpm1/M02_ARESETN",
          "axi_interconnect_hpm1/M03_ARESETN",
          "axi_interconnect_hpm1/M04_ARESETN",
          "axi_interconnect_hpm1/M05_ARESETN",
          "axi_interconnect_hpm1/M06_ARESETN",
          "axi_interconnect_hpm1/M07_ARESETN",
          "axi_interconnect_hpm1/M08_ARESETN",
          "axi_interconnect_hpm1/M09_ARESETN",
          "hdmi_ctl_iic/s_axi_aresetn",
          "sensor_iic/s_axi_aresetn",
          "vid_phy_controller_0/vid_phy_sb_aresetn",
          "vid_phy_controller_0/vid_phy_axi4lite_aresetn",
          "nv_small_64_v07_0/dla_reset_rstn",
          "nv_small_64_v07_0/prstn"
        ]
      },
      "sensor_iic_iic2intc_irpt": {
        "ports": [
          "sensor_iic/iic2intc_irpt",
          "platform_interrupts/In8"
        ]
      },
      "si5324_lol_in_1": {
        "ports": [
          "si5324_lol_in",
          "vid_phy_controller_0/tx_refclk_rdy"
        ]
      },
      "tpg_input_s2mm_introut": {
        "ports": [
          "tpg_input/s2mm_introut",
          "platform_interrupts/In0"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "dru_clk/IBUF_OUT",
          "vid_phy_controller_0/gtsouthrefclk0_in"
        ]
      },
      "util_ds_buf_1_BUFG_GT_O": {
        "ports": [
          "dru_clk/BUFG_GT_O",
          "vid_phy_controller_0/gtsouthrefclk0_odiv2_in"
        ]
      },
      "v_hdmi_tx_ss_0_irq": {
        "ports": [
          "hdmi_output/irq",
          "platform_interrupts/In4"
        ]
      },
      "vcc_dout": {
        "ports": [
          "mipi_csi2_rx/dout1",
          "sensor_gpio_flash",
          "sensor_gpio_spi_cs_n"
        ]
      },
      "vid_phy_controller_0_irq": {
        "ports": [
          "vid_phy_controller_0/irq",
          "platform_interrupts/In3"
        ]
      },
      "vid_phy_controller_0_phy_txn_out": {
        "ports": [
          "vid_phy_controller_0/phy_txn_out",
          "hdmi_tx_dat_n_out"
        ]
      },
      "vid_phy_controller_0_phy_txp_out": {
        "ports": [
          "vid_phy_controller_0/phy_txp_out",
          "hdmi_tx_dat_p_out"
        ]
      },
      "vid_phy_controller_0_rx_video_clk1": {
        "ports": [
          "vid_phy_controller_0/rx_video_clk",
          "hdmi_input/video_clk"
        ]
      },
      "vid_phy_controller_0_rxoutclk": {
        "ports": [
          "vid_phy_controller_0/rxoutclk",
          "hdmi_input/link_clk",
          "vid_phy_controller_0/vid_phy_rx_axi4s_aclk"
        ]
      },
      "vid_phy_controller_0_tx_tmds_clk_n": {
        "ports": [
          "vid_phy_controller_0/tx_tmds_clk_n",
          "hdmi_tx_clk_n_out"
        ]
      },
      "vid_phy_controller_0_tx_tmds_clk_p": {
        "ports": [
          "vid_phy_controller_0/tx_tmds_clk_p",
          "hdmi_tx_clk_p_out"
        ]
      },
      "vid_phy_controller_0_tx_video_clk1": {
        "ports": [
          "vid_phy_controller_0/tx_video_clk",
          "hdmi_output/video_clk",
          "tpg_input/clk_in_2"
        ]
      },
      "vid_phy_controller_0_txoutclk": {
        "ports": [
          "vid_phy_controller_0/txoutclk",
          "hdmi_output/link_clk",
          "vid_phy_controller_0/vid_phy_tx_axi4s_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_dp_video_ref_clk": {
        "ports": [
          "zynq_ultra_ps_e_0/dp_video_ref_clk",
          "tpg_input/clk_in_1"
        ]
      },
      "zynq_ultra_ps_e_0_emio_gpio_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_o",
          "hdmi_input/Din",
          "hdmi_output/Din",
          "mipi_csi2_rx/Din",
          "tpg_input/Din"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_clk_out6": {
        "ports": [
          "clk_wiz_1/clk_out6",
          "axi_apb_bridge_0/s_axi_aclk",
          "axi_interconnect_hpm0/M08_ACLK",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk",
          "nv_small_64_v07_0/dla_core_clk",
          "nv_small_64_v07_0/dla_csb_clk",
          "nv_small_64_v07_0/pclk"
        ]
      },
      "interrupts0_dout": {
        "ports": [
          "interrupts0/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "nv_small_64_v07_0/global_clk_ovr_on",
          "nv_small_64_v07_0/test_mode"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "nv_small_64_v07_0/tmc2slcg_disable_clock_gating",
          "nv_small_64_v07_0/direct_reset_"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_c_pd",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_ma_pd",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_mb_pd",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_p_pd",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_o_pd",
          "nv_small_64_v07_0/nvdla_pwrbus_ram_a_pd"
        ]
      },
      "nv_small_64_v07_0_dla_intr": {
        "ports": [
          "nv_small_64_v07_0/dla_intr",
          "platform_interrupts/In10"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_3": "Zynq UltraScale+ MPSoC Base TRD",
        "comment_0": "Zynq UltraScale+ MPSoC Base TRD",
        "comment_2": "GPIOs\n-----\n78: TPG clock mux\n79: TPG rst\n80: CSI FB WR rst\n81: TPG FB WR rst\n82: CSI VPSS Scaler rst\n83: Video Mixer rst\n84: CSI VPSS CSC rst\n85: CSI Demosaic rst\n86: CSI Gamma rst\n87: HDMI Rx VPSS Scaler rst\n88: HDMI Rx FB WR rst\n89:\n90: Sensor rst"
      },
      "/interrupts0": {
        "comment_1": "Interrupts\n--------\n89: TPG FB WR\n90: HDMI Rx FB WR\n91: HDMI Rx SS\n92: VPHY\n93: HDMI Tx SS\n94: HDMI CTL IIC\n95: CSI Rx\n96: CSI FB WR\n104: Sensor IIC\n105: Video Mixer"
      }
    },
    "addressing": {
      "/hdmi_input/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/hdmi_output/v_mix_0": {
        "address_spaces": {
          "Data_m_axi_mm_video1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_mm_video2": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_mm_video3": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_mm_video4": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi_csi2_rx/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/tpg_input/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_hdmi_ctl_iic_Reg": {
                "address_block": "/hdmi_ctl_iic/S_AXI/Reg",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_mipi_csi2_rx_subsystem_0_Reg": {
                "address_block": "/mipi_csi2_rx/mipi_csi2_rx_subsystem_0/csirxss_s_axi/Reg",
                "offset": "0x00A0060000",
                "range": "64K"
              },
              "SEG_nv_small_64_v07_0_reg": {
                "address_block": "/nv_small_64_v07_0/s_apb/reg",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_sensor_iic_Reg": {
                "address_block": "/sensor_iic/S_AXI/Reg",
                "offset": "0x00A00A0000",
                "range": "64K"
              },
              "SEG_v_demosaic_0_Reg": {
                "address_block": "/mipi_csi2_rx/v_demosaic_0/s_axi_CTRL/Reg",
                "offset": "0x00B0040000",
                "range": "64K"
              },
              "SEG_v_frmbuf_wr_0_Reg": {
                "address_block": "/mipi_csi2_rx/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x00B0020000",
                "range": "64K"
              },
              "SEG_v_frmbuf_wr_0_Reg1": {
                "address_block": "/tpg_input/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x00B0050000",
                "range": "64K"
              },
              "SEG_v_frmbuf_wr_0_Reg2": {
                "address_block": "/hdmi_input/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x00B0070000",
                "range": "64K"
              },
              "SEG_v_gamma_lut_0_Reg": {
                "address_block": "/mipi_csi2_rx/v_gamma_lut_0/s_axi_CTRL/Reg",
                "offset": "0x00B0010000",
                "range": "64K"
              },
              "SEG_v_hdmi_rx_ss_0_Reg": {
                "address_block": "/hdmi_input/v_hdmi_rx_ss_0/S_AXI_CPU_IN/Reg",
                "offset": "0x00A1000000",
                "range": "64K"
              },
              "SEG_v_hdmi_tx_ss_0_Reg": {
                "address_block": "/hdmi_output/v_hdmi_tx_ss_0/S_AXI_CPU_IN/Reg",
                "offset": "0x00A0080000",
                "range": "128K"
              },
              "SEG_v_mix_0_Reg": {
                "address_block": "/hdmi_output/v_mix_0/s_axi_CTRL/Reg",
                "offset": "0x00B00C0000",
                "range": "256K"
              },
              "SEG_v_proc_ss_0_Reg": {
                "address_block": "/mipi_csi2_rx/v_proc_ss_scaler/s_axi_ctrl/Reg",
                "offset": "0x00B0080000",
                "range": "256K"
              },
              "SEG_v_proc_ss_1_Reg": {
                "address_block": "/mipi_csi2_rx/v_proc_ss_csc/s_axi_ctrl/Reg",
                "offset": "0x00B0060000",
                "range": "64K"
              },
              "SEG_v_proc_ss_scaler_Reg": {
                "address_block": "/hdmi_input/v_proc_ss_scaler/s_axi_ctrl/Reg",
                "offset": "0x00B0100000",
                "range": "256K"
              },
              "SEG_v_tc_1_Reg": {
                "address_block": "/tpg_input/v_tc_1/ctrl/Reg",
                "offset": "0x00A3C20000",
                "range": "64K"
              },
              "SEG_v_tpg_1_Reg": {
                "address_block": "/tpg_input/v_tpg_1/s_axi_CTRL/Reg",
                "offset": "0x00B0030000",
                "range": "64K"
              },
              "SEG_vid_phy_controller_0_Reg": {
                "address_block": "/vid_phy_controller_0/vid_phy_axi4lite/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/nv_small_64_v07_0": {
        "address_spaces": {
          "m_dbb": {
            "range": "512T",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x0000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0x00000C0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}