#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 20 12:16:58 2020
# Process ID: 15814
# Current directory: /opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.runs/synth_1
# Command line: vivado -log my_and_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_and_gate.tcl
# Log file: /opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.runs/synth_1/my_and_gate.vds
# Journal file: /opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source my_and_gate.tcl -notrace
Command: synth_design -top my_and_gate -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16459 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.047 ; gain = 73.996 ; free physical = 498 ; free virtual = 14481
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_and_gate' [/opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.hw/my_and_gate.vhd:21]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 2 bits [/opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.hw/my_and_gate.vhd:33]
WARNING: [Synth 8-614] signal 'reset_n_in' is read in the process but is not in the sensitivity list [/opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.hw/my_and_gate.vhd:28]
ERROR: [Synth 8-285] failed synthesizing module 'my_and_gate' [/opt/gitrepos/xilinx/zedboard/projects/test/minimal_sv_vhdl_and_gate_example/project_1.hw/my_and_gate.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1374.578 ; gain = 115.527 ; free physical = 513 ; free virtual = 14496
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May 20 12:17:48 2020...
