<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>HLS_CISR_spmv_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>38</Best-caseLatency>
            <Average-caseLatency>41</Average-caseLatency>
            <Worst-caseLatency>43</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
            <Interval-min>39</Interval-min>
            <Interval-max>44</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_53_1>
                <TripCount>4</TripCount>
                <Latency>4</Latency>
                <AbsoluteTimeLatency>40</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_53_1>
            <VITIS_LOOP_70_3>
                <TripCount>4</TripCount>
                <Latency>4</Latency>
                <AbsoluteTimeLatency>40</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_70_3>
            <VITIS_LOOP_87_4>
                <TripCount>4</TripCount>
                <Latency>4</Latency>
                <AbsoluteTimeLatency>40</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_87_4>
            <VITIS_LOOP_114_5>
                <TripCount>4</TripCount>
                <Latency>20</Latency>
                <AbsoluteTimeLatency>200</AbsoluteTimeLatency>
                <PipelineII>5</PipelineII>
                <PipelineDepth>6</PipelineDepth>
            </VITIS_LOOP_114_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>5</DSP>
            <FF>900</FF>
            <LUT>1528</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>HLS_CISR_spmv_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>cmd_start</name>
            <Object>cmd_start</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_vec</name>
            <Object>inp_vec</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>slot_data_arr</name>
            <Object>slot_data_arr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>slot_arr_row_len</name>
            <Object>slot_arr_row_len</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_vec_i</name>
            <Object>output_vec</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_vec_o</name>
            <Object>output_vec</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_vec_o_ap_vld</name>
            <Object>output_vec</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>HLS_CISR_spmv_accel</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>HLS_CISR_spmv_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>41</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39 ~ 44</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_1>
                        <Name>VITIS_LOOP_53_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_53_1>
                    <VITIS_LOOP_70_3>
                        <Name>VITIS_LOOP_70_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_70_3>
                    <VITIS_LOOP_87_4>
                        <Name>VITIS_LOOP_87_4</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_87_4>
                    <VITIS_LOOP_114_5>
                        <Name>VITIS_LOOP_114_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                    </VITIS_LOOP_114_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>900</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1528</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>HLS_CISR_spmv_accel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>cmd_start</name>
                    <Object>cmd_start</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>uint</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>inp_vec</name>
                    <Object>inp_vec</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>slot_data_arr</name>
                    <Object>slot_data_arr</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>slot_arr_row_len</name>
                    <Object>slot_arr_row_len</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>output_vec_i</name>
                    <Object>output_vec</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>output_vec_o</name>
                    <Object>output_vec</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>output_vec_o_ap_vld</name>
                    <Object>output_vec</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="cmd_start" index="0" direction="in" srcType="_Bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cmd_start" name="cmd_start" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inp_vec" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="inp_vec" name="inp_vec" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="slot_data_arr" index="2" direction="in" srcType="slot_data*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="slot_data_arr" name="slot_data_arr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="slot_arr_row_len" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="slot_arr_row_len" name="slot_arr_row_len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_vec" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_vec_i" name="output_vec_i" usage="data" direction="in"/>
                <hwRef type="port" interface="output_vec_o" name="output_vec_o" usage="data" direction="out"/>
                <hwRef type="port" interface="output_vec_o_ap_vld" name="output_vec_o_ap_vld" usage="control" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="cmd_start" type="data" busTypeName="data" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cmd_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>cmd_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cmd_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_vec" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inp_vec">DATA</portMap>
            </portMaps>
            <ports>
                <port>inp_vec</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="inp_vec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_vec_i" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_vec_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_vec_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output_vec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_vec_o" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_vec_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_vec_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output_vec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="slot_arr_row_len" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="slot_arr_row_len">DATA</portMap>
            </portMaps>
            <ports>
                <port>slot_arr_row_len</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="slot_arr_row_len"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="slot_data_arr" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="slot_data_arr">DATA</portMap>
            </portMaps>
            <ports>
                <port>slot_data_arr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="slot_data_arr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="cmd_start">ap_none, 1</column>
                    <column name="inp_vec">ap_none, 32</column>
                    <column name="output_vec_i">ap_none, 32</column>
                    <column name="output_vec_o">ap_none, 32</column>
                    <column name="slot_arr_row_len">ap_none, 32</column>
                    <column name="slot_data_arr">ap_none, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="cmd_start">in, _Bool</column>
                    <column name="inp_vec">in, float*</column>
                    <column name="slot_data_arr">in, slot_data*</column>
                    <column name="slot_arr_row_len">in, int*</column>
                    <column name="output_vec">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="cmd_start">cmd_start, port</column>
                    <column name="inp_vec">inp_vec, port</column>
                    <column name="slot_data_arr">slot_data_arr, port</column>
                    <column name="slot_arr_row_len">slot_arr_row_len, port</column>
                    <column name="output_vec">output_vec_i, port</column>
                    <column name="output_vec">output_vec_o, port</column>
                    <column name="output_vec">output_vec_o_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

