$date
	Thu Feb 02 11:19:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 " DATA_IO [31:0] $end
$var wire 32 # DATA_o [31:0] $end
$var wire 8 $ PD_PORT [7:0] $end
$var wire 1 % R_W_IO $end
$var wire 1 & R_W_o $end
$var wire 1 ' SIZ1 $end
$var wire 1 ( _AS_IO $end
$var wire 1 ) _AS_o $end
$var wire 1 * _BR $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _INT $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN_ $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 32 J DATA [31:0] $end
$var wire 32 K DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 L DREQ_ $end
$var wire 1 M DSK0_IN_ $end
$var wire 1 N DSK1_IN_ $end
$var wire 32 O ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 > INTA $end
$var wire 1 8 OWN_ $end
$var wire 1 7 PDATA_OE_ $end
$var wire 8 R PD_PORT [7:0] $end
$var wire 1 S R_W $end
$var wire 1 % R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 ' SIZ1 $end
$var wire 1 T _AS $end
$var wire 1 ( _AS_IO $end
$var wire 1 U _BERR $end
$var wire 1 C _BG $end
$var wire 1 V _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 * _BR $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 W _DREQ $end
$var wire 1 X _DS $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 . _INT $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 Z _STERM $end
$var wire 1 [ nAS_ $end
$var wire 1 \ nSCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ] WE $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 _ STOPFLUSH $end
$var wire 1 ` SIZE1_CPUSM $end
$var wire 1 a SCSI_CS $end
$var wire 1 b S2F $end
$var wire 1 c S2CPU $end
$var wire 1 d RIFIFO_o $end
$var wire 1 e REG_DSK_ $end
$var wire 1 f RE $end
$var wire 1 g RDFIFO_o $end
$var wire 1 h PRESET $end
$var wire 1 i PLLW $end
$var wire 1 j PLLLOCKED $end
$var wire 1 k PLHW $end
$var wire 1 l PDS $end
$var wire 1 m PAS $end
$var wire 32 n OD [31:0] $end
$var wire 32 o MOD [31:0] $end
$var wire 32 p MID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 1 r LBYTE_ $end
$var wire 1 s INCNO_SCSI $end
$var wire 1 t INCNO_CPU $end
$var wire 1 u INCNI_SCSI $end
$var wire 1 v INCNI_CPU $end
$var wire 1 w INCFIFO $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 z FLUSHFIFO $end
$var wire 1 { FIFOFULL $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 } F2S $end
$var wire 1 ~ F2CPUL $end
$var wire 1 !" F2CPUH $end
$var wire 1 "" DMAENA $end
$var wire 1 #" DMADIR $end
$var wire 1 $" DIEL $end
$var wire 1 %" DIEH $end
$var wire 1 &" DECFIFO $end
$var wire 1 '" DACK_o $end
$var wire 1 (" CPUSM_BGACK $end
$var wire 1 )" CPU2S $end
$var wire 1 *" CLK90 $end
$var wire 1 +" CLK45 $end
$var wire 1 ," CLK135 $end
$var wire 1 -" BRIDGEOUT $end
$var wire 1 ." BRIDGEIN $end
$var wire 1 /" BREQ $end
$var wire 1 0" BOEQ3 $end
$var wire 1 1" BOEQ0 $end
$var wire 1 2" BO1 $end
$var wire 1 3" BO0 $end
$var wire 1 4" ACR_WR $end
$var wire 1 5" A3 $end
$var wire 1 6" A1 $end
$var reg 1 7" AS_O_ $end
$var reg 32 8" DATA_O [31:0] $end
$var reg 1 9" DS_O_ $end
$var reg 1 :" LHW $end
$var reg 1 ;" LLW $end
$scope module int_fifo $end
$var wire 32 <" ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 :" LHWORD $end
$var wire 1 ;" LLWORD $end
$var wire 1 =" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 3 >" WRITE_PTR [2:0] $end
$var wire 1 ?" UUWS $end
$var wire 1 @" UMWS $end
$var wire 3 A" READ_PTR [2:0] $end
$var wire 1 B" LMWS $end
$var wire 1 C" LLWS $end
$var wire 1 r LBYTE_ $end
$var wire 1 w INCFIFO $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 { FIFOFULL $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 &" DECFIFO $end
$var wire 2 D" BYTE_PTR [1:0] $end
$var wire 1 0" BOEQ3 $end
$var wire 1 1" BOEQ0 $end
$var wire 1 2" BO1 $end
$var wire 1 3" BO0 $end
$var wire 1 4" ACR_WR $end
$var reg 32 E" OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 F" BO1_CLK $end
$var wire 1 =" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 2 G" PTR [1:0] $end
$var wire 1 H" MUXZ $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 4" ACR_WR $end
$var reg 1 I" BO0 $end
$var reg 1 J" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 G RST_FIFO_ $end
$var wire 1 K" clk $end
$var wire 1 w INCFIFO $end
$var wire 1 &" DECFIFO $end
$var reg 3 L" COUNT [2:0] $end
$var reg 1 | FIFOEMPTY $end
$var reg 1 { FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 M" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 N" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 :" LHWORD $end
$var wire 1 ;" LLWORD $end
$var wire 1 C" LLWS $end
$var wire 1 B" LMWS $end
$var wire 2 O" PTR [1:0] $end
$var wire 1 @" UMWS $end
$var wire 1 ?" UUWS $end
$var wire 1 r LBYTE_ $end
$var wire 1 P" BO1 $end
$var wire 1 Q" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 T AS_ $end
$var wire 1 R" BBCLK $end
$var wire 1 S" BCLK $end
$var wire 1 V BGACK_I_ $end
$var wire 1 1" BOEQ0 $end
$var wire 1 0" BOEQ3 $end
$var wire 1 @ CLK $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 U" DSACK $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 V" E37_s $end
$var wire 1 W" E44_s $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 X" LASTWORD $end
$var wire 1 Y" RDFIFO_ $end
$var wire 1 Z" RIFIFO_ $end
$var wire 1 Z STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 [" aCYCLEDONE_ $end
$var wire 1 L aDREQ_ $end
$var wire 1 G aRESET_ $end
$var wire 1 \" nAS_ $end
$var wire 1 ]" nCLK $end
$var wire 1 ^" nSTOPFLUSH_d $end
$var wire 1 _" nINCNI_d $end
$var wire 1 `" nBRIDGEIN_d $end
$var wire 1 a" nBREQ_d $end
$var wire 1 b" cpudff5_d $end
$var wire 1 c" cpudff4_d $end
$var wire 1 d" cpudff3_d $end
$var wire 1 e" cpudff2_d $end
$var wire 1 f" cpudff1_d $end
$var wire 1 z aFLUSHFIFO $end
$var wire 1 "" aDMAENA $end
$var wire 1 g" SIZE1_d $end
$var wire 1 h" PLLW_d $end
$var wire 1 i" PLHW_d $end
$var wire 1 j" PDS_d $end
$var wire 1 k" PAS_d $end
$var wire 5 l" NEXT_STATE [4:0] $end
$var wire 1 m" INCNO_d $end
$var wire 1 n" INCFIFO_d $end
$var wire 1 o" F2CPUL_d $end
$var wire 1 p" F2CPUH_d $end
$var wire 1 q" E9_d $end
$var wire 1 r" E8 $end
$var wire 1 s" E7 $end
$var wire 1 t" E6_d $end
$var wire 1 u" E62 $end
$var wire 1 v" E61 $end
$var wire 1 w" E60 $end
$var wire 1 x" E58 $end
$var wire 1 y" E57_s $end
$var wire 1 z" E56 $end
$var wire 1 {" E55 $end
$var wire 1 |" E53 $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 !# E5 $end
$var wire 1 "# E48 $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 $# E45 $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 &# E42_s $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 (# E4 $end
$var wire 1 )# E39_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 ,# E35 $end
$var wire 1 -# E34 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 /# E32 $end
$var wire 1 0# E31 $end
$var wire 1 1# E30_d $end
$var wire 1 2# E3 $end
$var wire 1 3# E29_sd $end
$var wire 1 4# E28_d $end
$var wire 1 5# E27 $end
$var wire 1 6# E26 $end
$var wire 1 7# E25_d $end
$var wire 1 8# E24_sd $end
$var wire 1 9# E23_sd $end
$var wire 1 :# E22 $end
$var wire 1 ;# E21 $end
$var wire 1 <# E20_d $end
$var wire 1 =# E2 $end
$var wire 1 ># E19 $end
$var wire 1 ?# E18 $end
$var wire 1 @# E17 $end
$var wire 1 A# E16 $end
$var wire 1 B# E15 $end
$var wire 1 C# E14 $end
$var wire 1 D# E13 $end
$var wire 1 E# E12 $end
$var wire 1 F# E11 $end
$var wire 1 G# E10 $end
$var wire 1 H# E1 $end
$var wire 1 I# E0 $end
$var wire 1 #" DMADIR $end
$var wire 1 J# DIEL_d $end
$var wire 1 K# DIEH_d $end
$var wire 1 L# DECFIFO_d $end
$var wire 1 *" CLK90 $end
$var wire 1 ," CLK135 $end
$var wire 1 M# BRIDGEOUT_d $end
$var wire 1 N# BGACK_d $end
$var wire 1 6" A1 $end
$var reg 1 (" BGACK $end
$var reg 1 O# BGRANT_ $end
$var reg 1 /" BREQ $end
$var reg 1 ." BRIDGEIN $end
$var reg 1 -" BRIDGEOUT $end
$var reg 1 P# CCRESET_ $end
$var reg 1 &" DECFIFO $end
$var reg 1 %" DIEH $end
$var reg 1 $" DIEL $end
$var reg 1 Q# DMAENA $end
$var reg 1 R# DREQ_ $end
$var reg 2 S# DSACK_LATCHED_ [1:0] $end
$var reg 1 !" F2CPUH $end
$var reg 1 ~ F2CPUL $end
$var reg 1 T# FLUSHFIFO $end
$var reg 1 w INCFIFO $end
$var reg 1 v INCNI $end
$var reg 1 t INCNO $end
$var reg 1 m PAS $end
$var reg 1 l PDS $end
$var reg 1 k PLHW $end
$var reg 1 i PLLW $end
$var reg 1 ` SIZE1 $end
$var reg 5 U# STATE [4:0] $end
$var reg 1 _ STOPFLUSH $end
$var reg 1 V# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 O# BGRANT_ $end
$var wire 1 0" BOEQ3 $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 Q# DMAENA $end
$var wire 1 R# DREQ_ $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 63 W# E [62:0] $end
$var wire 1 I# E0 $end
$var wire 1 H# E1 $end
$var wire 1 G# E10 $end
$var wire 1 F# E11 $end
$var wire 1 E# E12 $end
$var wire 1 D# E13 $end
$var wire 1 C# E14 $end
$var wire 1 B# E15 $end
$var wire 1 A# E16 $end
$var wire 1 @# E17 $end
$var wire 1 ?# E18 $end
$var wire 1 ># E19 $end
$var wire 1 =# E2 $end
$var wire 1 <# E20_d $end
$var wire 1 ;# E21 $end
$var wire 1 :# E22 $end
$var wire 1 9# E23_sd $end
$var wire 1 7# E25_d $end
$var wire 1 6# E26 $end
$var wire 1 5# E27 $end
$var wire 1 4# E28_d $end
$var wire 1 2# E3 $end
$var wire 1 1# E30_d $end
$var wire 1 0# E31 $end
$var wire 1 /# E32 $end
$var wire 1 -# E34 $end
$var wire 1 ,# E35 $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 (# E4 $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 "# E48 $end
$var wire 1 !# E5 $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 {" E55 $end
$var wire 1 z" E56 $end
$var wire 1 y" E57_s $end
$var wire 1 x" E58 $end
$var wire 1 w" E60 $end
$var wire 1 v" E61 $end
$var wire 1 u" E62 $end
$var wire 1 t" E6_d $end
$var wire 1 s" E7 $end
$var wire 1 r" E8 $end
$var wire 1 q" E9_d $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 T# FLUSHFIFO $end
$var wire 1 X" LASTWORD $end
$var wire 5 X# STATE [4:0] $end
$var wire 1 Y# nA1 $end
$var wire 1 Z# nBGRANT_ $end
$var wire 1 [# nBOEQ3 $end
$var wire 1 \# nCYCLEDONE $end
$var wire 1 ]# nDMADIR $end
$var wire 1 ^# nDMAENA $end
$var wire 1 _# nDREQ_ $end
$var wire 1 `# nDSACK0_ $end
$var wire 1 a# nDSACK1_ $end
$var wire 1 b# nFIFOEMPTY $end
$var wire 1 c# nFIFOFULL $end
$var wire 1 d# nLASTWORD $end
$var wire 1 |" E53 $end
$var wire 1 $# E45 $end
$var wire 1 &# E42_s $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 )# E39_s $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 3# E29_sd $end
$var wire 1 8# E24_sd $end
$var wire 1 #" DMADIR $end
$var wire 1 6" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 e# A $end
$var wire 1 f# B $end
$var wire 1 g# BGACK_W $end
$var wire 1 h# BGACK_X $end
$var wire 1 N# BGACK_d $end
$var wire 1 O# BGRANT_ $end
$var wire 1 i# BRIDGEOUT_X $end
$var wire 1 j# BRIDGEOUT_Y $end
$var wire 1 k# BRIDGEOUT_Z $end
$var wire 1 M# BRIDGEOUT_d $end
$var wire 1 l# C $end
$var wire 1 T" CYCLEDONE $end
$var wire 1 m# D $end
$var wire 1 L# DECFIFO_d $end
$var wire 1 n# DIEH_X $end
$var wire 1 o# DIEH_Y $end
$var wire 1 p# DIEH_Z $end
$var wire 1 K# DIEH_d $end
$var wire 1 q# DIEL_X $end
$var wire 1 r# DIEL_Y $end
$var wire 1 s# DIEL_Z $end
$var wire 1 J# DIEL_d $end
$var wire 1 U" DSACK $end
$var wire 1 t# E $end
$var wire 1 I# E0 $end
$var wire 1 G# E10 $end
$var wire 1 F# E11 $end
$var wire 1 E# E12 $end
$var wire 1 A# E16 $end
$var wire 1 @# E17 $end
$var wire 1 ?# E18 $end
$var wire 1 ># E19 $end
$var wire 1 =# E2 $end
$var wire 1 <# E20_d $end
$var wire 1 ;# E21 $end
$var wire 1 9# E23_sd $end
$var wire 1 8# E24_sd $end
$var wire 1 7# E25_d $end
$var wire 1 6# E26 $end
$var wire 1 5# E27 $end
$var wire 1 4# E28_d $end
$var wire 1 3# E29_sd $end
$var wire 1 2# E3 $end
$var wire 1 1# E30_d $end
$var wire 1 0# E31 $end
$var wire 1 /# E32 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 -# E34 $end
$var wire 1 ,# E35 $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 V" E37_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 )# E39_s $end
$var wire 1 (# E4 $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 &# E42_s $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 W" E44_s $end
$var wire 1 $# E45 $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 "# E48 $end
$var wire 1 !# E5 $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 |" E53 $end
$var wire 1 {" E55 $end
$var wire 1 z" E56 $end
$var wire 1 y" E57_s $end
$var wire 1 x" E58 $end
$var wire 1 w" E60 $end
$var wire 1 v" E61 $end
$var wire 1 u" E62 $end
$var wire 1 t" E6_d $end
$var wire 1 s" E7 $end
$var wire 1 r" E8 $end
$var wire 1 q" E9_d $end
$var wire 1 u# F $end
$var wire 1 v# F2CPUH_X $end
$var wire 1 w# F2CPUH_Y $end
$var wire 1 x# F2CPUH_Z $end
$var wire 1 p" F2CPUH_d $end
$var wire 1 y# F2CPUL_X $end
$var wire 1 z# F2CPUL_Y $end
$var wire 1 {# F2CPUL_Z $end
$var wire 1 o" F2CPUL_d $end
$var wire 1 n" INCFIFO_d $end
$var wire 1 m" INCNO_d $end
$var wire 1 |# PAS_X $end
$var wire 1 }# PAS_Y $end
$var wire 1 k" PAS_d $end
$var wire 1 ~# PDS_X $end
$var wire 1 !$ PDS_Y $end
$var wire 1 j" PDS_d $end
$var wire 1 i" PLHW_d $end
$var wire 1 "$ PLLW_X $end
$var wire 1 #$ PLLW_Y $end
$var wire 1 h" PLLW_d $end
$var wire 1 Y" RDFIFO_ $end
$var wire 1 Z" RIFIFO_ $end
$var wire 1 $$ S2ORS8 $end
$var wire 1 %$ SIZE1_X $end
$var wire 1 &$ SIZE1_Y $end
$var wire 1 '$ SIZE1_Z $end
$var wire 1 g" SIZE1_d $end
$var wire 5 ($ STATE [4:0] $end
$var wire 1 Z STERM_ $end
$var wire 1 a" nBREQ_d $end
$var wire 1 `" nBRIDGEIN_d $end
$var wire 1 _" nINCNI_d $end
$var wire 1 ^" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 U" DSACK $end
$var wire 1 E# E12 $end
$var wire 1 9# E23_sd $end
$var wire 1 8# E24_sd $end
$var wire 1 7# E25_d $end
$var wire 1 6# E26 $end
$var wire 1 5# E27 $end
$var wire 1 3# E29_sd $end
$var wire 1 /# E32 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 "# E48 $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 |" E53 $end
$var wire 1 {" E55 $end
$var wire 1 z" E56 $end
$var wire 1 y" E57_s $end
$var wire 1 x" E58 $end
$var wire 1 w" E60 $end
$var wire 1 u" E62 $end
$var wire 1 t" E6_d $end
$var wire 1 Z STERM_ $end
$var wire 1 f" cpudff1_d $end
$var wire 1 )$ p1a $end
$var wire 1 *$ p1b $end
$var wire 1 +$ p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 U" DSACK $end
$var wire 1 H# E1 $end
$var wire 1 F# E11 $end
$var wire 1 A# E16 $end
$var wire 1 @# E17 $end
$var wire 1 9# E23_sd $end
$var wire 1 7# E25_d $end
$var wire 1 6# E26 $end
$var wire 1 5# E27 $end
$var wire 1 3# E29_sd $end
$var wire 1 0# E31 $end
$var wire 1 /# E32 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 ,# E35 $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 {" E55 $end
$var wire 1 y" E57_s $end
$var wire 1 x" E58 $end
$var wire 1 v" E61 $end
$var wire 1 Z STERM_ $end
$var wire 1 e" cpudff2_d $end
$var wire 1 ,$ p2a $end
$var wire 1 -$ p2b $end
$var wire 1 .$ p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 U" DSACK $end
$var wire 1 G# E10 $end
$var wire 1 <# E20_d $end
$var wire 1 ;# E21 $end
$var wire 1 9# E23_sd $end
$var wire 1 5# E27 $end
$var wire 1 4# E28_d $end
$var wire 1 1# E30_d $end
$var wire 1 /# E32 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 -# E34 $end
$var wire 1 ,# E35 $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 )# E39_s $end
$var wire 1 (# E4 $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 &# E42_s $end
$var wire 1 $# E45 $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 z" E56 $end
$var wire 1 u" E62 $end
$var wire 1 Z STERM_ $end
$var wire 1 d" cpudff3_d $end
$var wire 1 /$ p3a $end
$var wire 1 0$ p3b $end
$var wire 1 1$ p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 U" DSACK $end
$var wire 1 E# E12 $end
$var wire 1 ?# E18 $end
$var wire 1 ># E19 $end
$var wire 1 =# E2 $end
$var wire 1 ;# E21 $end
$var wire 1 9# E23_sd $end
$var wire 1 7# E25_d $end
$var wire 1 4# E28_d $end
$var wire 1 2# E3 $end
$var wire 1 1# E30_d $end
$var wire 1 0# E31 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 -# E34 $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 )# E39_s $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 &# E42_s $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 $# E45 $end
$var wire 1 ## E46_s_E59_s $end
$var wire 1 "# E48 $end
$var wire 1 !# E5 $end
$var wire 1 ~" E50_d_E52_d $end
$var wire 1 }" E51_s_E54_sd $end
$var wire 1 {" E55 $end
$var wire 1 y" E57_s $end
$var wire 1 w" E60 $end
$var wire 1 v" E61 $end
$var wire 1 s" E7 $end
$var wire 1 r" E8 $end
$var wire 1 q" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 c" cpudff4_d $end
$var wire 1 2$ p4a $end
$var wire 1 3$ p4b $end
$var wire 1 4$ p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 U" DSACK $end
$var wire 1 F# E11 $end
$var wire 1 D# E13 $end
$var wire 1 C# E14 $end
$var wire 1 B# E15 $end
$var wire 1 :# E22 $end
$var wire 1 9# E23_sd $end
$var wire 1 6# E26 $end
$var wire 1 5# E27 $end
$var wire 1 4# E28_d $end
$var wire 1 1# E30_d $end
$var wire 1 /# E32 $end
$var wire 1 .# E33_sd_E38_s $end
$var wire 1 +# E36_s_E47_s $end
$var wire 1 *# E37_s_E44_s $end
$var wire 1 )# E39_s $end
$var wire 1 (# E4 $end
$var wire 1 '# E40_s_E41_s $end
$var wire 1 &# E42_s $end
$var wire 1 %# E43_s_E49_sd $end
$var wire 1 "# E48 $end
$var wire 1 !# E5 $end
$var wire 1 |" E53 $end
$var wire 1 y" E57_s $end
$var wire 1 x" E58 $end
$var wire 1 w" E60 $end
$var wire 1 v" E61 $end
$var wire 1 u" E62 $end
$var wire 1 r" E8 $end
$var wire 1 q" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 b" cpudff5_d $end
$var wire 1 5$ p5a $end
$var wire 1 6$ p5b $end
$var wire 1 7$ p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 @ clk $end
$var wire 1 8$ rst $end
$var wire 1 *" c90 $end
$var wire 1 +" c45 $end
$var wire 1 ," c135 $end
$var reg 1 9$ c1 $end
$var reg 1 :$ c2 $end
$var reg 1 ;$ c3 $end
$var reg 1 j locked $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 <$ BBCLK $end
$var wire 1 =$ BCLK $end
$var wire 1 0" BOEQ3 $end
$var wire 1 ," CLK135 $end
$var wire 1 *" CLK90 $end
$var wire 1 @ CPUCLK $end
$var wire 1 &" DECFIFO $end
$var wire 1 L DREQ_ $end
$var wire 1 >$ DSACK_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 w INCFIFO $end
$var wire 1 r LBYTE_ $end
$var wire 1 q LS2CPU $end
$var wire 1 ?$ RDRST_ $end
$var wire 1 G RESET_ $end
$var wire 1 @$ RIRST_ $end
$var wire 1 S RW $end
$var wire 1 [ nAS_ $end
$var wire 1 A$ nCLK $end
$var wire 1 B$ WE $end
$var wire 1 C$ SET_DSACK $end
$var wire 1 D$ SCSI_CS $end
$var wire 1 E$ S2F $end
$var wire 1 F$ S2CPU $end
$var wire 1 G$ RE $end
$var wire 5 H$ NEXT_STATE [4:0] $end
$var wire 1 I$ INCNO $end
$var wire 1 J$ INCNI $end
$var wire 1 K$ INCBO $end
$var wire 1 L$ F2S $end
$var wire 28 M$ E [27:0] $end
$var wire 1 #" DMADIR $end
$var wire 1 N$ DACK $end
$var wire 1 ^ CPUREQ $end
$var wire 1 O$ CPU2S $end
$var reg 1 P$ CCPUREQ $end
$var reg 1 Q$ CDREQ_ $end
$var reg 1 R$ CDSACK_ $end
$var reg 1 )" CPU2S_o $end
$var reg 1 S$ CRESET_ $end
$var reg 1 '" DACK_o $end
$var reg 1 } F2S_o $end
$var reg 1 x INCBO_o $end
$var reg 1 u INCNI_o $end
$var reg 1 s INCNO_o $end
$var reg 1 T$ RDFIFO_d $end
$var reg 1 g RDFIFO_o $end
$var reg 1 f RE_o $end
$var reg 1 U$ RIFIFO_d $end
$var reg 1 d RIFIFO_o $end
$var reg 1 c S2CPU_o $end
$var reg 1 b S2F_o $end
$var reg 1 a SCSI_CS_o $end
$var reg 5 V$ STATE [4:0] $end
$var reg 1 ] WE_o $end
$var reg 1 W$ nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 0" BOEQ3 $end
$var wire 1 P$ CCPUREQ $end
$var wire 1 Q$ CDREQ_ $end
$var wire 1 R$ CDSACK_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 g RDFIFO_o $end
$var wire 1 d RIFIFO_o $end
$var wire 1 S RW $end
$var wire 5 X$ STATE [4:0] $end
$var wire 1 Y$ nCCPUREQ $end
$var wire 1 Z$ nCDREQ_ $end
$var wire 1 [$ nCDSACK_ $end
$var wire 1 \$ nDMADIR $end
$var wire 1 ]$ nFIFOEMPTY $end
$var wire 1 ^$ nFIFOFULL $end
$var wire 1 _$ nRW $end
$var wire 1 `$ nscsidff1_q $end
$var wire 1 a$ nscsidff2_q $end
$var wire 1 b$ nscsidff3_q $end
$var wire 1 c$ nscsidff4_q $end
$var wire 1 d$ nscsidff5_q $end
$var wire 1 e$ scsidff5_q $end
$var wire 1 f$ scsidff4_q $end
$var wire 1 g$ scsidff3_q $end
$var wire 1 h$ scsidff2_q $end
$var wire 1 i$ scsidff1_q $end
$var wire 28 j$ E [27:0] $end
$var wire 1 #" DMADIR $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 O$ CPU2S $end
$var wire 1 N$ DACK $end
$var wire 28 k$ E [27:0] $end
$var wire 1 L$ F2S $end
$var wire 1 K$ INCBO $end
$var wire 1 J$ INCNI $end
$var wire 1 I$ INCNO $end
$var wire 1 G$ RE $end
$var wire 1 F$ S2CPU $end
$var wire 1 E$ S2F $end
$var wire 1 D$ SCSI_CS $end
$var wire 1 C$ SET_DSACK $end
$var wire 1 B$ WE $end
$var wire 5 l$ NEXT_STATE [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 5" A3 $end
$var wire 1 3" BO0 $end
$var wire 1 2" BO1 $end
$var wire 1 ." BRIDGEIN $end
$var wire 1 -" BRIDGEOUT $end
$var wire 1 m$ BnDS_O_ $end
$var wire 1 )" CPU2S $end
$var wire 32 n$ DATA_IO [31:0] $end
$var wire 1 %" DIEH $end
$var wire 1 $" DIEL $end
$var wire 1 o$ DOEH_ $end
$var wire 1 p$ DOEL_ $end
$var wire 1 !" F2CPUH $end
$var wire 1 ~ F2CPUL $end
$var wire 1 } F2S $end
$var wire 32 q$ ID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 32 r$ OD [31:0] $end
$var wire 1 m PAS $end
$var wire 8 s$ PD [7:0] $end
$var wire 1 S RW $end
$var wire 1 c S2CPU $end
$var wire 1 b S2F $end
$var wire 1 t$ bBRIDGEIN $end
$var wire 1 u$ bDIEH $end
$var wire 1 v$ bDIEL $end
$var wire 1 w$ nDMAC_ $end
$var wire 1 x$ nDS_ $end
$var wire 1 y$ nOWN_ $end
$var wire 32 z$ MOD_TX [31:0] $end
$var wire 32 {$ MOD_SCSI [31:0] $end
$var wire 32 |$ MOD [31:0] $end
$var wire 32 }$ MID [31:0] $end
$var wire 1 #" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 m$ BnDS_O_ $end
$var wire 32 ~$ DATA [31:0] $end
$var wire 32 !% ID [31:0] $end
$var wire 32 "% MID [31:0] $end
$var wire 1 t$ bBRIDGEIN $end
$var wire 1 u$ bDIEH $end
$var wire 1 v$ bDIEL $end
$var wire 16 #% UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 $% UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 %% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 &% LOWER_INPUT_DATA [15:0] $end
$var reg 16 '% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 -" BRIDGEOUT $end
$var wire 32 (% DATA [31:0] $end
$var wire 1 o$ DOEH_ $end
$var wire 1 p$ DOEL_ $end
$var wire 1 !" F2CPUH $end
$var wire 1 ~ F2CPUL $end
$var wire 1 )% LOD1_F2CPU $end
$var wire 1 *% LOD2_F2CPU $end
$var wire 32 +% MOD [31:0] $end
$var wire 32 ,% OD [31:0] $end
$var wire 1 m PAS $end
$var wire 1 c S2CPU $end
$var wire 16 -% UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 .% UPPER_INPUT_DATA [15:0] $end
$var wire 16 /% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 0% LOWER_INPUT_DATA [15:0] $end
$var reg 16 1% LD_LATCH [15:0] $end
$var reg 16 2% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 5" A3 $end
$var wire 1 3" BO0 $end
$var wire 1 2" BO1 $end
$var wire 1 )" CPU2S $end
$var wire 1 } F2S $end
$var wire 32 3% ID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 32 4% OD [31:0] $end
$var wire 1 c S2CPU $end
$var wire 1 b S2F $end
$var wire 8 5% SCSI_DATA [7:0] $end
$var wire 1 6% SCSI_IN $end
$var wire 1 7% SCSI_OUT $end
$var wire 8 8% SCSI_DATA_TX [7:0] $end
$var wire 8 9% SCSI_DATA_RX [7:0] $end
$var wire 32 :% MOD [31:0] $end
$var wire 1 ;% F2S_UUD $end
$var wire 1 <% F2S_UMD $end
$var wire 1 =% F2S_LMD $end
$var wire 1 >% F2S_LLD $end
$var reg 8 ?% SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 3" A $end
$var wire 1 2" B $end
$var wire 1 } G $end
$var wire 1 ;% Z0 $end
$var wire 1 <% Z1 $end
$var wire 1 =% Z2 $end
$var wire 1 >% Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 @% A [7:0] $end
$var wire 8 A% B [7:0] $end
$var wire 8 B% C [7:0] $end
$var wire 8 C% D [7:0] $end
$var wire 8 D% E [7:0] $end
$var wire 8 E% F [7:0] $end
$var wire 6 F% S [5:0] $end
$var reg 8 G% Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 H% ADDR [7:0] $end
$var wire 1 T AS_ $end
$var wire 1 I% CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 1 . INT_O_ $end
$var wire 32 J% MID [31:0] $end
$var wire 32 K% MOD [31:0] $end
$var wire 1 G RST_ $end
$var wire 1 S RW $end
$var wire 1 _ STOPFLUSH $end
$var wire 1 L% nCPUCLK $end
$var wire 1 y h_0C $end
$var wire 1 M% WTC_RD_ $end
$var wire 32 N% WTC [31:0] $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 O% ST_DMA $end
$var wire 1 P% SP_DMA $end
$var wire 1 e REG_DSK_ $end
$var wire 1 h PRESET $end
$var wire 1 Q% ISTR_RD_ $end
$var wire 9 R% ISTR_O [8:0] $end
$var wire 32 S% ISTR [31:0] $end
$var wire 1 T% INTENA $end
$var wire 1 U% FLUSH_ $end
$var wire 1 "" DMAENA $end
$var wire 1 #" DMADIR $end
$var wire 1 V% CONTR_WR $end
$var wire 1 W% CONTR_RD_ $end
$var wire 9 X% CNTR_O [8:0] $end
$var wire 32 Y% CNTR [31:0] $end
$var wire 1 Z% CLR_INT $end
$var wire 1 4" ACR_WR $end
$var reg 1 6" A1 $end
$var reg 1 z FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 4" ACR_WR $end
$var wire 8 [% ADDR [7:0] $end
$var wire 1 \% ADDR_VALID $end
$var wire 1 T AS_ $end
$var wire 1 Z% CLR_INT $end
$var wire 1 W% CONTR_RD_ $end
$var wire 1 V% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 U% FLUSH_ $end
$var wire 1 Q% ISTR_RD_ $end
$var wire 1 S RW $end
$var wire 1 P% SP_DMA $end
$var wire 1 O% ST_DMA $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 M% WTC_RD_ $end
$var wire 1 ]% h_04 $end
$var wire 1 ^% h_08 $end
$var wire 1 y h_0C $end
$var wire 1 _% h_10 $end
$var wire 1 `% h_14 $end
$var wire 1 a% h_18 $end
$var wire 1 b% h_1C $end
$var wire 1 c% h_3C $end
$var wire 1 #" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 d% CLR_DMAENA $end
$var wire 1 V% CONTR_WR $end
$var wire 9 e% MID [8:0] $end
$var wire 1 G RESET_ $end
$var wire 1 P% SP_DMA $end
$var wire 1 O% ST_DMA $end
$var wire 9 f% CNTR_O [8:0] $end
$var reg 1 #" DMADIR $end
$var reg 1 "" DMAENA $end
$var reg 1 T% INTENA $end
$var reg 1 h PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 Z% CLR_INT $end
$var wire 1 g% CLR_INT_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 h% INT $end
$var wire 1 > INTA_I $end
$var wire 1 T% INTENA $end
$var wire 1 . INT_O_ $end
$var wire 1 Q% ISTR_RD_ $end
$var wire 1 G RESET_ $end
$var wire 9 i% ISTR_O [8:0] $end
$var reg 1 j% E_INT $end
$var reg 1 k% FE $end
$var reg 1 l% FF $end
$var reg 1 m% INTS $end
$var reg 1 n% INT_F $end
$var reg 1 o% INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 T AS_ $end
$var wire 1 p% CYCLE_ACTIVE $end
$var wire 1 q% CYCLE_END $end
$var wire 1 D DMAC_ $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 y h_0C $end
$var wire 1 L% nCPUCLK $end
$var wire 1 r% CYCLE_TERM $end
$var reg 1 e REG_DSK_ $end
$var reg 3 s% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 t% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 u% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx u%
b1 t%
bx s%
xr%
xq%
0p%
xo%
xn%
xm%
xl%
xk%
xj%
b0xxxx00xx i%
0h%
1g%
bx000x0xx0 f%
bx e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
b1111100 [%
0Z%
bz Y%
bx000x0xx0 X%
1W%
0V%
1U%
xT%
bz S%
b0xxxx00xx R%
1Q%
0P%
0O%
bz N%
1M%
1L%
bz K%
bx J%
xI%
b1111100 H%
bz G%
b0xxxxx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
x>%
x=%
x<%
x;%
bxzzzzzzzzxxxxxxxxzzzzzzzz :%
bx 9%
bz 8%
x7%
x6%
b11111111 5%
bx 4%
bx 3%
bx 2%
bx 1%
bx 0%
bx /%
bx .%
bx -%
bx ,%
bxzzzzzzzzxxxxxxxxzzzzzzzz +%
x*%
x)%
bx (%
bx '%
bx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
bz |$
bxzzzzzzzzxxxxxxxxzzzzzzzz {$
bxzzzzzzzzxxxxxxxxzzzzzzzz z$
xy$
xx$
0w$
xv$
xu$
xt$
b11111111 s$
bx r$
bx q$
xp$
xo$
bx n$
xm$
bx l$
bx k$
bx j$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
bx X$
xW$
bx V$
xU$
xT$
1S$
xR$
xQ$
xP$
xO$
xN$
bx M$
xL$
xK$
xJ$
xI$
bx H$
xG$
xF$
xE$
xD$
xC$
xB$
1A$
x@$
x?$
x>$
0=$
0<$
0;$
0:$
09$
08$
x7$
16$
x5$
x4$
13$
x2$
x1$
10$
1/$
x.$
1-$
x,$
x+$
1*$
x)$
bx ($
x'$
1&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
1z#
xy#
xx#
1w#
xv#
xu#
xt#
xs#
1r#
xq#
xp#
1o#
xn#
1m#
1l#
xk#
1j#
xi#
xh#
xg#
xf#
1e#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
bx X#
bz W#
xV#
bx U#
xT#
b11 S#
xR#
xQ#
1P#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
0m"
bx l"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
1]"
x\"
x["
xZ"
xY"
xX"
zW"
zV"
0U"
xT"
0S"
0R"
xQ"
xP"
bx O"
bx N"
bx M"
bx L"
xK"
xJ"
xI"
xH"
bx G"
xF"
bx E"
bx D"
xC"
xB"
bx A"
x@"
x?"
bx >"
x="
bx <"
x;"
x:"
x9"
bx 8"
x7"
x6"
15"
04"
x3"
x2"
x1"
x0"
x/"
x."
x-"
0,"
0+"
0*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
0y
xx
xw
xv
xu
xt
xs
xr
xq
bx p
bz o
bx n
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
0^
x]
1\
x[
1Z
bx Y
xX
1W
xV
1U
xT
xS
b11111111 R
xQ
xP
bx O
xN
xM
1L
bx K
bx J
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bz =
b11111111111111111111111111111111 <
19
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
x-
x,
bx +
x*
x)
x(
x'
x&
x%
b11111111 $
bx #
bx "
x!
$end
#200
0L#
0(#
0I$
0J$
1t#
1u#
bx00000 M$
bx00000 j$
bx00000 k$
0I#
1d#
06#
0<%
1H"
0;#
0=%
b0xx000 F%
0>%
1o$
1p$
02#
0=#
0X"
0B#
0-#
0E#
0G#
10
1Y"
1Z"
0P"
02"
0Q"
1[#
0!#
03"
1c#
0s"
0/#
1^$
0b#
0]$
1Y#
1\$
1]#
0g
0d
0z
0n%
0m%
0j%
0o%
0""
0j
11"
0J"
00"
b0 D"
b0 G"
b0 O"
0I"
0{
1|
b0 L"
b0 >"
b0 M"
b0 A"
b0 N"
06"
0h
0T%
b0 X%
b0 f%
0#"
0l%
b1 R%
b1 i%
1k%
0?$
0@$
0I%
0g%
1d%
18$
0L%
0\
0]"
0A$
b1 u%
0G
1@
#250
19$
#300
1:$
#350
1;$
#400
0d"
0["
0`#
0a#
1M
1N
b11 +
b11 Y
1>$
1q
1e
0W$
0r%
b0 s%
0b"
0c"
0f"
1g"
15$
b0 l"
0e"
12$
1+$
0%$
0n"
0K#
0h"
1,$
0D$
0J#
1)$
1a"
1'$
1#$
11$
14$
17$
1f#
1n#
0k"
0j"
1.$
0o"
0p"
0N$
0B$
1|#
0G$
1q#
1}#
1!$
1`"
0L$
0F$
0i"
1"$
1y#
1v#
0O$
b10000 H$
b10000 l$
0M#
1{#
1p#
1s#
0K$
0E$
0C$
0C#
1^"
1x#
1~#
0q%
0:#
1k#
1i#
0N#
0_$
0[
0\"
0x$
bx11111111 e%
bx11111111 &%
bx11111111 $%
0q"
09#
07#
05#
1_"
0{"
1&
1S
1%
1)
1T
1(
1-
1X
1,
bx11111111xxxxxxxx11111111 #
bx11111111xxxxxxxx11111111 J
bx11111111xxxxxxxx11111111 p
bx11111111xxxxxxxx11111111 }$
bx11111111xxxxxxxx11111111 "%
bx11111111xxxxxxxx11111111 J%
bx11111111xxxxxxxx11111111 "
bx11111111xxxxxxxx11111111 K
bx11111111xxxxxxxx11111111 n$
bx11111111xxxxxxxx11111111 ~$
bx11111111xxxxxxxx11111111 (%
1V
1!
1/
0y$
0t"
00#
0g#
0h#
0\#
0H#
0r"
0F#
1`$
1a$
1b$
1c$
b100000 M$
b100000 j$
b100000 k$
1d$
0'
bxzzzzzzzz /%
bxzzzzzzzz -%
bz #%
0K"
1*
14
11
18
0@#
0>#
0<#
04#
01#
0,#
0*#
0%#
0##
0"#
0~"
0}"
0z"
0y"
0x"
0w"
0v"
0u"
0$$
1T"
0_#
1^#
0D#
0Z#
0A#
0?#
0i$
0h$
0g$
0f$
0e$
0Z$
1Y$
0[$
0_
0`
0i
0k
0t
0v
0w
0~
0!"
0$"
0u$
0%"
0&"
0-"
0t$
0."
0/"
0l
0)%
0*%
0m
0("
08#
03#
0.#
0+#
0)#
0'#
0&#
0$#
0|"
b0 U#
b0 X#
b0 ($
0V#
0T#
1R#
0Q#
1O#
b0 V$
b0 X$
1Q$
0P$
1R$
1/$
0L#
0m"
1l#
0U"
b11 S#
0P#
0S$
1L%
1\
1]"
1A$
0@
#450
09$
#500
0:$
#550
0;$
#600
0L%
0\
0]"
0A$
1@
#610
1?$
1@$
1I%
1g%
0d%
08$
b11 u%
1G
#650
1j
1+"
19$
#700
bz -%
bz /%
bz E%
12
07
bz D%
b111111111 e%
1="
b1111111111111111 &%
b1111111111111111 $%
bz 9%
13
1r
bz %%
b11111111 $
b11111111 R
b11111111 s$
b11111111 5%
16
bz O
bz <"
bz q$
bz !%
bz 3%
bz z$
bz +%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 p
b11111111111111111111111111111111 }$
b11111111111111111111111111111111 "%
b11111111111111111111111111111111 J%
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 n$
b11111111111111111111111111111111 ~$
b11111111111111111111111111111111 (%
06%
bz {$
bz :%
0Q
0P
0F"
0;%
15
0v$
07%
b0 F%
0]
0a
0b
0c
0U$
0f
0T$
0s
0u
0x
0}
0'"
0)"
1=$
1S"
1*"
1:$
#750
1<$
1R"
1,"
1;$
#800
bz 0%
bz .%
bz @%
bz A%
bz B%
bz C%
bz n
bz E"
bz r$
bz ,%
bz 4%
0m$
0?"
0@"
0B"
0C"
19"
17"
0:"
0;"
1P#
1S$
1L%
1\
1]"
1A$
0@
#850
0+"
09$
#900
0=$
0S"
0*"
0:$
#950
0<$
0R"
0,"
0;$
#1000
0L%
0\
0]"
0A$
1@
#1050
1+"
19$
#1100
0d$
1e$
b10000 V$
b10000 X$
1`
1=$
1S"
1*"
1:$
#1150
1<$
1R"
1,"
1;$
#1200
1L%
1\
1]"
1A$
0@
#1250
0+"
09$
#1300
0=$
0S"
0*"
0:$
#1350
0<$
0R"
0,"
0;$
#1400
0L%
0\
0]"
0A$
1@
#1450
1+"
19$
#1500
1=$
1S"
1*"
1:$
#1550
1<$
1R"
1,"
1;$
#1600
1L%
1\
1]"
1A$
0@
#1650
0+"
09$
#1700
0=$
0S"
0*"
0:$
#1750
0<$
0R"
0,"
0;$
#1800
0L%
0\
0]"
0A$
1@
#1810
1w$
0D
05"
b1000000 H%
b1000000 [%
b10000 I
b110111010000000001000000 <
b1 u%
#1850
1+"
19$
#1900
1=$
1S"
1*"
1:$
#1950
1<$
1R"
1,"
1;$
#2000
1L%
1\
1]"
1A$
0@
#2050
0+"
09$
#2100
0=$
0S"
0*"
0:$
#2150
0<$
0R"
0,"
0;$
#2200
0L%
0\
0]"
0A$
1@
#2210
1["
00
1^
09
1\%
1p%
0q%
1[
1\"
0)
0T
0(
0A
#2250
1+"
19$
#2300
1=$
1S"
1*"
1:$
#2350
b1000 H$
b1000 l$
b1000000 M$
b1000000 j$
b1000000 k$
1\#
0Y$
0T"
1P$
1V#
1<$
1R"
1,"
1;$
#2400
b1 s%
1L%
1\
1]"
1A$
0@
#2450
0+"
09$
#2500
0=$
0S"
0*"
0:$
#2550
0<$
0R"
0,"
0;$
#2600
0L%
0\
0]"
0A$
1@
#2610
0o$
0p$
1x$
0-
0X
0,
b101 u%
0F
#2650
1+"
19$
#2700
b1010 H$
b1010 l$
1D$
1G$
1F$
b1000000000000 M$
b1000000000000 j$
b1000000000000 k$
0c$
1d$
1f$
0e$
b1000 V$
b1000 X$
1=$
1S"
1*"
1:$
#2750
1<$
1R"
1,"
1;$
#2800
b10 s%
1L%
1\
1]"
1A$
0@
#2850
0+"
09$
#2900
0=$
0S"
0*"
0:$
#2950
0<$
0R"
0,"
0;$
#3000
0L%
0\
0]"
0A$
1@
#3050
1+"
19$
#3100
b0 ?%
b11110 H$
b11110 l$
b1000000000000001000000000000 M$
b1000000000000001000000000000 j$
b1000000000000001000000000000 k$
b0zzzzzzzz -%
b0zzzzzzzz /%
b11111111 e%
0="
b11111111 &%
b11111111 $%
0a$
b111111110000000011111111 #
b111111110000000011111111 J
b111111110000000011111111 p
b111111110000000011111111 }$
b111111110000000011111111 "%
b111111110000000011111111 J%
b111111110000000011111111 "
b111111110000000011111111 K
b111111110000000011111111 n$
b111111110000000011111111 ~$
b111111110000000011111111 (%
b11111111 9%
03
1h$
06
b0zzzzzzzz00000000zzzzzzzz z$
b0zzzzzzzz00000000zzzzzzzz +%
16%
b0zzzzzzzz00000000zzzzzzzz {$
b0zzzzzzzz00000000zzzzzzzz :%
b1010 V$
b1010 X$
1a
1c
1f
1=$
1S"
1*"
1:$
#3150
1<$
1R"
1,"
1;$
#3200
b11 s%
1L%
1\
1]"
1A$
0@
#3250
0+"
09$
#3300
0=$
0S"
0*"
0:$
#3350
0<$
0R"
0,"
0;$
#3400
0L%
0\
0]"
0A$
1@
#3450
1+"
19$
#3500
1F$
0O$
0B$
b11 H$
b11 l$
0b$
b100000000000000000 M$
b100000000000000000 j$
b100000000000000000 k$
0d$
1g$
1e$
b11110 V$
b11110 X$
1=$
1S"
1*"
1:$
#3550
1<$
1R"
1,"
1;$
#3600
1r%
b100 s%
1L%
1\
1]"
1A$
0@
#3650
0+"
09$
#3700
0=$
0S"
0*"
0:$
#3750
0<$
0R"
0,"
0;$
#3800
0L%
0\
0]"
0A$
1@
#3850
1+"
19$
#3900
0N$
0B$
0L$
b10011 H$
b10011 l$
0`$
1b$
1c$
b100000000000000000000000000 M$
b100000000000000000000000000 j$
b100000000000000000000000000 k$
1d$
1i$
0g$
0f$
0e$
b11 V$
b11 X$
1=$
1S"
1*"
1:$
#3950
1<$
1R"
1,"
1;$
#4000
0r%
b101 s%
1L%
1\
1]"
1A$
0@
#4050
0+"
09$
#4100
0=$
0S"
0*"
0:$
#4150
0<$
0R"
0,"
0;$
#4200
0L%
0\
0]"
0A$
1@
#4250
1+"
19$
#4300
b11111111zzzzzzzz -%
b11111111zzzzzzzz /%
b111111111 e%
1="
b1111111111111111 &%
b1111111111111111 $%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 p
b11111111111111111111111111111111 }$
b11111111111111111111111111111111 "%
b11111111111111111111111111111111 J%
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 n$
b11111111111111111111111111111111 ~$
b11111111111111111111111111111111 (%
b11111111zzzzzzzz11111111zzzzzzzz z$
b11111111zzzzzzzz11111111zzzzzzzz +%
b11111111zzzzzzzz11111111zzzzzzzz {$
b11111111zzzzzzzz11111111zzzzzzzz :%
b11111111 ?%
1`#
1a#
0M
0N
b0 +
b0 Y
0>$
0q
1W$
b1001 H$
b1001 l$
1C$
b10000000000000000000000000 M$
b10000000000000000000000000 j$
b10000000000000000000000000 k$
0d$
1e$
b10011 V$
b10011 X$
1=$
1S"
1*"
1:$
#4350
1[$
0R$
1<$
1R"
1,"
1;$
#4400
b100 l"
1d"
0/$
1U"
b110 s%
b0 S#
1L%
1\
1]"
1A$
0@
#4450
0+"
09$
#4500
0=$
0S"
0*"
0:$
#4550
0<$
0R"
0,"
0;$
#4600
b0 l"
0d"
0["
1/$
0`#
0a#
1M
1N
b11 +
b11 Y
0U"
1>$
1q
0W$
b11 S#
b0 s%
1o$
1p$
10
0^
19
0\%
0p%
0x$
0[
0\"
1-
1X
1,
1)
1T
1(
1F
1A
0L%
0\
0]"
0A$
1@
#4610
b10 u%
#4650
1+"
19$
#4700
0G$
0D$
1F$
b11001 H$
b11001 l$
0C$
1a$
0c$
b100010000000000000000000 M$
b100010000000000000000000 j$
b100010000000000000000000 k$
1d$
0h$
1f$
0e$
b1001 V$
b1001 X$
1=$
1S"
1*"
1:$
#4750
b100000000000000000000000 M$
b100000000000000000000000 j$
b100000000000000000000000 k$
0\#
0[$
1Y$
1T"
1R$
0P$
0V#
1<$
1R"
1,"
1;$
#4800
1L%
1\
1]"
1A$
0@
#4850
0+"
09$
#4900
0=$
0S"
0*"
0:$
#4950
0<$
0R"
0,"
0;$
#5000
0L%
0\
0]"
0A$
1@
#5050
1+"
19$
#5100
0F$
b0 H$
b0 l$
b0 M$
b0 j$
b0 k$
0d$
13
1e$
16
b11001 V$
b11001 X$
0a
0f
1=$
1S"
1*"
1:$
#5150
1<$
1R"
1,"
1;$
#5200
1L%
1\
1]"
1A$
0@
#5250
0+"
09$
#5300
0=$
0S"
0*"
0:$
#5350
0<$
0R"
0,"
0;$
#5400
0L%
0\
0]"
0A$
1@
#5410
0w$
1D
15"
b1111100 H%
b1111100 [%
b11111 I
b11111111111111111111111111111111 <
#5450
1+"
19$
#5500
b10000 H$
b10000 l$
bz -%
b100000 M$
b100000 j$
b100000 k$
bz /%
1`$
1c$
1d$
bz 9%
0i$
0f$
0e$
bz z$
bz +%
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 n$
b11111111111111111111111111111111 ~$
b11111111111111111111111111111111 (%
06%
bz {$
bz :%
b0 V$
b0 X$
0c
1=$
1S"
1*"
1:$
#5550
1<$
1R"
1,"
1;$
#5600
1L%
1\
1]"
1A$
0@
#5650
0+"
09$
#5700
0=$
0S"
0*"
0:$
#5750
0<$
0R"
0,"
0;$
#5800
0L%
0\
0]"
0A$
1@
#5850
1+"
19$
#5900
0d$
1e$
b10000 V$
b10000 X$
1=$
1S"
1*"
1:$
#5950
1<$
1R"
1,"
1;$
#6000
1L%
1\
1]"
1A$
0@
#6050
0+"
09$
#6100
0=$
0S"
0*"
0:$
#6150
0<$
0R"
0,"
0;$
#6200
0L%
0\
0]"
0A$
1@
#6210
