
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27 (git sha1 5f88c218b, gcc 11.3.0-1ubuntu1~22.04 -fPIC -O3)


-- Running command `read_verilog -sv -noblackbox ice40/ice40hx8k.sv source/top.sv source/clkdiv.sv source/frequency_divider.sv source/fsm.sv source/keypad.sv source/oscillator.sv source/pwm.sv source/signal_mixer.sv source/sample_rate_clkdiv.sv source/waveshaper.sv source/sequential_div.sv ice40/uart/uart.v ice40/uart/uart_tx.v ice40/uart/uart_rx.v; synth_ice40 -top ice40hx8k -json ./ice40/build/ice40.json' --

1. Executing Verilog-2005 frontend: ice40/ice40hx8k.sv
Parsing SystemVerilog input from `ice40/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: source/top.sv
Parsing SystemVerilog input from `source/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: source/clkdiv.sv
Parsing SystemVerilog input from `source/clkdiv.sv' to AST representation.
Generating RTLIL representation for module `\clkdiv'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: source/frequency_divider.sv
Parsing SystemVerilog input from `source/frequency_divider.sv' to AST representation.
Generating RTLIL representation for module `\frequency_divider'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: source/fsm.sv
Parsing SystemVerilog input from `source/fsm.sv' to AST representation.
Generating RTLIL representation for module `\fsm'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: source/keypad.sv
Parsing SystemVerilog input from `source/keypad.sv' to AST representation.
Generating RTLIL representation for module `\keypad'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: source/oscillator.sv
Parsing SystemVerilog input from `source/oscillator.sv' to AST representation.
Generating RTLIL representation for module `\oscillator'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: source/pwm.sv
Parsing SystemVerilog input from `source/pwm.sv' to AST representation.
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: source/signal_mixer.sv
Parsing SystemVerilog input from `source/signal_mixer.sv' to AST representation.
Generating RTLIL representation for module `\signal_mixer'.
Warning: Replacing memory \samples with list of registers. See source/signal_mixer.sv:30
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: source/sample_rate_clkdiv.sv
Parsing SystemVerilog input from `source/sample_rate_clkdiv.sv' to AST representation.
Generating RTLIL representation for module `\sample_rate_clkdiv'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: source/waveshaper.sv
Parsing SystemVerilog input from `source/waveshaper.sv' to AST representation.
Generating RTLIL representation for module `\waveshaper'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: source/sequential_div.sv
Parsing SystemVerilog input from `source/sequential_div.sv' to AST representation.
Generating RTLIL representation for module `\sequential_div'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ice40/uart/uart.v
Parsing SystemVerilog input from `ice40/uart/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ice40/uart/uart_tx.v
Parsing SystemVerilog input from `ice40/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ice40/uart/uart_rx.v
Parsing SystemVerilog input from `ice40/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

16. Executing SYNTH_ICE40 pass.

16.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

16.2. Executing HIERARCHY pass (managing design hierarchy).

16.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \waveshaper
Used module:             \sequential_div
Used module:         \oscillator
Used module:             \clkdiv
Used module:         \pwm
Used module:         \signal_mixer
Used module:         \fsm
Used module:         \sample_rate_clkdiv
Used module:         \frequency_divider
Used module:         \keypad
Used module:     \reset_on_start
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter 1 (\WIDTH) = 12

16.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sequential_div'.
Parameter 1 (\WIDTH) = 12
Generating RTLIL representation for module `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100'.
Reprocessing module top because instantiated module waveshaper has become available.
Generating RTLIL representation for module `\top'.
Warning: Replacing memory \samples with list of registers. See source/top.sv:0
Warning: Replacing memory \Count with list of registers. See source/top.sv:0
Warning: Replacing memory \freq_div_table with list of registers. See source/top.sv:0
Parameter \DATA_WIDTH = 8

16.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

16.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \BITLEN = 8

16.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\clkdiv'.
Parameter \BITLEN = 8
Generating RTLIL representation for module `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000'.
Parameter \BITLEN = 18

16.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\clkdiv'.
Parameter \BITLEN = 18
Generating RTLIL representation for module `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010'.
Parameter 1 (\WIDTH) = 26

16.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sequential_div'.
Parameter 1 (\WIDTH) = 26
Generating RTLIL representation for module `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010'.

16.2.8. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \waveshaper
Used module:             $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010
Used module:         \oscillator
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010
Used module:         \pwm
Used module:         \sequential_div
Used module:         \signal_mixer
Used module:         \fsm
Used module:         \sample_rate_clkdiv
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000
Used module:         \frequency_divider
Used module:         \keypad
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Parameter 1 (\WIDTH) = 12
Found cached RTLIL representation for module `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100'.

16.2.9. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \waveshaper
Used module:             $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010
Used module:         \oscillator
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010
Used module:         \pwm
Used module:         $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100
Used module:         \signal_mixer
Used module:         \fsm
Used module:         \sample_rate_clkdiv
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000
Used module:         \frequency_divider
Used module:         \keypad
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

16.2.10. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \waveshaper
Used module:             $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010
Used module:         \oscillator
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010
Used module:         \pwm
Used module:         $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100
Used module:         \signal_mixer
Used module:         \fsm
Used module:         \sample_rate_clkdiv
Used module:             $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000
Used module:         \frequency_divider
Used module:         \keypad
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removing unused module `\sequential_div'.
Removing unused module `\clkdiv'.
Removed 4 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).
Warning: Resizing cell port ice40hx8k.top_inst.sigout from 8 bits to 1 bits.
Warning: Resizing cell port ice40hx8k.top_inst.rxdata from 1 bits to 8 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.prescale from 32 bits to 16 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.rst from 32 bits to 1 bits.

16.3. Executing PROC pass (convert processes to netlists).

16.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$source/sequential_div.sv:29$855 in module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:0$851 in module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$536 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$525 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$522 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$519 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$516 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$513 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$498 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$487 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$484 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$481 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$478 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$475 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$source/clkdiv.sv:0$848 in module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$source/clkdiv.sv:17$846 in module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.
Marked 1 switch rules as full_case in process $proc$source/clkdiv.sv:0$843 in module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$source/clkdiv.sv:17$841 in module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.
Marked 4 switch rules as full_case in process $proc$ice40/uart/uart_tx.v:78$821 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Removed 1 dead cases from process $proc$source/waveshaper.sv:0$236 in module waveshaper.
Marked 2 switch rules as full_case in process $proc$source/waveshaper.sv:0$236 in module waveshaper.
Marked 2 switch rules as full_case in process $proc$source/pwm.sv:0$197 in module pwm.
Marked 1 switch rules as full_case in process $proc$source/pwm.sv:21$195 in module pwm.
Marked 1 switch rules as full_case in process $proc$source/keypad.sv:34$188 in module keypad.
Marked 1 switch rules as full_case in process $proc$source/keypad.sv:27$187 in module keypad.
Marked 1 switch rules as full_case in process $proc$source/keypad.sv:20$186 in module keypad.
Removed 1 dead cases from process $proc$source/fsm.sv:0$181 in module fsm.
Marked 1 switch rules as full_case in process $proc$source/fsm.sv:0$181 in module fsm.
Marked 1 switch rules as full_case in process $proc$source/fsm.sv:14$179 in module fsm.
Marked 3 switch rules as full_case in process $proc$source/frequency_divider.sv:0$119 in module frequency_divider.
Marked 1 switch rules as full_case in process $proc$source/frequency_divider.sv:33$117 in module frequency_divider.
Marked 7 switch rules as full_case in process $proc$ice40/uart/uart_rx.v:86$793 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 4 switch rules as full_case in process $proc$source/sequential_div.sv:29$687 in module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.
Marked 1 switch rules as full_case in process $proc$source/sequential_div.sv:0$683 in module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.
Marked 5 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:131$16 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:104$9 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:98$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:14$1 in module ice40hx8k.
Removed a total of 2 dead cases.

16.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 114 assignments to connections.

16.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$535'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$531'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$524'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$521'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$518'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$515'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$512'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$510'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$508'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$504'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$497'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$493'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$486'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$483'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$480'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$477'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$474'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$472'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$840'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$839'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$838'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$837'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$836'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$835'.
  Set init value: \input_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$820'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$819'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$818'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$817'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$816'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$815'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$814'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$813'.
  Set init value: \output_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$812'.
  Set init value: \output_axis_tdata_reg = 8'00000000
Found init rule in `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
  Set init value: \startup = 3'000
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
  Set init value: \ctr = 16'0000000000000000

16.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \nrst in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$522'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$516'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$484'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$478'.
Found async reset \n_rst in `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:17$846'.
Found async reset \n_rst in `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:17$841'.
Found async reset \n_rst in `\pwm.$proc$source/pwm.sv:21$195'.
Found async reset \n_rst in `\keypad.$proc$source/keypad.sv:34$188'.
Found async reset \n_rst in `\keypad.$proc$source/keypad.sv:27$187'.
Found async reset \n_rst in `\keypad.$proc$source/keypad.sv:20$186'.
Found async reset \n_rst in `\fsm.$proc$source/fsm.sv:14$179'.
Found async reset \nrst in `\frequency_divider.$proc$source/frequency_divider.sv:33$117'.
Found async reset \nrst in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
Found async reset \manual in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Found async reset \rxready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Found async reset \txready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.

16.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~61 debug messages>

16.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$source/top.sv:0$792'.
Creating decoders for process `\top.$proc$source/top.sv:160$790'.
Creating decoders for process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
     1/8: $0\acc[26:0]
     2/8: $0\busy[0:0]
     3/8: $0\i[4:0]
     4/8: $0\quo[25:0]
     5/8: $0\done[0:0]
     6/8: $0\b1[25:0]
     7/8: $0\rem[25:0]
     8/8: $0\fin_quo[7:0]
Creating decoders for process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:0$851'.
     1/1: { $1\acc_next[26:0] $1\quo_next[25:0] }
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$536'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$535'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$531'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$525'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$524'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$522'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$521'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$519'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$518'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$516'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$515'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$513'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$512'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$511'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$510'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$509'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$508'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$504'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$498'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$497'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$493'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$487'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$486'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$484'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$483'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$481'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$480'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$478'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$477'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$475'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$474'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$473'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$472'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$471'.
Creating decoders for process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:0$848'.
     1/2: $1\next_hzX[0:0]
     2/2: $1\next_cnt[17:0]
Creating decoders for process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:17$846'.
     1/2: $0\hzX[0:0]
     2/2: $0\cnt[17:0]
Creating decoders for process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:0$843'.
     1/2: $1\next_hzX[0:0]
     2/2: $1\next_cnt[7:0]
Creating decoders for process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:17$841'.
     1/2: $0\hzX[0:0]
     2/2: $0\cnt[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$840'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$839'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$838'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$837'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$836'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$835'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
     1/6: $0\data_reg[8:0]
     2/6: $0\prescale_reg[18:0]
     3/6: $0\txd_reg[0:0]
     4/6: $0\busy_reg[0:0]
     5/6: $0\bit_cnt[3:0]
     6/6: $0\input_axis_tready_reg[0:0]
Creating decoders for process `\waveshaper.$proc$source/waveshaper.sv:0$236'.
     1/2: $2\signal[7:0]
     2/2: $1\signal[7:0]
Creating decoders for process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
Creating decoders for process `\pwm.$proc$source/pwm.sv:0$197'.
     1/2: $1\next_pwm_out[0:0]
     2/2: $1\next_counter[7:0]
Creating decoders for process `\pwm.$proc$source/pwm.sv:21$195'.
     1/3: $0\pwm_out[0:0]
     2/3: $0\counter[7:0]
     3/3: $0\final_sample_in[7:0]
Creating decoders for process `\keypad.$proc$source/keypad.sv:34$188'.
     1/1: $0\delay_octive_down_in[1:0]
Creating decoders for process `\keypad.$proc$source/keypad.sv:27$187'.
     1/1: $0\delay_octive_up_in[1:0]
Creating decoders for process `\keypad.$proc$source/keypad.sv:20$186'.
     1/1: $0\delay_in[1:0]
Creating decoders for process `\fsm.$proc$source/fsm.sv:0$181'.
     1/1: $1\next_mode[1:0]
Creating decoders for process `\fsm.$proc$source/fsm.sv:14$179'.
     1/1: $0\mode[1:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
     1/14: $1\div11[17:0]
     2/14: $1\div10[17:0]
     3/14: $1\div9[17:0]
     4/14: $1\div8[17:0]
     5/14: $1\div7[17:0]
     6/14: $1\div6[17:0]
     7/14: $1\div5[17:0]
     8/14: $1\div4[17:0]
     9/14: $1\div3[17:0]
    10/14: $1\div2[17:0]
    11/14: $1\div1[17:0]
    12/14: $1\div0[17:0]
    13/14: $2\next_state[2:0]
    14/14: $1\next_state[2:0]
Creating decoders for process `\frequency_divider.$proc$source/frequency_divider.sv:33$117'.
     1/1: $0\state[2:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$820'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$819'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$818'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$817'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$816'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$815'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$814'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$813'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$812'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\output_axis_tvalid_reg[0:0]
     5/9: $0\output_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\data_reg[7:0]
     9/9: $0\busy_reg[0:0]
Creating decoders for process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
     1/8: $0\acc[12:0]
     2/8: $0\busy[0:0]
     3/8: $0\i[3:0]
     4/8: $0\quo[11:0]
     5/8: $0\done[0:0]
     6/8: $0\b1[11:0]
     7/8: $0\rem[11:0]
     8/8: $0\fin_quo[7:0]
Creating decoders for process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:0$683'.
     1/1: { $1\acc_next[12:0] $1\quo_next[11:0] }
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
     1/2: $0\ctr[15:0]
     2/2: $0\hz100[0:0]

16.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\samples[0]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[1]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[2]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[3]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[4]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[5]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[6]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[7]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[8]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[9]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[10]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\samples[11]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[0]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[1]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[2]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[3]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[4]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[5]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[6]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[7]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[8]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[9]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[10]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\freq_div_table[11]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[0]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[1]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[2]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[3]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[4]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[5]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[6]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[7]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[8]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[9]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[10]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `\top.\Count[11]' from process `\top.$proc$source/top.sv:0$792'.
No latch inferred for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\quo_next' from process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:0$851'.
No latch inferred for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\acc_next' from process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:0$851'.
No latch inferred for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.\next_cnt' from process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:0$848'.
No latch inferred for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.\next_hzX' from process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:0$848'.
No latch inferred for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.\next_cnt' from process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:0$843'.
No latch inferred for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.\next_hzX' from process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:0$843'.
No latch inferred for signal `\waveshaper.\signal' from process `\waveshaper.$proc$source/waveshaper.sv:0$236'.
No latch inferred for signal `\signal_mixer.\samples[0]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[1]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[2]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[3]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[4]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[5]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[6]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[7]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[8]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[9]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[10]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\signal_mixer.\samples[11]' from process `\signal_mixer.$proc$source/signal_mixer.sv:0$223'.
No latch inferred for signal `\pwm.\next_counter' from process `\pwm.$proc$source/pwm.sv:0$197'.
No latch inferred for signal `\pwm.\next_pwm_out' from process `\pwm.$proc$source/pwm.sv:0$197'.
No latch inferred for signal `\fsm.\next_mode' from process `\fsm.$proc$source/fsm.sv:0$181'.
No latch inferred for signal `\frequency_divider.\div0' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div1' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div2' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div3' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div4' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div5' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div6' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div7' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div8' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div9' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div10' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\div11' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `\frequency_divider.\next_state' from process `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
No latch inferred for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\quo_next' from process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:0$683'.
No latch inferred for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\acc_next' from process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:0$683'.

16.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\pwm_out' using process `\top.$proc$source/top.sv:160$790'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\done' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1399' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\fin_quo' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1400' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\rem' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1401' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\b1' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1402' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\quo' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1403' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\acc' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1404' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\i' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1405' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.\busy' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
  created $adff cell `$procdff$1406' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543'.
  created $adff cell `$procdff$1407' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$536'.
  created $dff cell `$procdff$1408' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532'.
  created $adff cell `$procdff$1409' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$525'.
  created $dff cell `$procdff$1410' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$522'.
  created $adff cell `$procdff$1411' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$519'.
  created $dff cell `$procdff$1412' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$516'.
  created $adff cell `$procdff$1413' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$513'.
  created $dff cell `$procdff$1414' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$511'.
  created $dff cell `$procdff$1415' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$509'.
  created $dff cell `$procdff$1416' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505'.
  created $adff cell `$procdff$1417' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$498'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494'.
  created $adff cell `$procdff$1419' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$487'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$484'.
  created $adff cell `$procdff$1421' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$481'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$478'.
  created $adff cell `$procdff$1423' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$475'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$473'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$471'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.\hzX' using process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:17$846'.
  created $adff cell `$procdff$1427' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.\cnt' using process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:17$846'.
  created $adff cell `$procdff$1428' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.\hzX' using process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:17$841'.
  created $adff cell `$procdff$1429' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.\cnt' using process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:17$841'.
  created $adff cell `$procdff$1430' with positive edge clock and negative level reset.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\input_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\pwm.\pwm_out' using process `\pwm.$proc$source/pwm.sv:21$195'.
  created $adff cell `$procdff$1437' with positive edge clock and negative level reset.
Creating register for signal `\pwm.\final_sample_in' using process `\pwm.$proc$source/pwm.sv:21$195'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\pwm.\counter' using process `\pwm.$proc$source/pwm.sv:21$195'.
  created $adff cell `$procdff$1441' with positive edge clock and negative level reset.
Creating register for signal `\keypad.\delay_octive_down_in' using process `\keypad.$proc$source/keypad.sv:34$188'.
  created $adff cell `$procdff$1442' with positive edge clock and negative level reset.
Creating register for signal `\keypad.\delay_octive_up_in' using process `\keypad.$proc$source/keypad.sv:27$187'.
  created $adff cell `$procdff$1443' with positive edge clock and negative level reset.
Creating register for signal `\keypad.\delay_in' using process `\keypad.$proc$source/keypad.sv:20$186'.
  created $adff cell `$procdff$1444' with positive edge clock and negative level reset.
Creating register for signal `\fsm.\mode' using process `\fsm.$proc$source/fsm.sv:14$179'.
  created $adff cell `$procdff$1445' with positive edge clock and negative level reset.
Creating register for signal `\frequency_divider.\state' using process `\frequency_divider.$proc$source/frequency_divider.sv:33$117'.
  created $adff cell `$procdff$1446' with positive edge clock and negative level reset.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\done' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1456' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\fin_quo' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1457' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\rem' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1458' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\b1' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1459' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\quo' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1460' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\acc' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1461' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\i' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1462' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.\busy' using process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
  created $adff cell `$procdff$1463' with positive edge clock and negative level reset.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
  created $adff cell `$procdff$1464' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
  created $adff cell `$procdff$1465' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
  created $adff cell `$procdff$1466' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$1468' with positive edge clock.

16.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

16.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$source/top.sv:0$792'.
Removing empty process `top.$proc$source/top.sv:160$790'.
Found and cleaned up 4 empty switches in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
Removing empty process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:29$855'.
Found and cleaned up 1 empty switch in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:0$851'.
Removing empty process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.$proc$source/sequential_div.sv:0$851'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$543'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$536'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$536'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$535'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$532'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$531'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$525'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$525'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$524'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$522'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$521'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$519'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$519'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$518'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$516'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$515'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$513'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$513'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$512'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$511'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$511'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$510'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$509'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$508'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$505'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$504'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$498'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$498'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$497'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$494'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$493'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$487'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$487'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$486'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$484'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$483'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$481'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$481'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$480'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$478'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$477'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$475'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$475'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$474'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$473'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$473'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$472'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$471'.
Found and cleaned up 1 empty switch in `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:0$848'.
Removing empty process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:0$848'.
Removing empty process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.$proc$source/clkdiv.sv:17$846'.
Found and cleaned up 1 empty switch in `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:0$843'.
Removing empty process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:0$843'.
Removing empty process `$paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.$proc$source/clkdiv.sv:17$841'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$840'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$839'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$838'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$837'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$836'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$835'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$821'.
Found and cleaned up 2 empty switches in `\waveshaper.$proc$source/waveshaper.sv:0$236'.
Removing empty process `waveshaper.$proc$source/waveshaper.sv:0$236'.
Removing empty process `signal_mixer.$proc$source/signal_mixer.sv:0$223'.
Found and cleaned up 2 empty switches in `\pwm.$proc$source/pwm.sv:0$197'.
Removing empty process `pwm.$proc$source/pwm.sv:0$197'.
Found and cleaned up 1 empty switch in `\pwm.$proc$source/pwm.sv:21$195'.
Removing empty process `pwm.$proc$source/pwm.sv:21$195'.
Removing empty process `keypad.$proc$source/keypad.sv:34$188'.
Removing empty process `keypad.$proc$source/keypad.sv:27$187'.
Removing empty process `keypad.$proc$source/keypad.sv:20$186'.
Found and cleaned up 1 empty switch in `\fsm.$proc$source/fsm.sv:0$181'.
Removing empty process `fsm.$proc$source/fsm.sv:0$181'.
Removing empty process `fsm.$proc$source/fsm.sv:14$179'.
Found and cleaned up 3 empty switches in `\frequency_divider.$proc$source/frequency_divider.sv:0$119'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:0$119'.
Removing empty process `frequency_divider.$proc$source/frequency_divider.sv:33$117'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$820'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$819'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$818'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$817'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$816'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$815'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$814'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$813'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$812'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$793'.
Found and cleaned up 4 empty switches in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
Removing empty process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:29$687'.
Found and cleaned up 1 empty switch in `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:0$683'.
Removing empty process `$paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.$proc$source/sequential_div.sv:0$683'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Found and cleaned up 5 empty switches in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Cleaned up 61 empty switches.

16.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.
<suppressed ~2 debug messages>
Optimizing module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.
Optimizing module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.
Optimizing module uart.
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module waveshaper.
<suppressed ~6 debug messages>
Optimizing module sample_rate_clkdiv.
Optimizing module signal_mixer.
Optimizing module pwm.
Optimizing module oscillator.
Optimizing module keypad.
Optimizing module fsm.
<suppressed ~1 debug messages>
Optimizing module frequency_divider.
<suppressed ~1 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.
<suppressed ~2 debug messages>
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.

16.4. Executing FLATTEN pass (flatten design).
Deleting now unused module top.
Deleting now unused module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000011010.
Deleting now unused module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000010010.
Deleting now unused module $paramod\clkdiv\BITLEN=s32'00000000000000000000000000001000.
Deleting now unused module uart.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module waveshaper.
Deleting now unused module sample_rate_clkdiv.
Deleting now unused module signal_mixer.
Deleting now unused module pwm.
Deleting now unused module oscillator.
Deleting now unused module keypad.
Deleting now unused module fsm.
Deleting now unused module frequency_divider.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\sequential_div\WIDTH=s32'00000000000000000000000000001100.
Deleting now unused module reset_on_start.
<suppressed ~39 debug messages>

16.5. Executing TRIBUF pass.

16.6. Executing DEMINOUT pass (demote inout ports to input or output).

16.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~247 debug messages>

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 151 unused cells and 1398 unused wires.
<suppressed ~221 debug messages>

16.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [0] is used but has no driver.
Warning: Wire ice40hx8k.\right [6] is used but has no driver.
Warning: Wire ice40hx8k.\right [5] is used but has no driver.
Warning: Wire ice40hx8k.\right [4] is used but has no driver.
Warning: Wire ice40hx8k.\right [3] is used but has no driver.
Warning: Wire ice40hx8k.\right [2] is used but has no driver.
Warning: Wire ice40hx8k.\right [0] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\txclk is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [0] is used but has no driver.
Found and reported 74 problems.

16.10. Executing OPT pass (performing simple optimizations).

16.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

16.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procmux$874: \top_inst.genblk2[0].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procmux$872: \top_inst.genblk2[0].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procmux$874: \top_inst.genblk2[10].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procmux$872: \top_inst.genblk2[10].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procmux$874: \top_inst.genblk2[11].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procmux$872: \top_inst.genblk2[11].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procmux$874: \top_inst.genblk2[1].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procmux$872: \top_inst.genblk2[1].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procmux$874: \top_inst.genblk2[2].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procmux$872: \top_inst.genblk2[2].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procmux$874: \top_inst.genblk2[3].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procmux$872: \top_inst.genblk2[3].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procmux$874: \top_inst.genblk2[4].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procmux$872: \top_inst.genblk2[4].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procmux$874: \top_inst.genblk2[5].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procmux$872: \top_inst.genblk2[5].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procmux$874: \top_inst.genblk2[6].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procmux$872: \top_inst.genblk2[6].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procmux$874: \top_inst.genblk2[7].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procmux$872: \top_inst.genblk2[7].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procmux$874: \top_inst.genblk2[8].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procmux$872: \top_inst.genblk2[8].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procmux$874: \top_inst.genblk2[9].wave_shpr.div.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procmux$872: \top_inst.genblk2[9].wave_shpr.div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\top_inst.\sig_norm.$procmux$1315: \top_inst.sig_norm.busy -> 1'0
      Replacing known input bits on port A of cell $flatten\top_inst.\sig_norm.$procmux$1313: \top_inst.sig_norm.busy -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[0].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[10].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[11].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[1].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[2].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[3].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[4].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[5].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[6].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\freq_div.$procmux$1141.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[7].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[8].wave_shpr.$procmux$1083.
    dead port 1/2 on $mux $flatten\top_inst.\genblk2[9].wave_shpr.$procmux$1083.
Removed 13 multiplexer ports.
<suppressed ~155 debug messages>

16.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.10.6. Executing OPT_DFF pass (perform DFF optimizations).

16.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 140 unused wires.
<suppressed ~57 debug messages>

16.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.10.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

16.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.10.13. Executing OPT_DFF pass (perform DFF optimizations).

16.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.10.16. Finished OPT passes. (There is nothing left to do.)

16.11. Executing FSM pass (extract and optimize FSM).

16.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.ros.startup as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking ice40hx8k.top_inst.FSM.mode as FSM state register:
    Circuit seems to be self-resetting.

16.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.12. Executing OPT pass (performing simple optimizations).

16.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

16.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1468 ($dff) from module ice40hx8k (D = $not$ice40/ice40hx8k.sv:18$3_Y, Q = \hz100).
Adding SRST signal on $procdff$1467 ($dff) from module ice40hx8k (D = $add$ice40/ice40hx8k.sv:21$4_Y [15:0], Q = \ctr, rval = 16'0000000000000000).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1436 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1058_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1435 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$0\prescale_reg[18:0], Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1434 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$999_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1432 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1031_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1431 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1069_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1505 ($sdff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1067_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg).
Adding EN signal on $flatten\top_inst.\sig_norm.$procdff$1462 ($adff) from module ice40hx8k (D = $flatten\top_inst.\sig_norm.$0\i[3:0], Q = \top_inst.sig_norm.i).
Adding EN signal on $flatten\top_inst.\sig_norm.$procdff$1461 ($adff) from module ice40hx8k (D = $flatten\top_inst.\sig_norm.$0\acc[12:0], Q = \top_inst.sig_norm.acc).
Adding EN signal on $flatten\top_inst.\sig_norm.$procdff$1460 ($adff) from module ice40hx8k (D = $flatten\top_inst.\sig_norm.$0\quo[11:0], Q = \top_inst.sig_norm.quo).
Adding EN signal on $flatten\top_inst.\sig_norm.$procdff$1459 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.mixer.num_signals }, Q = \top_inst.sig_norm.b1).
Adding EN signal on $flatten\top_inst.\sig_norm.$procdff$1457 ($adff) from module ice40hx8k (D = \top_inst.sig_norm.quo_next [7:0], Q = \top_inst.sig_norm.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[9].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[9].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[9].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[9].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[9].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[9].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[9].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[9].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[9].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[9].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[8].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[8].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[8].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[8].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[8].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[8].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[8].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[8].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[8].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[8].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[7].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[7].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[7].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[7].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[7].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[7].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[7].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[7].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[7].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[7].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[6].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[6].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[6].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[6].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[6].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[6].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[6].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[6].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[6].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[6].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[5].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[5].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[5].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[5].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[5].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[5].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[5].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[5].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[5].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[5].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[4].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[4].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[4].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[4].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[4].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[4].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[4].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[4].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[4].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[4].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[3].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[3].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[3].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[3].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[3].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[3].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[3].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[3].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[3].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[3].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[2].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[2].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[2].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[2].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[2].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[2].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[2].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[2].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[2].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[2].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[1].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[1].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[1].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[1].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[1].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[1].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[1].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[1].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[1].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[1].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[11].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[11].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[11].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[11].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[11].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[11].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[11].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[11].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[11].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[11].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[10].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[10].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[10].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[10].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[10].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[10].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[10].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[10].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[10].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[10].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procdff$1405 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[0].wave_shpr.\div.$0\i[4:0], Q = \top_inst.genblk2[0].wave_shpr.div.i).
Adding EN signal on $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procdff$1404 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[0].wave_shpr.\div.$0\acc[26:0], Q = \top_inst.genblk2[0].wave_shpr.div.acc).
Adding EN signal on $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procdff$1403 ($adff) from module ice40hx8k (D = $flatten\top_inst.\genblk2[0].wave_shpr.\div.$0\quo[25:0], Q = \top_inst.genblk2[0].wave_shpr.div.quo).
Adding EN signal on $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procdff$1402 ($adff) from module ice40hx8k (D = { 8'00000000 \top_inst.genblk1[0].osc.clkdiv_C.lim }, Q = \top_inst.genblk2[0].wave_shpr.div.b1).
Adding EN signal on $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procdff$1400 ($adff) from module ice40hx8k (D = \top_inst.genblk2[0].wave_shpr.div.quo_next [7:0], Q = \top_inst.genblk2[0].wave_shpr.div.fin_quo).
Adding EN signal on $flatten\top_inst.\freq_div.$procdff$1446 ($adff) from module ice40hx8k (D = \top_inst.freq_div.next_state, Q = \top_inst.freq_div.state).
Adding EN signal on $flatten\top_inst.\PWM.$procdff$1440 ($dff) from module ice40hx8k (D = \top_inst.sig_norm.fin_quo, Q = \top_inst.PWM.final_sample_in).
Adding EN signal on $flatten\ros.$procdff$1464 ($adff) from module ice40hx8k (D = $flatten\ros.$0\startup[2:0], Q = \ros.startup).
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1952 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1917 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1882 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1847 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1777 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1742 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1707 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1672 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1637 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1602 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1567 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1532 ($adffe) from module ice40hx8k.

16.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 74 unused cells and 74 unused wires.
<suppressed ~75 debug messages>

16.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~45 debug messages>

16.12.9. Rerunning OPT passes. (Maybe there is more to do..)

16.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~285 debug messages>
Removed a total of 95 cells.

16.12.13. Executing OPT_DFF pass (perform DFF optimizations).

16.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

16.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.12.16. Rerunning OPT passes. (Maybe there is more to do..)

16.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.12.20. Executing OPT_DFF pass (perform DFF optimizations).

16.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.12.23. Finished OPT passes. (There is nothing left to do.)

16.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1754 ($ne).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823 ($sub).
Removed top 13 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:102$828 ($gt).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$829 ($sub).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$829 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$eq$ice40/uart/uart_tx.v:106$832 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$822 ($gt).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1579 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1614 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1544 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1929 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1894 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1859 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1824 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1789 ($ne).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1684 ($ne).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt).
Removed top 1 bits (of 18) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1649 ($ne).
Removed top 24 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 23 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 22 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$ternary$source/waveshaper.sv:49$245 ($mux).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 27 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
Removed top 8 bits (of 26) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 1 bits (of 27) from port A of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\PWM.$add$source/pwm.sv:40$199 ($add).
Removed top 24 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\PWM.$add$source/pwm.sv:40$199 ($add).
Removed top 8 bits (of 12) from port B of cell ice40hx8k.$flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685 ($sub).
Removed top 1 bits (of 13) from port Y of cell ice40hx8k.$flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685 ($sub).
Removed top 1 bits (of 13) from port A of cell ice40hx8k.$flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691 ($add).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691 ($add).
Removed top 3 bits (of 4) from port A of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212 ($add).
Removed top 2 bits (of 4) from port Y of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212 ($add).
Removed top 2 bits (of 4) from port A of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213 ($add).
Removed top 1 bits (of 4) from port Y of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213 ($add).
Removed top 1 bits (of 4) from port A of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$214 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$214 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$215 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$216 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$217 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$218 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$219 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$220 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$221 ($add).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222 ($add).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:30$224 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:31$225 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:32$226 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:33$227 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:34$228 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:35$229 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:36$230 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:37$231 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:38$232 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:39$233 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:40$234 ($mux).
Removed top 24 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:41$235 ($mux).
Removed top 1 bits (of 2) from mux cell ice40hx8k.$flatten\top_inst.\FSM.$ternary$source/fsm.sv:24$182 ($mux).
Removed top 1 bits (of 2) from mux cell ice40hx8k.$flatten\top_inst.\FSM.$ternary$source/fsm.sv:26$184 ($mux).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\FSM.$procmux$1099_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845 ($add).
Removed top 24 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845 ($add).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130 ($ge).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:51$131 ($sub).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152 ($shr).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154 ($shr).
Removed top 1 bits (of 3) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:65$155 ($sub).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$1719 ($ne).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl).
Removed top 2 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176 ($shl).
Removed top 3 bits (of 18) from port A of cell ice40hx8k.$flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178 ($shl).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 27) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge).
Removed top 9 bits (of 13) from port B of cell ice40hx8k.$flatten\top_inst.\sig_norm.$ge$source/sequential_div.sv:20$684 ($ge).
Removed top 4 bits (of 12) from port A of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201 ($add).
Removed top 4 bits (of 12) from port B of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201 ($add).
Removed top 3 bits (of 12) from port Y of cell ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201 ($add).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 2 bits (of 10) from port Y of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
Removed top 16 bits (of 32) from wire ice40hx8k.$add$ice40/ice40hx8k.sv:21$4_Y.
Removed top 1 bits (of 2) from wire ice40hx8k.$flatten\top_inst.\FSM.$ternary$source/fsm.sv:24$182_Y.
Removed top 1 bits (of 2) from wire ice40hx8k.$flatten\top_inst.\FSM.$ternary$source/fsm.sv:26$184_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\PWM.$add$source/pwm.sv:40$199_Y.
Removed top 14 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850_Y.
Removed top 14 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850_Y.
Removed top 14 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850_Y.
Removed top 14 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[8].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244_Y.
Removed top 27 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859_Y.
Removed top 1 bits (of 27) from wire ice40hx8k.$flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y.
Removed top 3 bits (of 12) from wire ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201_Y.
Removed top 2 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212_Y.
Removed top 1 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:30$224_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:31$225_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:32$226_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:33$227_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:34$228_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:35$229_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:36$230_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:37$231_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:38$232_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:39$233_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:40$234_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\mixer.$ternary$source/signal_mixer.sv:41$235_Y.
Removed top 28 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691_Y.
Removed top 1 bits (of 13) from wire ice40hx8k.$flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845_Y.

16.14. Executing PEEPOPT pass (run peephole optimizers).

16.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 81 unused wires.
<suppressed ~1 debug messages>

16.16. Executing SHARE pass (SAT-based resource sharing).
Found 24 cells in module ice40hx8k that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 11 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:62$154: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 10 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:61$152: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 9 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:60$150: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 8 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:59$148: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 7 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:58$146: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 6 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:57$144: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 5 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:56$142: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 4 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:55$140: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 3 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:54$138: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 2 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:53$136: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 1 candidates: $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:52$134: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Activation pattern for cell $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'1
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shr$source/frequency_divider.sv:51$132 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 11 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[11].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:76$178: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 10 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[10].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:75$176: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 9 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[9].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:74$174: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 8 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[8].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:73$172: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 7 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[7].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:72$170: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 6 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[6].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:71$168: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 5 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[5].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:70$166: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 4 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[4].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:69$164: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 3 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[3].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:68$162: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 2 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[2].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:67$160: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    Found 1 candidates: $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156
    Analyzing resource sharing with $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
      Forbidden control signals for this pair of cells: { $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$eq$source/clkdiv.sv:30$849_Y $flatten\top_inst.\genblk2[0].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241_Y $flatten\top_inst.\genblk2[1].wave_shpr.\div.$eq$source/sequential_div.sv:43$857_Y $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241_Y }
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:66$158: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Activation pattern for cell $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
      Size of SAT problem: 0 cells, 17 variables, 37 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y = 1'0
  Analyzing resource sharing options for $flatten\top_inst.\freq_div.$shl$source/frequency_divider.sv:65$156 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\freq_div.$ge$source/frequency_divider.sv:50$130_Y.
    No candidates found.

16.17. Executing TECHMAP pass (map to technology primitives).

16.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

16.17.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$c9a92e14d98ab383d8fbb820f90777798d53de2a\_90_lut_cmp_ for cells of type $ge.
No more expansions possible.
<suppressed ~200 debug messages>

16.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

16.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $add$ice40/ice40hx8k.sv:21$4 ($add).
  creating $macc model for $flatten\top_inst.\PWM.$add$source/pwm.sv:40$199 ($add).
  creating $macc model for $flatten\top_inst.\freq_div.$add$source/frequency_divider.sv:44$124 ($add).
  creating $macc model for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:46$129 ($sub).
  creating $macc model for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:51$131 ($sub).
  creating $macc model for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:65$155 ($sub).
  creating $macc model for $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244 ($sub).
  creating $macc model for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859 ($add).
  creating $macc model for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853 ($sub).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$202 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$203 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$204 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$205 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$206 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$207 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$208 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$209 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$210 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$214 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$215 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$216 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$217 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$218 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$219 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$220 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$221 ($add).
  creating $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222 ($add).
  creating $macc model for $flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691 ($add).
  creating $macc model for $flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685 ($sub).
  creating $macc model for $flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845 ($add).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$829 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823 ($sub).
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$221 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$220 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$219 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$218 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$217 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$216 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$215 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$214 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$213 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$212 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$210 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$209 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$208 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$207 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$206 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$205 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$204 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$203 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  merging $macc model for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$202 into $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211.
  creating $alu model for $macc $flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691.
  creating $alu model for $macc $flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685.
  creating $alu model for $macc $flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$829.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823.
  creating $alu model for $macc $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201.
  creating $alu model for $macc $flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[8].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853.
  creating $alu model for $macc $flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859.
  creating $alu model for $macc $flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244.
  creating $alu model for $macc $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850.
  creating $alu model for $macc $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:65$155.
  creating $alu model for $macc $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:51$131.
  creating $alu model for $macc $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:46$129.
  creating $alu model for $macc $flatten\top_inst.\freq_div.$add$source/frequency_divider.sv:44$124.
  creating $alu model for $macc $flatten\top_inst.\PWM.$add$source/pwm.sv:40$199.
  creating $alu model for $macc $add$ice40/ice40hx8k.sv:21$4.
  creating $macc cell for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:45$222: $auto$alumacc.cc:365:replace_macc$2060
  creating $macc cell for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$211: $auto$alumacc.cc:365:replace_macc$2061
  creating $alu model for $flatten\top_inst.\PWM.$lt$source/pwm.sv:43$200 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:45$239 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241 ($gt): merged with $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:45$239.
  creating $alu model for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$ge$source/sequential_div.sv:20$852 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\sig_norm.$ge$source/sequential_div.sv:20$684 ($ge): new $alu
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$822 ($gt): new $alu
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$822: $auto$alumacc.cc:485:replace_alu$2089
  creating $alu cell for $flatten\top_inst.\sig_norm.$ge$source/sequential_div.sv:20$684: $auto$alumacc.cc:485:replace_alu$2094
  creating $alu cell for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2103
  creating $alu cell for $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[9].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2112
  creating $alu cell for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2117
  creating $alu cell for $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[8].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2126
  creating $alu cell for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2131
  creating $alu cell for $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[7].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2140
  creating $alu cell for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2145
  creating $alu cell for $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[6].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2154
  creating $alu cell for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2159
  creating $alu cell for $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[5].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2168
  creating $alu cell for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2173
  creating $alu cell for $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[4].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2182
  creating $alu cell for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2187
  creating $alu cell for $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[3].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2196
  creating $alu cell for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2201
  creating $alu cell for $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[2].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2210
  creating $alu cell for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2215
  creating $alu cell for $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[1].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2224
  creating $alu cell for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2229
  creating $alu cell for $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[11].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2238
  creating $alu cell for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2243
  creating $alu cell for $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[10].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2252
  creating $alu cell for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$ge$source/sequential_div.sv:20$852: $auto$alumacc.cc:485:replace_alu$2257
  creating $alu cell for $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:45$239, $flatten\top_inst.\genblk2[0].wave_shpr.$gt$source/waveshaper.sv:49$241: $auto$alumacc.cc:485:replace_alu$2266
  creating $alu cell for $flatten\top_inst.\PWM.$lt$source/pwm.sv:43$200: $auto$alumacc.cc:485:replace_alu$2271
  creating $alu cell for $add$ice40/ice40hx8k.sv:21$4: $auto$alumacc.cc:485:replace_alu$2282
  creating $alu cell for $flatten\top_inst.\PWM.$add$source/pwm.sv:40$199: $auto$alumacc.cc:485:replace_alu$2285
  creating $alu cell for $flatten\top_inst.\freq_div.$add$source/frequency_divider.sv:44$124: $auto$alumacc.cc:485:replace_alu$2288
  creating $alu cell for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:46$129: $auto$alumacc.cc:485:replace_alu$2291
  creating $alu cell for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:51$131: $auto$alumacc.cc:485:replace_alu$2294
  creating $alu cell for $flatten\top_inst.\freq_div.$sub$source/frequency_divider.sv:65$155: $auto$alumacc.cc:485:replace_alu$2297
  creating $alu cell for $flatten\top_inst.\genblk1[0].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2300
  creating $alu cell for $flatten\top_inst.\genblk1[10].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2303
  creating $alu cell for $flatten\top_inst.\genblk1[11].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2306
  creating $alu cell for $flatten\top_inst.\genblk1[1].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2309
  creating $alu cell for $flatten\top_inst.\genblk1[2].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2312
  creating $alu cell for $flatten\top_inst.\genblk1[3].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2315
  creating $alu cell for $flatten\top_inst.\genblk1[4].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2318
  creating $alu cell for $flatten\top_inst.\genblk1[5].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2321
  creating $alu cell for $flatten\top_inst.\genblk1[6].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2324
  creating $alu cell for $flatten\top_inst.\genblk1[7].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2327
  creating $alu cell for $flatten\top_inst.\genblk1[8].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2330
  creating $alu cell for $flatten\top_inst.\genblk1[9].osc.\clkdiv_C.$add$source/clkdiv.sv:35$850: $auto$alumacc.cc:485:replace_alu$2333
  creating $alu cell for $flatten\top_inst.\genblk2[0].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2336
  creating $alu cell for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2339
  creating $alu cell for $flatten\top_inst.\genblk2[0].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2342
  creating $alu cell for $flatten\top_inst.\genblk2[10].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2345
  creating $alu cell for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2348
  creating $alu cell for $flatten\top_inst.\genblk2[10].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2351
  creating $alu cell for $flatten\top_inst.\genblk2[11].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2354
  creating $alu cell for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2357
  creating $alu cell for $flatten\top_inst.\genblk2[11].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2360
  creating $alu cell for $flatten\top_inst.\genblk2[1].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2363
  creating $alu cell for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2366
  creating $alu cell for $flatten\top_inst.\genblk2[1].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2369
  creating $alu cell for $flatten\top_inst.\genblk2[2].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2372
  creating $alu cell for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2375
  creating $alu cell for $flatten\top_inst.\genblk2[2].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2378
  creating $alu cell for $flatten\top_inst.\genblk2[3].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2381
  creating $alu cell for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2384
  creating $alu cell for $flatten\top_inst.\genblk2[3].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2387
  creating $alu cell for $flatten\top_inst.\genblk2[4].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2390
  creating $alu cell for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2393
  creating $alu cell for $flatten\top_inst.\genblk2[4].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2396
  creating $alu cell for $flatten\top_inst.\genblk2[5].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2399
  creating $alu cell for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2402
  creating $alu cell for $flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2405
  creating $alu cell for $flatten\top_inst.\genblk2[6].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2408
  creating $alu cell for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2411
  creating $alu cell for $flatten\top_inst.\genblk2[6].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2414
  creating $alu cell for $flatten\top_inst.\genblk2[7].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2417
  creating $alu cell for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2420
  creating $alu cell for $flatten\top_inst.\genblk2[7].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2423
  creating $alu cell for $flatten\top_inst.\genblk2[8].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2426
  creating $alu cell for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2429
  creating $alu cell for $flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2432
  creating $alu cell for $flatten\top_inst.\genblk2[9].wave_shpr.$sub$source/waveshaper.sv:49$244: $auto$alumacc.cc:485:replace_alu$2435
  creating $alu cell for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$add$source/sequential_div.sv:58$859: $auto$alumacc.cc:485:replace_alu$2438
  creating $alu cell for $flatten\top_inst.\genblk2[9].wave_shpr.\div.$sub$source/sequential_div.sv:21$853: $auto$alumacc.cc:485:replace_alu$2441
  creating $alu cell for $flatten\top_inst.\mixer.$add$source/signal_mixer.sv:44$201: $auto$alumacc.cc:485:replace_alu$2444
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823: $auto$alumacc.cc:485:replace_alu$2447
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$829: $auto$alumacc.cc:485:replace_alu$2450
  creating $alu cell for $flatten\top_inst.\smpl_rt_clkdiv.\clkDiv_inst.$add$source/clkdiv.sv:35$845: $auto$alumacc.cc:485:replace_alu$2453
  creating $alu cell for $flatten\top_inst.\sig_norm.$sub$source/sequential_div.sv:21$685: $auto$alumacc.cc:485:replace_alu$2456
  creating $alu cell for $flatten\top_inst.\sig_norm.$add$source/sequential_div.sv:58$691: $auto$alumacc.cc:485:replace_alu$2459
  created 87 $alu and 2 $macc cells.

16.21. Executing OPT pass (performing simple optimizations).

16.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~16 debug messages>

16.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

16.21.6. Executing OPT_DFF pass (perform DFF optimizations).

16.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 20 unused cells and 61 unused wires.
<suppressed ~21 debug messages>

16.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.21.9. Rerunning OPT passes. (Maybe there is more to do..)

16.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.21.13. Executing OPT_DFF pass (perform DFF optimizations).

16.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.21.16. Finished OPT passes. (There is nothing left to do.)

16.22. Executing MEMORY pass.

16.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

16.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

16.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

16.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

16.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

16.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

16.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

16.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

16.25. Executing TECHMAP pass (map to technology primitives).

16.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

16.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

16.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

16.26. Executing ICE40_BRAMINIT pass.

16.27. Executing OPT pass (performing simple optimizations).

16.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~254 debug messages>

16.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$1466 ($adff) from module ice40hx8k (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$1496 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1026_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1487 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$994_Y [8:1], Q = \uart_inst.uart_tx_inst.data_reg [8:1], rval = 8'10000000).
Adding SRST signal on $auto$ff.cc:266:slice$1471 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1053_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'1001).
Setting constant 0-bit at position 0 on $procdff$1466 ($dlatch) from module ice40hx8k.

16.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 7 unused cells and 166 unused wires.
<suppressed ~13 debug messages>

16.27.5. Rerunning OPT passes. (Removed registers in this run.)

16.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1 debug messages>

16.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.27.8. Executing OPT_DFF pass (perform DFF optimizations).

16.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.27.10. Finished fast OPT passes.

16.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

16.29. Executing OPT pass (performing simple optimizations).

16.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

16.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$1381:
      Old ports: A=3'001, B=3'111, Y=$flatten\ros.$procmux$1381_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ros.$procmux$1381_Y [1]
      New connections: { $flatten\ros.$procmux$1381_Y [2] $flatten\ros.$procmux$1381_Y [0] } = { $flatten\ros.$procmux$1381_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\FSM.$ternary$source/fsm.sv:27$185:
      Old ports: A=2'11, B=2'00, Y=$flatten\top_inst.\FSM.$ternary$source/fsm.sv:27$185_Y
      New ports: A=1'1, B=1'0, Y=$flatten\top_inst.\FSM.$ternary$source/fsm.sv:27$185_Y [0]
      New connections: $flatten\top_inst.\FSM.$ternary$source/fsm.sv:27$185_Y [1] = $flatten\top_inst.\FSM.$ternary$source/fsm.sv:27$185_Y [0]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[0].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[0].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$1994 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$1995 [7:0]
      New ports: A=\top_inst.genblk2[0].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$1994 [7:1], Y=$auto$wreduce.cc:455:run$1995 [7:1]
      New connections: $auto$wreduce.cc:455:run$1995 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[0].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[0].wave_shpr.div.acc [25:0] \top_inst.genblk2[0].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$1997 [25:0] \top_inst.genblk2[0].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[0].wave_shpr.div.acc_next \top_inst.genblk2[0].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[0].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$1997 [25:0] 1'1 }, Y={ \top_inst.genblk2[0].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[0].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[0].wave_shpr.div.acc_next [0] \top_inst.genblk2[0].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[0].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[10].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[10].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$1998 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$1999 [7:0]
      New ports: A=\top_inst.genblk2[10].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$1998 [7:1], Y=$auto$wreduce.cc:455:run$1999 [7:1]
      New connections: $auto$wreduce.cc:455:run$1999 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[10].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[10].wave_shpr.div.acc [25:0] \top_inst.genblk2[10].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2001 [25:0] \top_inst.genblk2[10].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[10].wave_shpr.div.acc_next \top_inst.genblk2[10].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[10].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2001 [25:0] 1'1 }, Y={ \top_inst.genblk2[10].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[10].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[10].wave_shpr.div.acc_next [0] \top_inst.genblk2[10].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[10].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[11].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[11].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2002 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2003 [7:0]
      New ports: A=\top_inst.genblk2[11].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2002 [7:1], Y=$auto$wreduce.cc:455:run$2003 [7:1]
      New connections: $auto$wreduce.cc:455:run$2003 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[11].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[11].wave_shpr.div.acc [25:0] \top_inst.genblk2[11].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2005 [25:0] \top_inst.genblk2[11].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[11].wave_shpr.div.acc_next \top_inst.genblk2[11].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[11].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2005 [25:0] 1'1 }, Y={ \top_inst.genblk2[11].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[11].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[11].wave_shpr.div.acc_next [0] \top_inst.genblk2[11].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[11].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[1].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[1].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2006 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2007 [7:0]
      New ports: A=\top_inst.genblk2[1].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2006 [7:1], Y=$auto$wreduce.cc:455:run$2007 [7:1]
      New connections: $auto$wreduce.cc:455:run$2007 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[1].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[1].wave_shpr.div.acc [25:0] \top_inst.genblk2[1].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2009 [25:0] \top_inst.genblk2[1].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[1].wave_shpr.div.acc_next \top_inst.genblk2[1].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[1].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2009 [25:0] 1'1 }, Y={ \top_inst.genblk2[1].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[1].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[1].wave_shpr.div.acc_next [0] \top_inst.genblk2[1].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[1].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[2].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[2].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2010 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2011 [7:0]
      New ports: A=\top_inst.genblk2[2].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2010 [7:1], Y=$auto$wreduce.cc:455:run$2011 [7:1]
      New connections: $auto$wreduce.cc:455:run$2011 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[2].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[2].wave_shpr.div.acc [25:0] \top_inst.genblk2[2].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2013 [25:0] \top_inst.genblk2[2].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[2].wave_shpr.div.acc_next \top_inst.genblk2[2].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[2].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2013 [25:0] 1'1 }, Y={ \top_inst.genblk2[2].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[2].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[2].wave_shpr.div.acc_next [0] \top_inst.genblk2[2].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[2].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[3].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[3].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2014 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2015 [7:0]
      New ports: A=\top_inst.genblk2[3].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2014 [7:1], Y=$auto$wreduce.cc:455:run$2015 [7:1]
      New connections: $auto$wreduce.cc:455:run$2015 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[3].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[3].wave_shpr.div.acc [25:0] \top_inst.genblk2[3].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2017 [25:0] \top_inst.genblk2[3].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[3].wave_shpr.div.acc_next \top_inst.genblk2[3].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[3].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2017 [25:0] 1'1 }, Y={ \top_inst.genblk2[3].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[3].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[3].wave_shpr.div.acc_next [0] \top_inst.genblk2[3].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[3].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[4].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[4].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2018 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2019 [7:0]
      New ports: A=\top_inst.genblk2[4].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2018 [7:1], Y=$auto$wreduce.cc:455:run$2019 [7:1]
      New connections: $auto$wreduce.cc:455:run$2019 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[4].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[4].wave_shpr.div.acc [25:0] \top_inst.genblk2[4].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2021 [25:0] \top_inst.genblk2[4].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[4].wave_shpr.div.acc_next \top_inst.genblk2[4].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[4].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2021 [25:0] 1'1 }, Y={ \top_inst.genblk2[4].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[4].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[4].wave_shpr.div.acc_next [0] \top_inst.genblk2[4].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[4].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[5].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[5].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2022 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2023 [7:0]
      New ports: A=\top_inst.genblk2[5].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2022 [7:1], Y=$auto$wreduce.cc:455:run$2023 [7:1]
      New connections: $auto$wreduce.cc:455:run$2023 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[5].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[5].wave_shpr.div.acc [25:0] \top_inst.genblk2[5].wave_shpr.div.quo 1'0 }, B={ $flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y [25:0] \top_inst.genblk2[5].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[5].wave_shpr.div.acc_next \top_inst.genblk2[5].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[5].wave_shpr.div.acc [25:0] 1'0 }, B={ $flatten\top_inst.\genblk2[5].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y [25:0] 1'1 }, Y={ \top_inst.genblk2[5].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[5].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[5].wave_shpr.div.acc_next [0] \top_inst.genblk2[5].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[5].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[6].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[6].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2025 [7:1] 1'0 }, Y=$flatten\top_inst.\genblk2[6].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [7:0]
      New ports: A=\top_inst.genblk2[6].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2025 [7:1], Y=$flatten\top_inst.\genblk2[6].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [7:1]
      New connections: $flatten\top_inst.\genblk2[6].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[6].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[6].wave_shpr.div.acc [25:0] \top_inst.genblk2[6].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2027 [25:0] \top_inst.genblk2[6].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[6].wave_shpr.div.acc_next \top_inst.genblk2[6].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[6].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2027 [25:0] 1'1 }, Y={ \top_inst.genblk2[6].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[6].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[6].wave_shpr.div.acc_next [0] \top_inst.genblk2[6].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[6].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[7].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[7].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2028 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2029 [7:0]
      New ports: A=\top_inst.genblk2[7].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2028 [7:1], Y=$auto$wreduce.cc:455:run$2029 [7:1]
      New connections: $auto$wreduce.cc:455:run$2029 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[7].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[7].wave_shpr.div.acc [25:0] \top_inst.genblk2[7].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2031 [25:0] \top_inst.genblk2[7].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[7].wave_shpr.div.acc_next \top_inst.genblk2[7].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[7].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2031 [25:0] 1'1 }, Y={ \top_inst.genblk2[7].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[7].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[7].wave_shpr.div.acc_next [0] \top_inst.genblk2[7].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[7].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[8].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[8].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2032 [7:1] 1'0 }, Y=$auto$wreduce.cc:455:run$2033 [7:0]
      New ports: A=\top_inst.genblk2[8].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2032 [7:1], Y=$auto$wreduce.cc:455:run$2033 [7:1]
      New connections: $auto$wreduce.cc:455:run$2033 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[8].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[8].wave_shpr.div.acc [25:0] \top_inst.genblk2[8].wave_shpr.div.quo 1'0 }, B={ $flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y [25:0] \top_inst.genblk2[8].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[8].wave_shpr.div.acc_next \top_inst.genblk2[8].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[8].wave_shpr.div.acc [25:0] 1'0 }, B={ $flatten\top_inst.\genblk2[8].wave_shpr.\div.$sub$source/sequential_div.sv:21$853_Y [25:0] 1'1 }, Y={ \top_inst.genblk2[8].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[8].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[8].wave_shpr.div.acc_next [0] \top_inst.genblk2[8].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[8].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[9].wave_shpr.$ternary$source/waveshaper.sv:49$245:
      Old ports: A={ \top_inst.genblk2[9].wave_shpr.div.fin_quo [6:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2034 [7:1] 1'0 }, Y=$flatten\top_inst.\genblk2[9].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [7:0]
      New ports: A=\top_inst.genblk2[9].wave_shpr.div.fin_quo [6:0], B=$auto$wreduce.cc:455:run$2034 [7:1], Y=$flatten\top_inst.\genblk2[9].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [7:1]
      New connections: $flatten\top_inst.\genblk2[9].wave_shpr.$ternary$source/waveshaper.sv:49$245_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\genblk2[9].wave_shpr.\div.$procmux$935:
      Old ports: A={ \top_inst.genblk2[9].wave_shpr.div.acc [25:0] \top_inst.genblk2[9].wave_shpr.div.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2036 [25:0] \top_inst.genblk2[9].wave_shpr.div.quo 1'1 }, Y={ \top_inst.genblk2[9].wave_shpr.div.acc_next \top_inst.genblk2[9].wave_shpr.div.quo_next }
      New ports: A={ \top_inst.genblk2[9].wave_shpr.div.acc [25:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2036 [25:0] 1'1 }, Y={ \top_inst.genblk2[9].wave_shpr.div.acc_next [26:1] \top_inst.genblk2[9].wave_shpr.div.quo_next [0] }
      New connections: { \top_inst.genblk2[9].wave_shpr.div.acc_next [0] \top_inst.genblk2[9].wave_shpr.div.quo_next [25:1] } = \top_inst.genblk2[9].wave_shpr.div.quo
    Consolidated identical input bits for $mux cell $flatten\top_inst.\sig_norm.$procmux$1376:
      Old ports: A={ \top_inst.sig_norm.acc [11:0] \top_inst.sig_norm.quo 1'0 }, B={ $auto$wreduce.cc:455:run$2053 [11:0] \top_inst.sig_norm.quo 1'1 }, Y={ \top_inst.sig_norm.acc_next \top_inst.sig_norm.quo_next }
      New ports: A={ \top_inst.sig_norm.acc [11:0] 1'0 }, B={ $auto$wreduce.cc:455:run$2053 [11:0] 1'1 }, Y={ \top_inst.sig_norm.acc_next [12:1] \top_inst.sig_norm.quo_next [0] }
      New connections: { \top_inst.sig_norm.acc_next [0] \top_inst.sig_norm.quo_next [11:1] } = \top_inst.sig_norm.quo
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$1010:
      Old ports: A=19'0000000000000100000, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$1384:
      Old ports: A=$flatten\ros.$procmux$1381_Y, B=3'110, Y=$flatten\ros.$procmux$1384_Y
      New ports: A={ $flatten\ros.$procmux$1381_Y [1] 1'1 }, B=2'10, Y=$flatten\ros.$procmux$1384_Y [1:0]
      New connections: $flatten\ros.$procmux$1384_Y [2] = $flatten\ros.$procmux$1384_Y [1]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$1015:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$1010_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1015_Y [0] }
  Optimizing cells in module \ice40hx8k.
Performed a total of 30 changes.

16.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.29.6. Executing OPT_DFF pass (perform DFF optimizations).

16.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.29.9. Rerunning OPT passes. (Maybe there is more to do..)

16.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

16.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1480 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$823_Y [18:6], Q = \uart_inst.uart_tx_inst.prescale_reg [18:6], rval = 13'0000000000000).

16.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.29.16. Rerunning OPT passes. (Maybe there is more to do..)

16.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

16.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

16.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.29.20. Executing OPT_DFF pass (perform DFF optimizations).

16.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.29.23. Finished OPT passes. (There is nothing left to do.)

16.30. Executing ICE40_WRAPCARRY pass (wrap carries).

16.31. Executing TECHMAP pass (map to technology primitives).

16.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

16.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$26696e47c68abd5a315dc2ea050306fc84e194cd\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add bits { \pb [1] \pb [2] \pb [3] \pb [4] \pb [5] \pb [6] \pb [7] \pb [8] \pb [9] \pb [10] \pb [11] \pb [0] } (12 bits)
  packed 5 (5) bits / 5 words into adder tree
Using extmapper simplemap for cells of type $lut.
Using template $paramod$922fb7bfe738d02ed8c0a45647aef841dc5b1faf\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$b42a298681e6c580f444a46d7bec08b4bcea2b41\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
  add $auto$wreduce.cc:455:run$2037 [8:0] (9 bits, unsigned)
  add \top_inst.mixer.samples[11] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[10] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[9] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[8] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[7] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[6] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[5] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[4] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[3] [7:0] (8 bits, unsigned)
  add \top_inst.mixer.samples[2] [7:0] (8 bits, unsigned)
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$e5a326652e5c309bb5fa58e8d7a43774b69a5ecf\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:931f789d73b6acb7d41f7880c795a9d5ff1e2e60$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1353 debug messages>

16.31.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$653a7060da713695bd4d72761e795196ad152323\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a3c2acafccd2d9bf6c00cbdfb6ec049163e55fe9$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

16.31.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~135 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$67e38af8b23fa692e9b21b3928decfd2b278f5ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:931f789d73b6acb7d41f7880c795a9d5ff1e2e60$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~212 debug messages>

16.31.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~70 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:97b69872cc3ad64b35c9609e94c1d1723b6dce37$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~76 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:c66c00a4cd007d08d3112b2880e349bae7856475$paramod$07517882784f388ecdb1867c31590b786bb55650\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a3c2acafccd2d9bf6c00cbdfb6ec049163e55fe9$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

16.31.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~72 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:4d890a8ce54dfaaf9c9f5b9d0b4bfaa27421f995$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~72 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:ebbbe1c61d959a8380d58968355d42cafcd0d66c$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~70 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:1d3631384cfec9b553aa46c78f0906c9bfb79fdc$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~71 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:711abdc0905d742d28afc613c52c9e8328949fc4$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~76 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:978ef821029688ac8c26b68c8bb5073b4635f97d$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~71 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:207e617f8a7089a27691c4935c9369466ed7bfe6$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

16.31.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~76 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:b604819b8313120abc72765da2b7d7eb9bc2c2f0$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr'.

16.31.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

16.31.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~78 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:76f2edc95da02d6313f60ad4a05ba6e097b9d559$paramod$7fe5da4046a2a4878d7c706b0cc7e6f0c91a1023\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$e46c3cc4a33948ccfa92964f3db3af07997be555\_80_ice40_alu for cells of type $alu.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1025 debug messages>

16.32. Executing OPT pass (performing simple optimizations).

16.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~3079 debug messages>

16.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3324 debug messages>
Removed a total of 1108 cells.

16.32.3. Executing OPT_DFF pass (perform DFF optimizations).

16.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 537 unused cells and 2663 unused wires.
<suppressed ~538 debug messages>

16.32.5. Finished fast OPT passes.

16.33. Executing ICE40_OPT pass (performing simple optimizations).

16.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2089.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2089.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2282.slice[0].carry: CO=\ctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2285.slice[0].carry: CO=\top_inst.PWM.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2288.slice[0].carry: CO=\top_inst.freq_div.state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2291.slice[0].carry: CO=\top_inst.freq_div.state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2297.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2288.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2300.slice[0].carry: CO=\top_inst.genblk1[0].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2303.slice[0].carry: CO=\top_inst.genblk1[10].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2306.slice[0].carry: CO=\top_inst.genblk1[11].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2309.slice[0].carry: CO=\top_inst.genblk1[1].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2312.slice[0].carry: CO=\top_inst.genblk1[2].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2315.slice[0].carry: CO=\top_inst.genblk1[3].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2318.slice[0].carry: CO=\top_inst.genblk1[4].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2321.slice[0].carry: CO=\top_inst.genblk1[5].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2324.slice[0].carry: CO=\top_inst.genblk1[6].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2327.slice[0].carry: CO=\top_inst.genblk1[7].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2330.slice[0].carry: CO=\top_inst.genblk1[8].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2333.slice[0].carry: CO=\top_inst.genblk1[9].osc.clkdiv_C.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2336.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2336.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2339.slice[0].carry: CO=\top_inst.genblk2[0].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2345.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2345.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2348.slice[0].carry: CO=\top_inst.genblk2[10].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2354.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2354.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2357.slice[0].carry: CO=\top_inst.genblk2[11].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2363.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2363.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2366.slice[0].carry: CO=\top_inst.genblk2[1].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2372.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2372.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2375.slice[0].carry: CO=\top_inst.genblk2[2].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2381.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2381.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2384.slice[0].carry: CO=\top_inst.genblk2[3].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2390.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2390.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2393.slice[0].carry: CO=\top_inst.genblk2[4].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2399.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2399.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2402.slice[0].carry: CO=\top_inst.genblk2[5].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2408.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2408.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2411.slice[0].carry: CO=\top_inst.genblk2[6].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2417.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2417.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2420.slice[0].carry: CO=\top_inst.genblk2[7].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2426.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2426.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2429.slice[0].carry: CO=\top_inst.genblk2[8].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2435.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2435.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2438.slice[0].carry: CO=\top_inst.genblk2[9].wave_shpr.div.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2444.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2447.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2450.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2453.slice[0].carry: CO=\top_inst.smpl_rt_clkdiv.clkDiv_inst.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$2459.slice[0].carry: CO=\top_inst.sig_norm.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$3116.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[11].carry: CO=1'0

16.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~9 debug messages>

16.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.33.4. Executing OPT_DFF pass (perform DFF optimizations).

16.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

16.33.6. Rerunning OPT passes. (Removed registers in this run.)

16.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[1].carry: CO=1'0

16.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.33.10. Executing OPT_DFF pass (perform DFF optimizations).

16.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.33.12. Rerunning OPT passes. (Removed registers in this run.)

16.33.13. Running ICE40 specific optimizations.

16.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.33.16. Executing OPT_DFF pass (perform DFF optimizations).

16.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.33.18. Finished OPT passes. (There is nothing left to do.)

16.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

16.35. Executing TECHMAP pass (map to technology primitives).

16.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

16.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~1404 debug messages>

16.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2282.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2285.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2288.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2291.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2297.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2300.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2303.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2306.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2309.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2312.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2315.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2318.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2321.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2324.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2327.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2330.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2333.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2336.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2339.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2345.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2348.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2354.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2357.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2363.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2366.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2372.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2375.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2381.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2384.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2390.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2393.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2399.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2402.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2408.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2411.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2417.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2420.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2426.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2429.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2435.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2438.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2444.slice[8].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2447.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2450.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2453.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$2459.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$3116.slice[3].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[11].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$7724.slice[1].carry ($lut).

16.38. Executing ICE40_OPT pass (performing simple optimizations).

16.38.1. Running ICE40 specific optimizations.

16.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1231 debug messages>

16.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~243 debug messages>
Removed a total of 81 cells.

16.38.4. Executing OPT_DFF pass (perform DFF optimizations).

16.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 2 unused cells and 8221 unused wires.
<suppressed ~3 debug messages>

16.38.6. Rerunning OPT passes. (Removed registers in this run.)

16.38.7. Running ICE40 specific optimizations.

16.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1 debug messages>

16.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.38.10. Executing OPT_DFF pass (perform DFF optimizations).

16.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

16.38.12. Rerunning OPT passes. (Removed registers in this run.)

16.38.13. Running ICE40 specific optimizations.

16.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

16.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

16.38.16. Executing OPT_DFF pass (perform DFF optimizations).

16.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

16.38.18. Finished OPT passes. (There is nothing left to do.)

16.39. Executing TECHMAP pass (map to technology primitives).

16.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

16.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

16.40. Executing ABC pass (technology mapping using ABC).

16.40.1. Extracting gate netlist of module `\ice40hx8k' to `<abc-temp-dir>/input.blif'..
Extracted 5453 gates and 7558 wires to a netlist network with 2103 inputs and 2219 outputs.

16.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    2593.
ABC: Participating nodes from both networks       =    5383.
ABC: Participating nodes from the first network   =    2646. (  84.92 % of nodes)
ABC: Participating nodes from the second network  =    2737. (  87.84 % of nodes)
ABC: Node pairs (any polarity)                    =    2646. (  84.92 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2530. (  81.19 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

16.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3115
ABC RESULTS:        internal signals:     3236
ABC RESULTS:           input signals:     2103
ABC RESULTS:          output signals:     2219
Removing temp directory.

16.41. Executing ICE40_WRAPCARRY pass (wrap carries).

16.42. Executing TECHMAP pass (map to technology primitives).

16.42.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

16.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 637 unused cells and 4575 unused wires.

16.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3788
  1-LUT              893
  2-LUT              597
  3-LUT             1367
  4-LUT              931
  with \SB_CARRY    (#0)  669
  with \SB_CARRY    (#1)  678

Eliminating LUTs.
Number of LUTs:     3788
  1-LUT              893
  2-LUT              597
  3-LUT             1367
  4-LUT              931
  with \SB_CARRY    (#0)  669
  with \SB_CARRY    (#1)  678

Combining LUTs.
Number of LUTs:     3530
  1-LUT              880
  2-LUT              328
  3-LUT             1195
  4-LUT             1127
  with \SB_CARRY    (#0)  669
  with \SB_CARRY    (#1)  678

Eliminated 0 LUTs.
Combined 258 LUTs.
<suppressed ~20216 debug messages>

16.44. Executing TECHMAP pass (map to technology primitives).

16.44.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.44.2. Continuing TECHMAP pass.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$e1504ebc89af327b0d0bdc52767c59c25d6da051\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$88b20fc653908aab5d0e1a4e4d07b8412b532a9b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod$5ca97da127dbada0438649d3a526bef5ab1cd04e\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$7bb7cea918b21216db8b0d251f654e71dd172577\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$7614968db5bb082ee538195c00594779836d04ec\$lut for cells of type $lut.
Using template $paramod$afe05eb097325d5147b53a16c77792cb0a70bb90\$lut for cells of type $lut.
Using template $paramod$88baa04cfeaa5bee0761128054b53a8f0253499c\$lut for cells of type $lut.
Using template $paramod$e628c2a8d9b1fa44d10e1de24bfb8e31bf8a4ac6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod$8ec29827d94e80e773a6f636dfcf3e1591527264\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$6e98fea82e288eb70fa7833e8442d9b57c9d67e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$595b4955041ceff09e28d600fe79275c24ba9878\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod$d8e48893425b44f7ca27cb67ba35b65a605d784a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$5cdc22d0bd3ca14398fe93d6a434826313da339f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$7e573348b4dfc03f5ee25e96c3f2f756b7f9d445\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$4adb41216162ad4c68ce9ea5c48385c753262ac3\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$e5cb8e913f4daae476fde2b364998f21967f1f08\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$32f5ea57a02a66d26d4a2e3cd7f26ba05fa8bd58\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$986569468136396bfb899d9fcf8f75bcabc8cd05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$c3e1dc7b9e539f115f21c9fa61c94c4df05b91c1\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$91a9f6cc306249ccc5119d72edc0dd01cb6655e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$ceeb45bdd6c300a6df87f1c45b8348109858185a\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$b2ef20b0ce790988774c12cc59aae8f658edbe32\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$72418fa64a43884c11c4484b8a542fb6fbd58e23\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$6232d1877a63f0776de971a9b1e74acfe47dbf37\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$fd7b745845f584fe4c038e199b97a37df84fad4f\$lut for cells of type $lut.
Using template $paramod$15eff03e84c4ef4f5704399d3d3deda36b63c31c\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$914214ce9ecb1a7412d9aca457ec94cede3145b5\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$63e339ea2883ee008caae375935d0922a0b97d1f\$lut for cells of type $lut.
Using template $paramod$c39637ddc2410138f7260c22fa0f93e3cbe7f83d\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$977b7e79e3ba9c774a867eb4017ef67f55786548\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
No more expansions possible.
<suppressed ~5444 debug messages>
Removed 0 unused cells and 7545 unused wires.

16.45. Executing AUTONAME pass.
Renamed 227149 objects in module ice40hx8k (89 iterations).
<suppressed ~7578 debug messages>

16.46. Executing HIERARCHY pass (managing design hierarchy).

16.46.1. Analyzing design hierarchy..
Top module:  \ice40hx8k

16.46.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Removed 0 unused modules.

16.47. Printing statistics.

=== ice40hx8k ===

   Number of wires:               1954
   Number of wire bits:          11762
   Number of public wires:        1954
   Number of public wire bits:   11762
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6161
     SB_CARRY                     1248
     SB_DFF                          1
     SB_DFFE                        16
     SB_DFFER                     1054
     SB_DFFES                        1
     SB_DFFESR                      22
     SB_DFFESS                       4
     SB_DFFR                       268
     SB_DFFSR                       16
     SB_LUT4                      3530
     SB_PLL40_CORE                   1

16.48. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Found and reported 0 problems.

16.49. Executing JSON backend.

Warnings: 82 unique messages, 82 total
End of script. Logfile hash: 5c952a2594, CPU: user 4.78s system 0.06s, MEM: 95.62 MB peak
Yosys 0.27 (git sha1 5f88c218b, gcc 11.3.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 19% 1x abc (1 sec), 18% 57x opt_expr (1 sec), ...
