INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountSec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RingCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol nonono, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:56]
WARNING: [VRFC 10-2938] 'nonono' is already implicitly declared on line 56 [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol H, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:99]
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:101]
WARNING: [VRFC 10-2938] 'H' is already implicitly declared on line 99 [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UpdateBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UpdateWall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Wall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-311] analyzing module fatbitcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-2458] undeclared symbol D7Seg0, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:45]
INFO: [VRFC 10-2458] undeclared symbol D7Seg1, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:45]
INFO: [VRFC 10-2458] undeclared symbol D7Seg2, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:45]
INFO: [VRFC 10-2458] undeclared symbol D7Seg3, assumed default net type wire [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:45]
INFO: [VRFC 10-311] analyzing module show_7segDisplay
