--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    8.907(R)|    0.226(R)|clk_BUFGP         |   0.000|
HALL11      |    2.325(R)|    0.863(R)|clk_BUFGP         |   0.000|
HALL12      |    2.331(R)|    0.796(R)|clk_BUFGP         |   0.000|
HALL13      |    2.332(R)|    1.158(R)|clk_BUFGP         |   0.000|
HALL14      |    3.166(R)|    0.762(R)|clk_BUFGP         |   0.000|
HALL21      |    0.757(R)|    1.170(R)|clk_BUFGP         |   0.000|
HALL22      |    1.410(R)|    0.580(R)|clk_BUFGP         |   0.000|
HALL23      |    0.706(R)|    1.173(R)|clk_BUFGP         |   0.000|
HALL24      |    2.037(R)|    0.243(R)|clk_BUFGP         |   0.000|
HALL31      |    0.320(R)|    1.219(R)|clk_BUFGP         |   0.000|
HALL32      |    1.015(R)|    0.663(R)|clk_BUFGP         |   0.000|
HALL33      |    0.674(R)|    0.936(R)|clk_BUFGP         |   0.000|
HALL34      |    1.469(R)|    0.293(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    6.074(R)|   -0.942(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    5.952(R)|   -0.688(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    6.959(R)|   -1.844(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    4.959(R)|    0.781(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    4.589(R)|    0.638(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.668(R)|    0.376(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    4.833(R)|    0.257(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.231(R)|    1.022(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    6.244(R)|    1.080(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    4.059(R)|    0.835(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    5.843(R)|    0.615(R)|clk_BUFGP         |   0.000|
TXE         |    6.115(R)|   -1.706(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |    9.630(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |    9.743(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |    9.245(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.769(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.632(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.508(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.846(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    9.639(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    9.473(R)|clk_BUFGP         |   0.000|
LED<1>      |   11.430(R)|clk_BUFGP         |   0.000|
LED<2>      |   11.624(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.718(R)|clk_BUFGP         |   0.000|
M1n1        |   11.837(R)|clk_BUFGP         |   0.000|
M1n2        |   10.586(R)|clk_BUFGP         |   0.000|
M1n3        |   10.980(R)|clk_BUFGP         |   0.000|
M1n4        |   10.333(R)|clk_BUFGP         |   0.000|
M1p1        |   11.559(R)|clk_BUFGP         |   0.000|
M1p2        |   10.655(R)|clk_BUFGP         |   0.000|
M1p3        |   11.484(R)|clk_BUFGP         |   0.000|
M1p4        |   10.665(R)|clk_BUFGP         |   0.000|
M2n1        |   12.797(R)|clk_BUFGP         |   0.000|
M2n2        |   10.586(R)|clk_BUFGP         |   0.000|
M2n3        |   10.411(R)|clk_BUFGP         |   0.000|
M2n4        |   10.917(R)|clk_BUFGP         |   0.000|
M2p1        |   12.355(R)|clk_BUFGP         |   0.000|
M2p2        |   11.408(R)|clk_BUFGP         |   0.000|
M2p3        |   10.817(R)|clk_BUFGP         |   0.000|
M2p4        |   10.608(R)|clk_BUFGP         |   0.000|
M3n1        |   11.529(R)|clk_BUFGP         |   0.000|
M3n2        |   10.861(R)|clk_BUFGP         |   0.000|
M3n3        |   10.316(R)|clk_BUFGP         |   0.000|
M3n4        |   10.917(R)|clk_BUFGP         |   0.000|
M3p1        |   10.999(R)|clk_BUFGP         |   0.000|
M3p2        |   11.392(R)|clk_BUFGP         |   0.000|
M3p3        |   10.536(R)|clk_BUFGP         |   0.000|
M3p4        |   10.716(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.493(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.299|    3.299|
TEST_KEY<1>    |         |         |    4.212|    4.212|
TEST_KEY<2>    |         |         |    5.381|    5.381|
TEST_KEY<3>    |         |         |    5.995|    5.995|
clk            |         |         |    6.814|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.893|    2.893|
TEST_KEY<1>    |         |         |    3.806|    3.806|
TEST_KEY<2>    |         |         |    4.975|    4.975|
TEST_KEY<3>    |         |         |    5.589|    5.589|
clk            |         |         |    6.814|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    0.972|    0.972|
TEST_KEY<1>    |         |         |    1.885|    1.885|
TEST_KEY<2>    |         |         |    3.054|    3.054|
TEST_KEY<3>    |         |         |    3.668|    3.668|
clk            |         |         |    6.814|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    0.932|    0.932|
TEST_KEY<1>    |         |         |    1.845|    1.845|
TEST_KEY<2>    |         |         |    3.014|    3.014|
TEST_KEY<3>    |         |         |    3.628|    3.628|
clk            |         |         |    6.814|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |   12.505|         |         |
TEST_KEY<1>    |         |   12.505|         |         |
TEST_KEY<2>    |         |   12.505|         |         |
TEST_KEY<3>    |         |   12.505|         |         |
clk            |   30.226|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 06 16:46:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



