Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Dec  5 15:01:11 2024
| Host              : Precision-Tower-5810 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/RocketChip_timing_synth.rpt
| Design            : RocketTile
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (227)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

auto_buffer_out_a_ready
auto_buffer_out_b_bits_address[0]
auto_buffer_out_b_bits_address[10]
auto_buffer_out_b_bits_address[11]
auto_buffer_out_b_bits_address[12]
auto_buffer_out_b_bits_address[13]
auto_buffer_out_b_bits_address[14]
auto_buffer_out_b_bits_address[15]
auto_buffer_out_b_bits_address[16]
auto_buffer_out_b_bits_address[17]
auto_buffer_out_b_bits_address[18]
auto_buffer_out_b_bits_address[19]
auto_buffer_out_b_bits_address[1]
auto_buffer_out_b_bits_address[20]
auto_buffer_out_b_bits_address[21]
auto_buffer_out_b_bits_address[22]
auto_buffer_out_b_bits_address[23]
auto_buffer_out_b_bits_address[24]
auto_buffer_out_b_bits_address[25]
auto_buffer_out_b_bits_address[26]
auto_buffer_out_b_bits_address[27]
auto_buffer_out_b_bits_address[28]
auto_buffer_out_b_bits_address[29]
auto_buffer_out_b_bits_address[2]
auto_buffer_out_b_bits_address[30]
auto_buffer_out_b_bits_address[31]
auto_buffer_out_b_bits_address[3]
auto_buffer_out_b_bits_address[4]
auto_buffer_out_b_bits_address[5]
auto_buffer_out_b_bits_address[6]
auto_buffer_out_b_bits_address[7]
auto_buffer_out_b_bits_address[8]
auto_buffer_out_b_bits_address[9]
auto_buffer_out_b_bits_param[0]
auto_buffer_out_b_bits_param[1]
auto_buffer_out_b_bits_size[0]
auto_buffer_out_b_bits_size[1]
auto_buffer_out_b_bits_size[2]
auto_buffer_out_b_bits_size[3]
auto_buffer_out_b_bits_source[0]
auto_buffer_out_b_bits_source[1]
auto_buffer_out_b_valid
auto_buffer_out_c_ready
auto_buffer_out_d_bits_corrupt
auto_buffer_out_d_bits_data[0]
auto_buffer_out_d_bits_data[10]
auto_buffer_out_d_bits_data[11]
auto_buffer_out_d_bits_data[12]
auto_buffer_out_d_bits_data[13]
auto_buffer_out_d_bits_data[14]
auto_buffer_out_d_bits_data[15]
auto_buffer_out_d_bits_data[16]
auto_buffer_out_d_bits_data[17]
auto_buffer_out_d_bits_data[18]
auto_buffer_out_d_bits_data[19]
auto_buffer_out_d_bits_data[1]
auto_buffer_out_d_bits_data[20]
auto_buffer_out_d_bits_data[21]
auto_buffer_out_d_bits_data[22]
auto_buffer_out_d_bits_data[23]
auto_buffer_out_d_bits_data[24]
auto_buffer_out_d_bits_data[25]
auto_buffer_out_d_bits_data[26]
auto_buffer_out_d_bits_data[27]
auto_buffer_out_d_bits_data[28]
auto_buffer_out_d_bits_data[29]
auto_buffer_out_d_bits_data[2]
auto_buffer_out_d_bits_data[30]
auto_buffer_out_d_bits_data[31]
auto_buffer_out_d_bits_data[32]
auto_buffer_out_d_bits_data[33]
auto_buffer_out_d_bits_data[34]
auto_buffer_out_d_bits_data[35]
auto_buffer_out_d_bits_data[36]
auto_buffer_out_d_bits_data[37]
auto_buffer_out_d_bits_data[38]
auto_buffer_out_d_bits_data[39]
auto_buffer_out_d_bits_data[3]
auto_buffer_out_d_bits_data[40]
auto_buffer_out_d_bits_data[41]
auto_buffer_out_d_bits_data[42]
auto_buffer_out_d_bits_data[43]
auto_buffer_out_d_bits_data[44]
auto_buffer_out_d_bits_data[45]
auto_buffer_out_d_bits_data[46]
auto_buffer_out_d_bits_data[47]
auto_buffer_out_d_bits_data[48]
auto_buffer_out_d_bits_data[49]
auto_buffer_out_d_bits_data[4]
auto_buffer_out_d_bits_data[50]
auto_buffer_out_d_bits_data[51]
auto_buffer_out_d_bits_data[52]
auto_buffer_out_d_bits_data[53]
auto_buffer_out_d_bits_data[54]
auto_buffer_out_d_bits_data[55]
auto_buffer_out_d_bits_data[56]
auto_buffer_out_d_bits_data[57]
auto_buffer_out_d_bits_data[58]
auto_buffer_out_d_bits_data[59]
auto_buffer_out_d_bits_data[5]
auto_buffer_out_d_bits_data[60]
auto_buffer_out_d_bits_data[61]
auto_buffer_out_d_bits_data[62]
auto_buffer_out_d_bits_data[63]
auto_buffer_out_d_bits_data[6]
auto_buffer_out_d_bits_data[7]
auto_buffer_out_d_bits_data[8]
auto_buffer_out_d_bits_data[9]
auto_buffer_out_d_bits_denied
auto_buffer_out_d_bits_opcode[0]
auto_buffer_out_d_bits_opcode[1]
auto_buffer_out_d_bits_opcode[2]
auto_buffer_out_d_bits_param[0]
auto_buffer_out_d_bits_param[1]
auto_buffer_out_d_bits_size[0]
auto_buffer_out_d_bits_size[1]
auto_buffer_out_d_bits_size[2]
auto_buffer_out_d_bits_size[3]
auto_buffer_out_d_bits_source[0]
auto_buffer_out_d_bits_source[1]
auto_buffer_out_d_valid
auto_buffer_out_e_ready
auto_hartid_in
auto_int_local_in_0_0
auto_int_local_in_1_0
auto_int_local_in_1_1
auto_int_local_in_2_0
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (227)
---------------------------------
 There are 227 ports with no output delay specified. (HIGH)

auto_buffer_out_a_bits_address[0]
auto_buffer_out_a_bits_address[10]
auto_buffer_out_a_bits_address[11]
auto_buffer_out_a_bits_address[12]
auto_buffer_out_a_bits_address[13]
auto_buffer_out_a_bits_address[14]
auto_buffer_out_a_bits_address[15]
auto_buffer_out_a_bits_address[16]
auto_buffer_out_a_bits_address[17]
auto_buffer_out_a_bits_address[18]
auto_buffer_out_a_bits_address[19]
auto_buffer_out_a_bits_address[1]
auto_buffer_out_a_bits_address[20]
auto_buffer_out_a_bits_address[21]
auto_buffer_out_a_bits_address[22]
auto_buffer_out_a_bits_address[23]
auto_buffer_out_a_bits_address[24]
auto_buffer_out_a_bits_address[25]
auto_buffer_out_a_bits_address[26]
auto_buffer_out_a_bits_address[27]
auto_buffer_out_a_bits_address[28]
auto_buffer_out_a_bits_address[29]
auto_buffer_out_a_bits_address[2]
auto_buffer_out_a_bits_address[30]
auto_buffer_out_a_bits_address[31]
auto_buffer_out_a_bits_address[3]
auto_buffer_out_a_bits_address[4]
auto_buffer_out_a_bits_address[5]
auto_buffer_out_a_bits_address[6]
auto_buffer_out_a_bits_address[7]
auto_buffer_out_a_bits_address[8]
auto_buffer_out_a_bits_address[9]
auto_buffer_out_a_bits_data[0]
auto_buffer_out_a_bits_data[10]
auto_buffer_out_a_bits_data[11]
auto_buffer_out_a_bits_data[12]
auto_buffer_out_a_bits_data[13]
auto_buffer_out_a_bits_data[14]
auto_buffer_out_a_bits_data[15]
auto_buffer_out_a_bits_data[16]
auto_buffer_out_a_bits_data[17]
auto_buffer_out_a_bits_data[18]
auto_buffer_out_a_bits_data[19]
auto_buffer_out_a_bits_data[1]
auto_buffer_out_a_bits_data[20]
auto_buffer_out_a_bits_data[21]
auto_buffer_out_a_bits_data[22]
auto_buffer_out_a_bits_data[23]
auto_buffer_out_a_bits_data[24]
auto_buffer_out_a_bits_data[25]
auto_buffer_out_a_bits_data[26]
auto_buffer_out_a_bits_data[27]
auto_buffer_out_a_bits_data[28]
auto_buffer_out_a_bits_data[29]
auto_buffer_out_a_bits_data[2]
auto_buffer_out_a_bits_data[30]
auto_buffer_out_a_bits_data[31]
auto_buffer_out_a_bits_data[32]
auto_buffer_out_a_bits_data[33]
auto_buffer_out_a_bits_data[34]
auto_buffer_out_a_bits_data[35]
auto_buffer_out_a_bits_data[36]
auto_buffer_out_a_bits_data[37]
auto_buffer_out_a_bits_data[38]
auto_buffer_out_a_bits_data[39]
auto_buffer_out_a_bits_data[3]
auto_buffer_out_a_bits_data[40]
auto_buffer_out_a_bits_data[41]
auto_buffer_out_a_bits_data[42]
auto_buffer_out_a_bits_data[43]
auto_buffer_out_a_bits_data[44]
auto_buffer_out_a_bits_data[45]
auto_buffer_out_a_bits_data[46]
auto_buffer_out_a_bits_data[47]
auto_buffer_out_a_bits_data[48]
auto_buffer_out_a_bits_data[49]
auto_buffer_out_a_bits_data[4]
auto_buffer_out_a_bits_data[50]
auto_buffer_out_a_bits_data[51]
auto_buffer_out_a_bits_data[52]
auto_buffer_out_a_bits_data[53]
auto_buffer_out_a_bits_data[54]
auto_buffer_out_a_bits_data[55]
auto_buffer_out_a_bits_data[56]
auto_buffer_out_a_bits_data[57]
auto_buffer_out_a_bits_data[58]
auto_buffer_out_a_bits_data[59]
auto_buffer_out_a_bits_data[5]
auto_buffer_out_a_bits_data[60]
auto_buffer_out_a_bits_data[61]
auto_buffer_out_a_bits_data[62]
auto_buffer_out_a_bits_data[63]
auto_buffer_out_a_bits_data[6]
auto_buffer_out_a_bits_data[7]
auto_buffer_out_a_bits_data[8]
auto_buffer_out_a_bits_data[9]
auto_buffer_out_a_bits_mask[0]
auto_buffer_out_a_bits_mask[1]
auto_buffer_out_a_bits_mask[2]
auto_buffer_out_a_bits_mask[3]
auto_buffer_out_a_bits_mask[4]
auto_buffer_out_a_bits_mask[5]
auto_buffer_out_a_bits_mask[6]
auto_buffer_out_a_bits_mask[7]
auto_buffer_out_a_bits_opcode[0]
auto_buffer_out_a_bits_opcode[1]
auto_buffer_out_a_bits_opcode[2]
auto_buffer_out_a_bits_param[0]
auto_buffer_out_a_bits_param[1]
auto_buffer_out_a_bits_param[2]
auto_buffer_out_a_bits_size[0]
auto_buffer_out_a_bits_size[1]
auto_buffer_out_a_bits_size[2]
auto_buffer_out_a_bits_source[0]
auto_buffer_out_a_bits_source[1]
auto_buffer_out_a_valid
auto_buffer_out_b_ready
auto_buffer_out_c_bits_address[0]
auto_buffer_out_c_bits_address[10]
auto_buffer_out_c_bits_address[11]
auto_buffer_out_c_bits_address[12]
auto_buffer_out_c_bits_address[13]
auto_buffer_out_c_bits_address[14]
auto_buffer_out_c_bits_address[15]
auto_buffer_out_c_bits_address[16]
auto_buffer_out_c_bits_address[17]
auto_buffer_out_c_bits_address[18]
auto_buffer_out_c_bits_address[19]
auto_buffer_out_c_bits_address[1]
auto_buffer_out_c_bits_address[20]
auto_buffer_out_c_bits_address[21]
auto_buffer_out_c_bits_address[22]
auto_buffer_out_c_bits_address[23]
auto_buffer_out_c_bits_address[24]
auto_buffer_out_c_bits_address[25]
auto_buffer_out_c_bits_address[26]
auto_buffer_out_c_bits_address[27]
auto_buffer_out_c_bits_address[28]
auto_buffer_out_c_bits_address[29]
auto_buffer_out_c_bits_address[2]
auto_buffer_out_c_bits_address[30]
auto_buffer_out_c_bits_address[31]
auto_buffer_out_c_bits_address[3]
auto_buffer_out_c_bits_address[4]
auto_buffer_out_c_bits_address[5]
auto_buffer_out_c_bits_address[6]
auto_buffer_out_c_bits_address[7]
auto_buffer_out_c_bits_address[8]
auto_buffer_out_c_bits_address[9]
auto_buffer_out_c_bits_data[0]
auto_buffer_out_c_bits_data[10]
auto_buffer_out_c_bits_data[11]
auto_buffer_out_c_bits_data[12]
auto_buffer_out_c_bits_data[13]
auto_buffer_out_c_bits_data[14]
auto_buffer_out_c_bits_data[15]
auto_buffer_out_c_bits_data[16]
auto_buffer_out_c_bits_data[17]
auto_buffer_out_c_bits_data[18]
auto_buffer_out_c_bits_data[19]
auto_buffer_out_c_bits_data[1]
auto_buffer_out_c_bits_data[20]
auto_buffer_out_c_bits_data[21]
auto_buffer_out_c_bits_data[22]
auto_buffer_out_c_bits_data[23]
auto_buffer_out_c_bits_data[24]
auto_buffer_out_c_bits_data[25]
auto_buffer_out_c_bits_data[26]
auto_buffer_out_c_bits_data[27]
auto_buffer_out_c_bits_data[28]
auto_buffer_out_c_bits_data[29]
auto_buffer_out_c_bits_data[2]
auto_buffer_out_c_bits_data[30]
auto_buffer_out_c_bits_data[31]
auto_buffer_out_c_bits_data[32]
auto_buffer_out_c_bits_data[33]
auto_buffer_out_c_bits_data[34]
auto_buffer_out_c_bits_data[35]
auto_buffer_out_c_bits_data[36]
auto_buffer_out_c_bits_data[37]
auto_buffer_out_c_bits_data[38]
auto_buffer_out_c_bits_data[39]
auto_buffer_out_c_bits_data[3]
auto_buffer_out_c_bits_data[40]
auto_buffer_out_c_bits_data[41]
auto_buffer_out_c_bits_data[42]
auto_buffer_out_c_bits_data[43]
auto_buffer_out_c_bits_data[44]
auto_buffer_out_c_bits_data[45]
auto_buffer_out_c_bits_data[46]
auto_buffer_out_c_bits_data[47]
auto_buffer_out_c_bits_data[48]
auto_buffer_out_c_bits_data[49]
auto_buffer_out_c_bits_data[4]
auto_buffer_out_c_bits_data[50]
auto_buffer_out_c_bits_data[51]
auto_buffer_out_c_bits_data[52]
auto_buffer_out_c_bits_data[53]
auto_buffer_out_c_bits_data[54]
auto_buffer_out_c_bits_data[55]
auto_buffer_out_c_bits_data[56]
auto_buffer_out_c_bits_data[57]
auto_buffer_out_c_bits_data[58]
auto_buffer_out_c_bits_data[59]
auto_buffer_out_c_bits_data[5]
auto_buffer_out_c_bits_data[60]
auto_buffer_out_c_bits_data[61]
auto_buffer_out_c_bits_data[62]
auto_buffer_out_c_bits_data[63]
auto_buffer_out_c_bits_data[6]
auto_buffer_out_c_bits_data[7]
auto_buffer_out_c_bits_data[8]
auto_buffer_out_c_bits_data[9]
auto_buffer_out_c_bits_opcode[0]
auto_buffer_out_c_bits_opcode[1]
auto_buffer_out_c_bits_param[0]
auto_buffer_out_c_bits_param[1]
auto_buffer_out_c_bits_param[2]
auto_buffer_out_c_bits_size[0]
auto_buffer_out_c_bits_size[1]
auto_buffer_out_c_bits_size[2]
auto_buffer_out_c_bits_size[3]
auto_buffer_out_c_bits_source[0]
auto_buffer_out_c_valid
auto_buffer_out_d_ready
auto_buffer_out_e_valid
auto_wfi_out_0

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.669        0.000                      0                 7495       -0.087      -93.157                   2205                 7495        9.458        0.000                       0                  2950  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              14.669        0.000                      0                 7495       -0.087      -93.157                   2205                 7495        9.458        0.000                       0                  2950  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       14.669ns,  Total Violation        0.000ns
Hold  :         2205  Failing Endpoints,  Worst Slack       -0.087ns,  Total Violation      -93.157ns
PW    :            0  Failing Endpoints,  Worst Slack        9.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.669ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 4.237ns (81.859%)  route 0.939ns (18.141%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<6>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[6]
                         net (fo=2, unplaced)         0.257     7.263    core/div/_prod_T_40__4_n_99
                                                                      r  core/div/remainder[127]_i_19/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.332 r  core/div/remainder[127]_i_19/O
                         net (fo=2, unplaced)         0.185     7.517    core/div/remainder[127]_i_19_n_0
                                                                      r  core/div/remainder[127]_i_27/I3
                         LUT4 (Prop_LUT4_I3_O)        0.036     7.553 r  core/div/remainder[127]_i_27/O
                         net (fo=1, unplaced)         0.016     7.569    core/div/remainder[127]_i_27_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.200     7.769 r  core/div/remainder_reg[127]_i_3/O[4]
                         net (fo=2, unplaced)         0.184     7.953    core/div/remainder_reg[127]_i_3_n_11
                                                                      r  core/div/remainder[127]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.035     7.988 r  core/div/remainder[127]_i_7/O
                         net (fo=1, unplaced)         0.018     8.006    core/div/remainder[127]_i_7_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.162     8.168 r  core/div/remainder_reg[127]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     8.173    core/div/remainder_reg[127]_i_2_n_0
                                                                      r  core/div/remainder_reg[129]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     8.249 r  core/div/remainder_reg[129]_i_3/O[1]
                         net (fo=1, unplaced)         0.184     8.433    core/div/remainder_reg[129]_i_3_n_14
                                                                      r  core/div/remainder[129]_i_2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.035     8.468 r  core/div/remainder[129]_i_2/O
                         net (fo=1, unplaced)         0.048     8.516    core/div/p_1_in[129]
                         FDRE                                         r  core/div/remainder_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[129]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[129]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                 14.669    

Slack (MET) :             14.721ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 4.232ns (82.592%)  route 0.892ns (17.408%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<6>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[6]
                         net (fo=2, unplaced)         0.257     7.263    core/div/_prod_T_40__4_n_99
                                                                      r  core/div/remainder[127]_i_19/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.332 r  core/div/remainder[127]_i_19/O
                         net (fo=2, unplaced)         0.185     7.517    core/div/remainder[127]_i_19_n_0
                                                                      r  core/div/remainder[127]_i_27/I3
                         LUT4 (Prop_LUT4_I3_O)        0.036     7.553 r  core/div/remainder[127]_i_27/O
                         net (fo=1, unplaced)         0.016     7.569    core/div/remainder[127]_i_27_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.200     7.769 r  core/div/remainder_reg[127]_i_3/O[4]
                         net (fo=2, unplaced)         0.184     7.953    core/div/remainder_reg[127]_i_3_n_11
                                                                      r  core/div/remainder[127]_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.035     7.988 r  core/div/remainder[127]_i_7/O
                         net (fo=1, unplaced)         0.018     8.006    core/div/remainder[127]_i_7_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.162     8.168 r  core/div/remainder_reg[127]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     8.173    core/div/remainder_reg[127]_i_2_n_0
                                                                      r  core/div/remainder_reg[129]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     8.229 r  core/div/remainder_reg[129]_i_3/O[0]
                         net (fo=1, unplaced)         0.137     8.366    core/div/remainder_reg[129]_i_3_n_15
                                                                      r  core/div/remainder[128]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.050     8.416 r  core/div/remainder[128]_i_1/O
                         net (fo=1, unplaced)         0.048     8.464    core/div/p_1_in[128]
                         FDRE                                         r  core/div/remainder_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[128]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[128]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 14.721    

Slack (MET) :             14.725ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 4.237ns (82.754%)  route 0.883ns (17.246%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<3>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[3]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[3]
                         net (fo=2, unplaced)         0.198     7.204    core/div/_prod_T_40__4_n_102
                                                                      r  core/div/remainder[127]_i_30/I2
                         LUT3 (Prop_LUT3_I2_O)        0.074     7.278 r  core/div/remainder[127]_i_30/O
                         net (fo=2, unplaced)         0.187     7.465    core/div/remainder[127]_i_30_n_0
                                                                      r  core/div/remainder[127]_i_35/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.500 r  core/div/remainder[127]_i_35/O
                         net (fo=1, unplaced)         0.015     7.515    core/div/remainder[127]_i_35_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.122     7.637 r  core/div/remainder_reg[127]_i_4/CO[7]
                         net (fo=1, unplaced)         0.005     7.642    core/div/remainder_reg[127]_i_4_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.698 r  core/div/remainder_reg[127]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.884    core/div/remainder_reg[127]_i_3_n_15
                                                                      r  core/div/remainder[127]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.920 r  core/div/remainder[127]_i_11/O
                         net (fo=1, unplaced)         0.016     7.936    core/div/remainder[127]_i_11_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.200     8.136 r  core/div/remainder_reg[127]_i_2/O[4]
                         net (fo=1, unplaced)         0.186     8.322    core/div/remainder_reg[127]_i_2_n_11
                                                                      r  core/div/remainder[124]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.412 r  core/div/remainder[124]_i_1/O
                         net (fo=1, unplaced)         0.048     8.460    core/div/p_1_in[124]
                         FDRE                                         r  core/div/remainder_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[124]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[124]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 14.725    

Slack (MET) :             14.784ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 4.270ns (84.371%)  route 0.791ns (15.629%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<3>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[3]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[3]
                         net (fo=2, unplaced)         0.198     7.204    core/div/_prod_T_40__4_n_102
                                                                      r  core/div/remainder[127]_i_30/I2
                         LUT3 (Prop_LUT3_I2_O)        0.074     7.278 r  core/div/remainder[127]_i_30/O
                         net (fo=2, unplaced)         0.187     7.465    core/div/remainder[127]_i_30_n_0
                                                                      r  core/div/remainder[127]_i_35/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.500 r  core/div/remainder[127]_i_35/O
                         net (fo=1, unplaced)         0.015     7.515    core/div/remainder[127]_i_35_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.122     7.637 r  core/div/remainder_reg[127]_i_4/CO[7]
                         net (fo=1, unplaced)         0.005     7.642    core/div/remainder_reg[127]_i_4_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.698 r  core/div/remainder_reg[127]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.884    core/div/remainder_reg[127]_i_3_n_15
                                                                      r  core/div/remainder[127]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.920 r  core/div/remainder[127]_i_11/O
                         net (fo=1, unplaced)         0.016     7.936    core/div/remainder[127]_i_11_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.233     8.169 r  core/div/remainder_reg[127]_i_2/O[5]
                         net (fo=1, unplaced)         0.094     8.263    core/div/remainder_reg[127]_i_2_n_10
                                                                      r  core/div/remainder[125]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.353 r  core/div/remainder[125]_i_1/O
                         net (fo=1, unplaced)         0.048     8.401    core/div/p_1_in[125]
                         FDRE                                         r  core/div/remainder_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[125]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[125]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                 14.784    

Slack (MET) :             14.787ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.271ns (84.441%)  route 0.787ns (15.560%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<3>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[3]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[3]
                         net (fo=2, unplaced)         0.198     7.204    core/div/_prod_T_40__4_n_102
                                                                      r  core/div/remainder[127]_i_30/I2
                         LUT3 (Prop_LUT3_I2_O)        0.074     7.278 r  core/div/remainder[127]_i_30/O
                         net (fo=2, unplaced)         0.187     7.465    core/div/remainder[127]_i_30_n_0
                                                                      r  core/div/remainder[127]_i_35/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.500 r  core/div/remainder[127]_i_35/O
                         net (fo=1, unplaced)         0.015     7.515    core/div/remainder[127]_i_35_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.122     7.637 r  core/div/remainder_reg[127]_i_4/CO[7]
                         net (fo=1, unplaced)         0.005     7.642    core/div/remainder_reg[127]_i_4_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.698 r  core/div/remainder_reg[127]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.884    core/div/remainder_reg[127]_i_3_n_15
                                                                      r  core/div/remainder[127]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.920 r  core/div/remainder[127]_i_11/O
                         net (fo=1, unplaced)         0.016     7.936    core/div/remainder[127]_i_11_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.234     8.170 r  core/div/remainder_reg[127]_i_2/O[7]
                         net (fo=1, unplaced)         0.090     8.260    core/div/remainder_reg[127]_i_2_n_8
                                                                      r  core/div/remainder[127]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.350 r  core/div/remainder[127]_i_1/O
                         net (fo=1, unplaced)         0.048     8.398    core/div/p_1_in[127]
                         FDRE                                         r  core/div/remainder_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[127]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[127]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 14.787    

Slack (MET) :             14.796ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 4.332ns (85.799%)  route 0.717ns (14.201%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__5/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__5/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__5/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__5/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__5/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__5/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__5/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__5/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__5/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__5/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__6/PCIN[47]
                                                                      r  core/div/_prod_T_40__6/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__6/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__6/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__7/PCIN[47]
                                                                      r  core/div/_prod_T_40__7/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__7/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__7/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__8/PCIN[47]
                                                                      r  core/div/_prod_T_40__8/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.897 f  core/div/_prod_T_40__8/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__8/DSP_ALU.ALU_OUT<0>
                                                                      f  core/div/_prod_T_40__8/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     7.006 r  core/div/_prod_T_40__8/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     7.212    core/div/_prod_T_40__8_n_105
                                                                      r  core/div/remainder[111]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.051     7.263 r  core/div/remainder[111]_i_18/O
                         net (fo=1, unplaced)         0.016     7.279    core/div/remainder[111]_i_18_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.472 r  core/div/remainder_reg[111]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.477    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     7.499 r  core/div/remainder_reg[119]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.504    core/div/remainder_reg[119]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.560 r  core/div/remainder_reg[127]_i_4/O[0]
                         net (fo=2, unplaced)         0.186     7.746    core/div/remainder_reg[127]_i_4_n_15
                                                                      r  core/div/remainder[119]_i_10/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.782 r  core/div/remainder[119]_i_10/O
                         net (fo=1, unplaced)         0.016     7.798    core/div/remainder[119]_i_10_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.991 r  core/div/remainder_reg[119]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     7.996    core/div/remainder_reg[119]_i_2_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     8.063 r  core/div/remainder_reg[127]_i_2/O[2]
                         net (fo=1, unplaced)         0.188     8.251    core/div/remainder_reg[127]_i_2_n_13
                                                                      r  core/div/remainder[122]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.341 r  core/div/remainder[122]_i_1/O
                         net (fo=1, unplaced)         0.048     8.389    core/div/p_1_in[122]
                         FDRE                                         r  core/div/remainder_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[122]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[122]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 14.796    

Slack (MET) :             14.801ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 4.257ns (84.397%)  route 0.787ns (15.603%))
  Logic Levels:           18  (CARRY8=3 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__1/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__1/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__1/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__1/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__1/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__1/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__1/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__1/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__1/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__2/PCIN[47]
                                                                      r  core/div/_prod_T_40__2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__2/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__3/PCIN[47]
                                                                      r  core/div/_prod_T_40__3/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__3/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__3/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__4/PCIN[47]
                                                                      r  core/div/_prod_T_40__4/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.897 f  core/div/_prod_T_40__4/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__4/DSP_ALU.ALU_OUT<3>
                                                                      f  core/div/_prod_T_40__4/DSP_OUTPUT_INST/ALU_OUT[3]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.109     7.006 r  core/div/_prod_T_40__4/DSP_OUTPUT_INST/P[3]
                         net (fo=2, unplaced)         0.198     7.204    core/div/_prod_T_40__4_n_102
                                                                      r  core/div/remainder[127]_i_30/I2
                         LUT3 (Prop_LUT3_I2_O)        0.074     7.278 r  core/div/remainder[127]_i_30/O
                         net (fo=2, unplaced)         0.187     7.465    core/div/remainder[127]_i_30_n_0
                                                                      r  core/div/remainder[127]_i_35/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.500 r  core/div/remainder[127]_i_35/O
                         net (fo=1, unplaced)         0.015     7.515    core/div/remainder[127]_i_35_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/S[6]
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.122     7.637 r  core/div/remainder_reg[127]_i_4/CO[7]
                         net (fo=1, unplaced)         0.005     7.642    core/div/remainder_reg[127]_i_4_n_0
                                                                      r  core/div/remainder_reg[127]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.698 r  core/div/remainder_reg[127]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.884    core/div/remainder_reg[127]_i_3_n_15
                                                                      r  core/div/remainder[127]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.920 r  core/div/remainder[127]_i_11/O
                         net (fo=1, unplaced)         0.016     7.936    core/div/remainder[127]_i_11_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.220     8.156 r  core/div/remainder_reg[127]_i_2/O[6]
                         net (fo=1, unplaced)         0.090     8.246    core/div/remainder_reg[127]_i_2_n_9
                                                                      r  core/div/remainder[126]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.336 r  core/div/remainder[126]_i_1/O
                         net (fo=1, unplaced)         0.048     8.384    core/div/p_1_in[126]
                         FDRE                                         r  core/div/remainder_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[126]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[126]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 14.801    

Slack (MET) :             14.806ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 4.329ns (85.910%)  route 0.710ns (14.090%))
  Logic Levels:           18  (CARRY8=4 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__5/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__5/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__5/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__5/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__5/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__5/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__5/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__5/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__5/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__5/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__6/PCIN[47]
                                                                      r  core/div/_prod_T_40__6/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__6/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__6/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__7/PCIN[47]
                                                                      r  core/div/_prod_T_40__7/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__7/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__7/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__8/PCIN[47]
                                                                      r  core/div/_prod_T_40__8/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.897 f  core/div/_prod_T_40__8/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__8/DSP_ALU.ALU_OUT<0>
                                                                      f  core/div/_prod_T_40__8/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     7.006 r  core/div/_prod_T_40__8/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     7.212    core/div/_prod_T_40__8_n_105
                                                                      r  core/div/remainder[111]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.051     7.263 r  core/div/remainder[111]_i_18/O
                         net (fo=1, unplaced)         0.016     7.279    core/div/remainder[111]_i_18_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.472 r  core/div/remainder_reg[111]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.477    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.533 r  core/div/remainder_reg[119]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.719    core/div/remainder_reg[119]_i_3_n_15
                                                                      r  core/div/remainder[111]_i_10/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.755 r  core/div/remainder[111]_i_10/O
                         net (fo=1, unplaced)         0.016     7.771    core/div/remainder[111]_i_10_n_0
                                                                      r  core/div/remainder_reg[111]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.964 r  core/div/remainder_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     7.969    core/div/remainder_reg[111]_i_2_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     8.055 r  core/div/remainder_reg[119]_i_2/O[4]
                         net (fo=1, unplaced)         0.186     8.241    core/div/remainder_reg[119]_i_2_n_11
                                                                      r  core/div/remainder[116]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.331 r  core/div/remainder[116]_i_1/O
                         net (fo=1, unplaced)         0.048     8.379    core/div/p_1_in[116]
                         FDRE                                         r  core/div/remainder_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[116]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[116]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 14.806    

Slack (MET) :             14.823ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 4.310ns (85.822%)  route 0.712ns (14.178%))
  Logic Levels:           18  (CARRY8=4 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__5/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__5/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__5/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__5/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__5/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__5/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__5/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__5/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__5/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__5/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__6/PCIN[47]
                                                                      r  core/div/_prod_T_40__6/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__6/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__6/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__7/PCIN[47]
                                                                      r  core/div/_prod_T_40__7/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__7/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__7/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__8/PCIN[47]
                                                                      r  core/div/_prod_T_40__8/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.897 f  core/div/_prod_T_40__8/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__8/DSP_ALU.ALU_OUT<0>
                                                                      f  core/div/_prod_T_40__8/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     7.006 r  core/div/_prod_T_40__8/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     7.212    core/div/_prod_T_40__8_n_105
                                                                      r  core/div/remainder[111]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.051     7.263 r  core/div/remainder[111]_i_18/O
                         net (fo=1, unplaced)         0.016     7.279    core/div/remainder[111]_i_18_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.472 r  core/div/remainder_reg[111]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.477    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.533 r  core/div/remainder_reg[119]_i_3/O[0]
                         net (fo=2, unplaced)         0.186     7.719    core/div/remainder_reg[119]_i_3_n_15
                                                                      r  core/div/remainder[111]_i_10/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.755 r  core/div/remainder[111]_i_10/O
                         net (fo=1, unplaced)         0.016     7.771    core/div/remainder[111]_i_10_n_0
                                                                      r  core/div/remainder_reg[111]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.964 r  core/div/remainder_reg[111]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     7.969    core/div/remainder_reg[111]_i_2_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     8.036 r  core/div/remainder_reg[119]_i_2/O[2]
                         net (fo=1, unplaced)         0.188     8.224    core/div/remainder_reg[119]_i_2_n_13
                                                                      r  core/div/remainder[114]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.314 r  core/div/remainder[114]_i_1/O
                         net (fo=1, unplaced)         0.048     8.362    core/div/p_1_in[114]
                         FDRE                                         r  core/div/remainder_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[114]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[114]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 14.823    

Slack (MET) :             14.837ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 4.341ns (86.681%)  route 0.667ns (13.319%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    core/div/_prod_T_40__5/CLK
                         DSP_A_B_DATA                                 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     3.552 r  core/div/_prod_T_40__5/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.552    core/div/_prod_T_40__5/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     3.625 r  core/div/_prod_T_40__5/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     3.625    core/div/_prod_T_40__5/DSP_PREADD_DATA.B2B1<17>
                                                                      r  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     4.234 f  core/div/_prod_T_40__5/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     4.234    core/div/_prod_T_40__5/DSP_MULTIPLIER.V<43>
                                                                      f  core/div/_prod_T_40__5/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     4.280 r  core/div/_prod_T_40__5/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     4.280    core/div/_prod_T_40__5/DSP_M_DATA.V_DATA<43>
                                                                      r  core/div/_prod_T_40__5/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     4.851 f  core/div/_prod_T_40__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.851    core/div/_prod_T_40__5/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__5/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.973 r  core/div/_prod_T_40__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.987    core/div/_prod_T_40__6/PCIN[47]
                                                                      r  core/div/_prod_T_40__6/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.533 f  core/div/_prod_T_40__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.533    core/div/_prod_T_40__6/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__6/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.655 r  core/div/_prod_T_40__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     5.669    core/div/_prod_T_40__7/PCIN[47]
                                                                      r  core/div/_prod_T_40__7/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.215 f  core/div/_prod_T_40__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.215    core/div/_prod_T_40__7/DSP_ALU.ALU_OUT<47>
                                                                      f  core/div/_prod_T_40__7/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.337 r  core/div/_prod_T_40__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.351    core/div/_prod_T_40__8/PCIN[47]
                                                                      r  core/div/_prod_T_40__8/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.897 f  core/div/_prod_T_40__8/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.897    core/div/_prod_T_40__8/DSP_ALU.ALU_OUT<0>
                                                                      f  core/div/_prod_T_40__8/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     7.006 r  core/div/_prod_T_40__8/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     7.212    core/div/_prod_T_40__8_n_105
                                                                      r  core/div/remainder[111]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.051     7.263 r  core/div/remainder[111]_i_18/O
                         net (fo=1, unplaced)         0.016     7.279    core/div/remainder[111]_i_18_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.472 r  core/div/remainder_reg[111]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.477    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     7.499 r  core/div/remainder_reg[119]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     7.504    core/div/remainder_reg[119]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.560 r  core/div/remainder_reg[127]_i_4/O[0]
                         net (fo=2, unplaced)         0.186     7.746    core/div/remainder_reg[127]_i_4_n_15
                                                                      r  core/div/remainder[119]_i_10/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.782 r  core/div/remainder[119]_i_10/O
                         net (fo=1, unplaced)         0.016     7.798    core/div/remainder[119]_i_10_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.193     7.991 r  core/div/remainder_reg[119]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     7.996    core/div/remainder_reg[119]_i_2_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     8.072 r  core/div/remainder_reg[127]_i_2/O[1]
                         net (fo=1, unplaced)         0.138     8.210    core/div/remainder_reg[127]_i_2_n_14
                                                                      r  core/div/remainder[121]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     8.300 r  core/div/remainder[121]_i_1/O
                         net (fo=1, unplaced)         0.048     8.348    core/div/p_1_in[121]
                         FDRE                                         r  core/div/remainder_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439    22.913    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[121]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_D)        0.025    23.185    core/div/remainder_reg[121]
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 14.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[14]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/DIC
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMC/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMC
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[17]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/DIF
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMF/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMF
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[18]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/DIG
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMG/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMG
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[28]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/DIC
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMC/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMC
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[31]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/DIF
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMF/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20/RAMF
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[21]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/DIC
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMC/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[24]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/DIF
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMF/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMF
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[25]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/DIG
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMG/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.055     1.599    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_7_13/RAMG
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[13]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/DIB
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMB/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.054     1.598    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMB
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 frontend/icache/refill_paddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMD/I
                            (rising edge-triggered cell RAMD64E clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/refill_paddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  frontend/icache/refill_paddr_reg[15]/Q
                         net (fo=2, unplaced)         0.074     1.512    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/DID
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMD/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD64E (Hold_RAMD64E_CLK_I)
                                                      0.054     1.598    frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6/RAMD
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                 -0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         20.000      18.431               frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         20.000      18.431               frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458                dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[1]
                            (input port)
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.126ns  (logic 1.867ns (45.247%)  route 2.259ns (54.753%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_d_bits_opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode_IBUF[1]_inst/I
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_bits_opcode_IBUF[1]_inst/OUT
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=11, unplaced)        0.487     1.054    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_opcode_IBUF[1]
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.144 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.140     1.284    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3_n_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I4
                         LUT6 (Prop_LUT6_I4_O)        0.090     1.374 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     1.566    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_state_reg[0]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.035     1.601 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/O
                         net (fo=7, unplaced)         0.211     1.812    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_source[1]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     1.847 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/O
                         net (fo=32, unplaced)        0.246     2.093    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_denied
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6_i_14/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     2.128 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6_i_14/O
                         net (fo=30, unplaced)        0.244     2.372    dcache/metaArb_io_out_bits_write
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     2.407 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.186     2.593    dcache/auto_buffer_out_b_ready_OBUF_inst_i_2_n_0
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.628 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     3.181    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     4.126 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.126    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[1]
                            (input port)
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.099ns  (logic 1.727ns (55.725%)  route 1.372ns (44.275%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode_IBUF[1]_inst/I
                                                                      r  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_bits_opcode_IBUF[1]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=11, unplaced)        0.487     1.054    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_opcode_IBUF[1]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.144 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.140     1.284    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I4
                         LUT6 (Prop_LUT6_I4_O)        0.090     1.374 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     1.566    dcache/rockettile_dcache_tag_array_0_n_33
                                                                      f  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.035     1.601 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.154    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     3.099 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.099    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_valid
                            (input port)
  Destination:            auto_buffer_out_e_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.796ns  (logic 1.660ns (59.368%)  route 1.136ns (40.632%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_valid (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_valid_IBUF_inst/I
                                                                      r  auto_buffer_out_d_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_buffer_out_d_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_valid_IBUF_inst/OUT
                                                                      r  auto_buffer_out_d_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_buffer_out_d_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, unplaced)        0.442     1.009    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_d_valid_IBUF
                                                                      r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     1.059 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.141     1.200    dcache/_tlMasterXbar_auto_anon_in_0_d_valid
                                                                      r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.098     1.298 r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.851    auto_buffer_out_e_valid_OBUF
                                                                      r  auto_buffer_out_e_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.796 r  auto_buffer_out_e_valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.796    auto_buffer_out_e_valid
                                                                      r  auto_buffer_out_e_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[0]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 1.512ns (64.751%)  route 0.823ns (35.249%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[0]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_bits_sink_IBUF[0]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.823     1.390    auto_buffer_out_e_bits_sink_OBUF[0]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.335 r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.335    auto_buffer_out_e_bits_sink[0]
                                                                      r  auto_buffer_out_e_bits_sink[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[1]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 1.512ns (64.751%)  route 0.823ns (35.249%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[1]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_bits_sink_IBUF[1]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.823     1.390    auto_buffer_out_e_bits_sink_OBUF[1]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.335 r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.335    auto_buffer_out_e_bits_sink[1]
                                                                      r  auto_buffer_out_e_bits_sink[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[2]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 1.512ns (64.751%)  route 0.823ns (35.249%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[2]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_d_bits_sink_IBUF[2]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.823     1.390    auto_buffer_out_e_bits_sink_OBUF[2]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.335 r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.335    auto_buffer_out_e_bits_sink[2]
                                                                      r  auto_buffer_out_e_bits_sink[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[0]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.638ns (61.519%)  route 0.399ns (38.481%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[0]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_sink_IBUF[0]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.399     0.601    auto_buffer_out_e_bits_sink_OBUF[0]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.037 r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.037    auto_buffer_out_e_bits_sink[0]
                                                                      r  auto_buffer_out_e_bits_sink[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[1]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.638ns (61.519%)  route 0.399ns (38.481%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[1]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_sink_IBUF[1]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.399     0.601    auto_buffer_out_e_bits_sink_OBUF[1]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.037 r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.037    auto_buffer_out_e_bits_sink[1]
                                                                      r  auto_buffer_out_e_bits_sink[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[2]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.638ns (61.519%)  route 0.399ns (38.481%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink_IBUF[2]_inst/I
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_sink_IBUF[2]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.399     0.601    auto_buffer_out_e_bits_sink_OBUF[2]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.037 r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.037    auto_buffer_out_e_bits_sink[2]
                                                                      r  auto_buffer_out_e_bits_sink[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_b_bits_source[1]
                            (input port)
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.660ns (58.924%)  route 0.460ns (41.076%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_b_bits_source[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_b_bits_source_IBUF[1]_inst/I
                                                                      f  auto_buffer_out_b_bits_source_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 f  auto_buffer_out_b_bits_source_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_b_bits_source_IBUF[1]_inst/OUT
                                                                      f  auto_buffer_out_b_bits_source_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 f  auto_buffer_out_b_bits_source_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.199     0.401    dcache/auto_buffer_out_b_bits_source_IBUF[1]
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.423 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.261     0.684    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.120 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.120    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_source[1]
                            (input port)
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.660ns (57.991%)  route 0.478ns (42.009%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_source[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_source_IBUF[1]_inst/I
                                                                      r  auto_buffer_out_d_bits_source_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_source_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_source_IBUF[1]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_source_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_source_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=14, unplaced)        0.217     0.419    dcache/auto_buffer_out_d_bits_source_IBUF[1]
                                                                      r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.022     0.441 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.261     0.702    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.138 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.138    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[0]
                            (input port)
  Destination:            auto_buffer_out_e_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.698ns (57.302%)  route 0.520ns (42.698%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_d_bits_opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode_IBUF[0]_inst/I
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_opcode_IBUF[0]_inst/OUT
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=43, unplaced)        0.259     0.461    dcache/auto_buffer_out_d_bits_opcode_IBUF[0]
                                                                      f  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.060     0.521 r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.261     0.782    auto_buffer_out_e_valid_OBUF
                                                                      r  auto_buffer_out_e_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     1.218 r  auto_buffer_out_e_valid_OBUF_inst/O
                         net (fo=0)                   0.000     1.218    auto_buffer_out_e_valid
                                                                      r  auto_buffer_out_e_valid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dcache/s2_req_cmd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.637ns  (logic 1.557ns (33.584%)  route 3.080ns (66.416%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_cmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 f  dcache/s2_req_cmd_reg[3]/Q
                         net (fo=23, unplaced)        0.206     3.625    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount_reg[6]_0[3]
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount[6]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.774 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount[6]_i_6/O
                         net (fo=7, unplaced)         0.211     3.985    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_req_cmd_reg[3]
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     4.020 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/O
                         net (fo=3, unplaced)         0.192     4.212    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_not_nacked_in_s1_reg
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20_i_12/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.247 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20_i_12/O
                         net (fo=3, unplaced)         0.192     4.439    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_reg_1
                                                                      r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.474 f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/O
                         net (fo=3, unplaced)         0.192     4.666    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore1_held_reg
                                                                      f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.701 f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/O
                         net (fo=90, unplaced)        0.269     4.970    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     5.005 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.186     5.191    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.226 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     5.418    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_state_reg[0]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.035     5.453 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/O
                         net (fo=7, unplaced)         0.211     5.664    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_source[1]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     5.699 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/O
                         net (fo=32, unplaced)        0.246     5.945    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_denied
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6_i_14/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     5.980 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_0_6_i_14/O
                         net (fo=30, unplaced)        0.244     6.224    dcache/metaArb_io_out_bits_write
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.259 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.186     6.445    dcache/auto_buffer_out_b_ready_OBUF_inst_i_2_n_0
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.480 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     7.033    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.978 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.978    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_cmd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.610ns  (logic 1.417ns (39.259%)  route 2.193ns (60.741%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_cmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_cmd_reg[3]/Q
                         net (fo=23, unplaced)        0.206     3.625    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount_reg[6]_0[3]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount[6]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.774 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/lrscCount[6]_i_6/O
                         net (fo=7, unplaced)         0.211     3.985    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_req_cmd_reg[3]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     4.020 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/O
                         net (fo=3, unplaced)         0.192     4.212    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_not_nacked_in_s1_reg
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20_i_12/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.247 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_14_20_i_12/O
                         net (fo=3, unplaced)         0.192     4.439    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_reg_1
                                                                      f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.474 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/O
                         net (fo=3, unplaced)         0.192     4.666    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore1_held_reg
                                                                      r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.701 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/O
                         net (fo=90, unplaced)        0.269     4.970    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     5.005 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.186     5.191    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4_n_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.226 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     5.418    dcache/rockettile_dcache_tag_array_0_n_33
                                                                      f  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.035     5.453 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.006    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.951 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.951    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_mask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.651    auto_buffer_out_a_bits_mask_OBUF[1]
                                                                      r  auto_buffer_out_a_bits_mask_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_mask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_mask[1]
                                                                      r  auto_buffer_out_a_bits_mask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_mask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.651    auto_buffer_out_a_bits_mask_OBUF[3]
                                                                      r  auto_buffer_out_a_bits_mask_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_mask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_mask[3]
                                                                      r  auto_buffer_out_a_bits_mask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_mask[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.651    auto_buffer_out_a_bits_mask_OBUF[5]
                                                                      r  auto_buffer_out_a_bits_mask_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_mask_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_mask[5]
                                                                      r  auto_buffer_out_a_bits_mask[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_mask[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[7]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_mask_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.651    auto_buffer_out_a_bits_mask_OBUF[7]
                                                                      r  auto_buffer_out_a_bits_mask_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_mask_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_mask[7]
                                                                      r  auto_buffer_out_a_bits_mask[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_size[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_size_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_size_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.651    auto_buffer_out_a_bits_size_OBUF[2]
                                                                      r  auto_buffer_out_a_bits_size_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_size_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_size[2]
                                                                      r  auto_buffer_out_a_bits_size[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_source[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 1.391ns (42.742%)  route 1.864ns (57.258%))
  Logic Levels:           8  (LUT1=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 f  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      f  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 f  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      f  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 f  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      f  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 r  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      r  dcache/refill_valid_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     4.558 r  dcache/refill_valid_i_2/O
                         net (fo=2, unplaced)         0.186     4.744    tlMasterXbar/state_1_reg_3
                                                                      r  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.779 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_4/O
                         net (fo=38, unplaced)        0.250     5.029    tlMasterXbar/state_1_reg_0
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_source_OBUF[1]_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.069     5.098 r  tlMasterXbar/auto_buffer_out_a_bits_source_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.553     5.651    auto_buffer_out_a_bits_source_OBUF[1]
                                                                      r  auto_buffer_out_a_bits_source_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.596 r  auto_buffer_out_a_bits_source_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.596    auto_buffer_out_a_bits_source[1]
                                                                      r  auto_buffer_out_a_bits_source[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.252ns  (logic 1.357ns (41.736%)  route 1.895ns (58.264%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 r  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      r  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 r  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      r  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 r  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      r  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 f  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_5/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.524 f  dcache/readys_mask[0]_i_5/O
                         net (fo=3, unplaced)         0.192     4.716    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.035     4.751 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.275     5.026    dcache/auto_buffer_out_a_bits_data[0]
                                                                      f  dcache/auto_buffer_out_a_bits_address_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.095 r  dcache/auto_buffer_out_a_bits_address_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.648    auto_buffer_out_a_bits_address_OBUF[1]
                                                                      r  auto_buffer_out_a_bits_address_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.593 r  auto_buffer_out_a_bits_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.593    auto_buffer_out_a_bits_address[1]
                                                                      r  auto_buffer_out_a_bits_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_req_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_address[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.252ns  (logic 1.357ns (41.736%)  route 1.895ns (58.264%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.584     3.340    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_req_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  dcache/s2_req_addr_reg[12]/Q
                         net (fo=6, unplaced)         0.113     3.532    dcache/s2_req_addr_reg[31]_0[6]
                                                                      r  dcache/cached_grant_wait_i_11/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     3.622 r  dcache/cached_grant_wait_i_11/O
                         net (fo=1, unplaced)         0.186     3.808    dcache/cached_grant_wait_i_11_n_0
                                                                      r  dcache/cached_grant_wait_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.843 r  dcache/cached_grant_wait_i_10/O
                         net (fo=1, unplaced)         0.186     4.029    dcache/cached_grant_wait_i_10_n_0
                                                                      r  dcache/cached_grant_wait_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.064 r  dcache/cached_grant_wait_i_6/O
                         net (fo=1, unplaced)         0.186     4.250    dcache/cached_grant_wait_i_6_n_0
                                                                      r  dcache/cached_grant_wait_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.285 f  dcache/cached_grant_wait_i_3/O
                         net (fo=5, unplaced)         0.204     4.489    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_5/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.524 f  dcache/readys_mask[0]_i_5/O
                         net (fo=3, unplaced)         0.192     4.716    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.035     4.751 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.275     5.026    dcache/auto_buffer_out_a_bits_data[0]
                                                                      f  dcache/auto_buffer_out_a_bits_address_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     5.095 r  dcache/auto_buffer_out_a_bits_address_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.648    auto_buffer_out_a_bits_address_OBUF[3]
                                                                      r  auto_buffer_out_a_bits_address_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.593 r  auto_buffer_out_a_bits_address_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.593    auto_buffer_out_a_bits_address[3]
                                                                      r  auto_buffer_out_a_bits_address[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[0]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[0]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[0]
                                                                      r  auto_buffer_out_c_bits_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[1]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[1]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[1]
                                                                      r  auto_buffer_out_c_bits_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[2]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[2]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[2]
                                                                      r  auto_buffer_out_c_bits_address[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[3]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[3]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[3]
                                                                      r  auto_buffer_out_c_bits_address[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[4]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[4]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[4]
                                                                      r  auto_buffer_out_c_bits_address[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[5]/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_buffer_out_c_bits_address_OBUF[5]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_address_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_address[5]
                                                                      r  auto_buffer_out_c_bits_address[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_source_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_source[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_source_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_source_reg/Q
                         net (fo=2, unplaced)         0.236     1.674    auto_buffer_out_c_bits_source_OBUF[0]
                                                                      r  auto_buffer_out_c_bits_source_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_buffer_out_c_bits_source_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.110    auto_buffer_out_c_bits_source[0]
                                                                      r  auto_buffer_out_c_bits_source[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wfiNodeOut_0_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_wfi_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.475ns (66.804%)  route 0.236ns (33.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    clock_IBUF_BUFG
                         FDRE                                         r  wfiNodeOut_0_REG_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  wfiNodeOut_0_REG_reg/Q
                         net (fo=1, unplaced)         0.236     1.674    auto_wfi_out_0_OBUF
                                                                      r  auto_wfi_out_0_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.110 r  auto_wfi_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.110    auto_wfi_out_0
                                                                      r  auto_wfi_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.475ns (66.617%)  route 0.238ns (33.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[21]/Q
                         net (fo=3, unplaced)         0.238     1.676    auto_buffer_out_c_bits_address_OBUF[21]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[21]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.112 r  auto_buffer_out_c_bits_address_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.112    auto_buffer_out_c_bits_address[21]
                                                                      r  auto_buffer_out_c_bits_address[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.475ns (66.617%)  route 0.238ns (33.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.114     1.399    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  dcache/probe_bits_address_reg[22]/Q
                         net (fo=3, unplaced)         0.238     1.676    auto_buffer_out_c_bits_address_OBUF[22]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[22]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.436     2.112 r  auto_buffer_out_c_bits_address_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.112    auto_buffer_out_c_bits_address[22]
                                                                      r  auto_buffer_out_c_bits_address[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          3119 Endpoints
Min Delay          3119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 1.076ns (33.952%)  route 2.094ns (66.048%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_21/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_0
                                                                      r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     2.958 r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8/O
                         net (fo=1, unplaced)         0.212     3.170    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 1.076ns (33.952%)  route 2.094ns (66.048%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_11__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_11__0/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_3
                                                                      r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8__0/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     2.958 r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8__0/O
                         net (fo=1, unplaced)         0.212     3.170    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_8__0_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 1.042ns (33.151%)  route 2.102ns (66.849%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_21/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_0
                                                                      r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     2.924 r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4/O
                         net (fo=1, unplaced)         0.220     3.144    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 1.042ns (33.151%)  route 2.102ns (66.849%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_11__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_11__0/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_3
                                                                      r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     2.924 r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4__0/O
                         net (fo=1, unplaced)         0.220     3.144    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_4__0_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.102ns  (logic 1.057ns (34.084%)  route 2.045ns (65.916%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_21/O
                         net (fo=19, unplaced)        0.185     2.840    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_0
                                                                      r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     2.890 r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10/O
                         net (fo=1, unplaced)         0.212     3.102    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.102ns  (logic 1.057ns (34.084%)  route 2.045ns (65.916%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_11__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_11__0/O
                         net (fo=19, unplaced)        0.185     2.840    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_3
                                                                      r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10__0/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     2.890 r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10__0/O
                         net (fo=1, unplaced)         0.212     3.102    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_10__0_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.042ns (33.709%)  route 2.050ns (66.291%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_21/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_0
                                                                      r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     2.924 r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3/O
                         net (fo=1, unplaced)         0.168     3.092    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.042ns (33.709%)  route 2.050ns (66.291%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_11__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_11__0/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_3
                                                                      r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     2.924 r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3__0/O
                         net (fo=1, unplaced)         0.168     3.092    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_3__0_n_0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.089ns  (logic 1.042ns (33.742%)  route 2.047ns (66.258%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_21/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/fq/s2_pc_reg[2]
                                                                      r  frontend/fq/ram_reg_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     2.924 r  frontend/fq/ram_reg_i_1/O
                         net (fo=1, unplaced)         0.165     3.089    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/RW0_en0
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.089ns  (logic 1.042ns (33.742%)  route 2.047ns (66.258%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready_IBUF_inst/I
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  auto_buffer_out_a_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_buffer_out_a_ready_IBUF_inst/OUT
                                                                      f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  auto_buffer_out_a_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     0.992    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.138     1.130 f  tlMasterXbar/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=4, unplaced)         0.152     1.282    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      f  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.112     1.394 r  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.202     1.596    core/div/_dcache_io_cpu_s2_nack
                                                                      r  core/div/wb_reg_replay_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.050     1.646 f  core/div/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.204     1.850    core/_core_io_imem_req_bits_speculative
                                                                      f  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.885 f  core/mem_reg_xcpt_i_3/O
                         net (fo=46, unplaced)        0.254     2.139    frontend/fq/ram_reg_i_23
                                                                      f  frontend/fq/s1_valid_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.174 r  frontend/fq/s1_valid_i_1/O
                         net (fo=3, unplaced)         0.192     2.366    frontend/fq/s0_valid
                                                                      r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.401 r  frontend/fq/ram_RW_0_r_addr_pipe_0[5]_i_1/O
                         net (fo=10, unplaced)        0.219     2.620    frontend/fq/valid_4_reg_0
                                                                      r  frontend/fq/ram_reg_i_11__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.655 r  frontend/fq/ram_reg_i_11__0/O
                         net (fo=19, unplaced)        0.234     2.889    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_3
                                                                      r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.924 r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg_i_1__0/O
                         net (fo=1, unplaced)         0.165     3.089    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/RW0_en00_out
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      2.439     2.913    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[15]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.202ns (47.633%)  route 0.222ns (52.367%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[15] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[15]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[15]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[15]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[15]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.222     0.424    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[15]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[47]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.202ns (47.633%)  route 0.222ns (52.367%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[47] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[47]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[47]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[47]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[47]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.222     0.424    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[15]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[31]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.202ns (47.298%)  route 0.225ns (52.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[31] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[31]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[31]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[31]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[31]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.225     0.427    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[31]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[63]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.202ns (47.298%)  route 0.225ns (52.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[63] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[63]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[63]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[63]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[63]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.225     0.427    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[31]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[16]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[16] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[16]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[16]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[16]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[17]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[17] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[17]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[17]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[17]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[17]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[17]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[20]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[20] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[20]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[20]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[20]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[20]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[20]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[23]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[23] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[23]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[23]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[23]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[23]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[23]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[48]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[48] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[48]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[48]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[48]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[48]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[48]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[48]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[16]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_data[49]
                            (input port)
  Destination:            frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.202ns (47.188%)  route 0.226ns (52.812%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_data[49] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_data_IBUF[49]_inst/I
                                                                      r  auto_buffer_out_d_bits_data_IBUF[49]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_buffer_out_d_bits_data_IBUF[49]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_buffer_out_d_bits_data_IBUF[49]_inst/OUT
                                                                      r  auto_buffer_out_d_bits_data_IBUF[49]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_buffer_out_d_bits_data_IBUF[49]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.226     0.428    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/auto_buffer_out_d_bits_data_IBUF[17]
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_IBUF_BUFG_inst/O
                         net (fo=3009, unplaced)      1.259     1.748    frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/clock_IBUF_BUFG
                         RAMB18E2                                     r  frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK





