<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="timing_analysis"><clock Id="1"><name>osc_in</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { osc_in }]</orig_string><macro><type>PORT</type><pattern>osc_in</pattern></macro></source><comment/><origin><file>C:/GitHub/Rattlesnake/build/par/Microchip/creative/designer/creative/timing_analysis.sdc</file><line>7</line></origin></clock><generated_clock Id="2"><name>FCCC_C0_0/FCCC_C0_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP/GL0 }]</orig_string><macro><type>PIN</type><pattern>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP/CLK0_PAD }]</orig_string><macro><type>PIN</type><pattern>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:CLK0_PAD </pattern></macro></master><mult_factor>120</mult_factor><div_factor>50</div_factor><comment/><edges/><edge_shift/><origin><file>C:/GitHub/Rattlesnake/build/par/Microchip/creative/designer/creative/timing_analysis.sdc</file><line>8</line></origin></generated_clock><false_path Id="3"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { RXD }]</orig_string><macro><type>PORT</type><pattern>RXD</pattern></macro></from><comment/><origin><file>C:/GitHub/Rattlesnake/build/par/Microchip/creative/designer/creative/timing_analysis.sdc</file><line>9</line></origin></false_path></Scenario></TCML>